7351d17b41
Add support for replenishing the rx buffers using the host to firmware buffer ring. This includes adding a flag QCA_HOST2FW_RXBUF_RING: When QCA_HOST2FW_RXBUF_RING is enabled the host will do the following: - Allocate the refill buffer ring (HTT_HOST1_TO_FW_RXBUF_RING) and populate it with rx buffers - Send the refill buffer ring configuration to the firmware - Allocate the rx DMA ring (HTT_RXDMA_HOST_BUF_RING), leave it empty. - Send the rx DMA ring configuration to the firmware When QCA_HOST2FW_RXBUF_RING is disabled, the host will do the following: - Allocate the rx DMA ring (HTT_RXDMA_HOST_BUF_RING), and populate it with rx buffers - Send the rx DMA ring configuration to the firmware CRs-Fixed: 1074199 Change-Id: Iec05a973cd9d628c742e3aaa16b8dabc7797625d
311 lines
8.7 KiB
C
311 lines
8.7 KiB
C
/*
|
||
* Copyright (c) 2016, The Linux Foundation. All rights reserved.
|
||
*
|
||
* Redistribution and use in source and binary forms, with or without
|
||
* modification, are permitted provided that the following conditions are
|
||
* met:
|
||
* * Redistributions of source code must retain the above copyright
|
||
* notice, this list of conditions and the following disclaimer.
|
||
* * Redistributions in binary form must reproduce the above
|
||
* copyright notice, this list of conditions and the following
|
||
* disclaimer in the documentation and/or other materials provided
|
||
* with the distribution.
|
||
* * Neither the name of The Linux Foundation nor the names of its
|
||
* contributors may be used to endorse or promote products derived
|
||
* from this software without specific prior written permission.
|
||
*
|
||
* THIS SOFTWARE IS PROVIDED "AS IS" AND ANY EXPRESS OR IMPLIED
|
||
* WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
|
||
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT
|
||
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS
|
||
* BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
|
||
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
|
||
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
|
||
* BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
|
||
* WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
|
||
* OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN
|
||
* IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
||
*/
|
||
|
||
#ifndef _HAL_INTERNAL_H_
|
||
#define _HAL_INTERNAL_H_
|
||
|
||
#include "qdf_types.h"
|
||
#include "qdf_lock.h"
|
||
#include "hw/reg_header/wcss/wcss_seq_hwiobase.h"
|
||
#include "hw/reg_header/wcss/wcss_seq_hwioreg.h"
|
||
#include "hw/data/common/sw_xml_headers.h"
|
||
#include "hw/data/datastruct/reo_destination_ring.h"
|
||
#include "hw/data/tlv_32/tcl_data_cmd.h"
|
||
#include "hw/data/common/tlv_hdr.h"
|
||
|
||
/* TBD: This should be movded to shared HW header file */
|
||
enum hal_srng_ring_id {
|
||
/* UMAC rings */
|
||
HAL_SRNG_REO2SW1 = 0,
|
||
HAL_SRNG_REO2SW2 = 1,
|
||
HAL_SRNG_REO2SW3 = 2,
|
||
HAL_SRNG_REO2SW4 = 3,
|
||
HAL_SRNG_REO2TCL = 4,
|
||
HAL_SRNG_SW2REO = 5,
|
||
/* 6-7 unused */
|
||
HAL_SRNG_REO_CMD = 8,
|
||
HAL_SRNG_REO_STATUS = 9,
|
||
/* 10-15 unused */
|
||
HAL_SRNG_SW2TCL1 = 16,
|
||
HAL_SRNG_SW2TCL2 = 17,
|
||
HAL_SRNG_SW2TCL3 = 18,
|
||
HAL_SRNG_SW2TCL4 = 19, /* FW2TCL ring */
|
||
/* 20-23 unused */
|
||
HAL_SRNG_SW2TCL_CMD = 24,
|
||
HAL_SRNG_TCL_STATUS = 25,
|
||
/* 26-31 unused */
|
||
HAL_SRNG_CE_0_SRC = 32,
|
||
HAL_SRNG_CE_1_SRC = 33,
|
||
HAL_SRNG_CE_2_SRC = 34,
|
||
HAL_SRNG_CE_3_SRC = 35,
|
||
HAL_SRNG_CE_4_SRC = 36,
|
||
HAL_SRNG_CE_5_SRC = 37,
|
||
HAL_SRNG_CE_6_SRC = 38,
|
||
HAL_SRNG_CE_7_SRC = 39,
|
||
HAL_SRNG_CE_8_SRC = 40,
|
||
HAL_SRNG_CE_9_SRC = 41,
|
||
HAL_SRNG_CE_10_SRC = 42,
|
||
HAL_SRNG_CE_11_SRC = 43,
|
||
/* 44-55 unused */
|
||
HAL_SRNG_CE_0_DST = 56,
|
||
HAL_SRNG_CE_1_DST = 57,
|
||
HAL_SRNG_CE_2_DST = 58,
|
||
HAL_SRNG_CE_3_DST = 59,
|
||
HAL_SRNG_CE_4_DST = 60,
|
||
HAL_SRNG_CE_5_DST = 61,
|
||
HAL_SRNG_CE_6_DST = 62,
|
||
HAL_SRNG_CE_7_DST = 63,
|
||
HAL_SRNG_CE_8_DST = 64,
|
||
HAL_SRNG_CE_9_DST = 65,
|
||
HAL_SRNG_CE_10_DST = 66,
|
||
HAL_SRNG_CE_11_DST = 67,
|
||
/* 68-79 unused */
|
||
HAL_SRNG_CE_0_DST_STATUS = 80,
|
||
HAL_SRNG_CE_1_DST_STATUS = 81,
|
||
HAL_SRNG_CE_2_DST_STATUS = 82,
|
||
HAL_SRNG_CE_3_DST_STATUS = 83,
|
||
HAL_SRNG_CE_4_DST_STATUS = 84,
|
||
HAL_SRNG_CE_5_DST_STATUS = 85,
|
||
HAL_SRNG_CE_6_DST_STATUS = 86,
|
||
HAL_SRNG_CE_7_DST_STATUS = 87,
|
||
HAL_SRNG_CE_8_DST_STATUS = 88,
|
||
HAL_SRNG_CE_9_DST_STATUS = 89,
|
||
HAL_SRNG_CE_10_DST_STATUS = 90,
|
||
HAL_SRNG_CE_11_DST_STATUS = 91,
|
||
/* 92-103 unused */
|
||
HAL_SRNG_WBM_IDLE_LINK = 104,
|
||
HAL_SRNG_WBM_SW_RELEASE = 105,
|
||
HAL_SRNG_WBM2SW0_RELEASE = 106,
|
||
HAL_SRNG_WBM2SW1_RELEASE = 107,
|
||
HAL_SRNG_WBM2SW2_RELEASE = 108,
|
||
HAL_SRNG_WBM2SW3_RELEASE = 109,
|
||
/* 110-127 unused */
|
||
HAL_SRNG_UMAC_ID_END = 127,
|
||
/* LMAC rings - The following set will be replicated for each LMAC */
|
||
HAL_SRNG_LMAC1_ID_START = 128,
|
||
HAL_SRNG_WMAC1_SW2RXDMA0_BUF = HAL_SRNG_LMAC1_ID_START,
|
||
HAL_SRNG_WMAC1_SW2RXDMA1_BUF = 129,
|
||
HAL_SRNG_WMAC1_SW2RXDMA2_BUF = 130,
|
||
HAL_SRNG_WMAC1_SW2RXDMA0_STATBUF = 131,
|
||
HAL_SRNG_WMAC1_SW2RXDMA1_STATBUF = 132,
|
||
HAL_SRNG_WMAC1_RXDMA2SW0 = 133,
|
||
HAL_SRNG_WMAC1_RXDMA2SW1 = 134,
|
||
/* 135-142 unused */
|
||
HAL_SRNG_LMAC1_ID_END = 143
|
||
};
|
||
|
||
#define HAL_SRNG_REO_EXCEPTION HAL_SRNG_REO2SW1
|
||
|
||
#define HAL_MAX_LMACS 3
|
||
#define HAL_MAX_RINGS_PER_LMAC (HAL_SRNG_LMAC1_ID_END - HAL_SRNG_LMAC1_ID_START)
|
||
#define HAL_MAX_LMAC_RINGS (HAL_MAX_LMACS * HAL_MAX_RINGS_PER_LMAC)
|
||
|
||
#define HAL_SRNG_ID_MAX (HAL_SRNG_UMAC_ID_END + HAL_MAX_LMAC_RINGS)
|
||
|
||
enum hal_srng_dir {
|
||
HAL_SRNG_SRC_RING,
|
||
HAL_SRNG_DST_RING
|
||
};
|
||
|
||
/* Lock wrappers for SRNG */
|
||
#define hal_srng_lock_t qdf_spinlock_t
|
||
#define SRNG_LOCK_INIT(_lock) qdf_spinlock_create(_lock)
|
||
#define SRNG_LOCK(_lock) qdf_spinlock_acquire(_lock)
|
||
#define SRNG_UNLOCK(_lock) qdf_spinlock_release(_lock)
|
||
#define SRNG_LOCK_DESTROY(_lock) qdf_spinlock_destroy(_lock)
|
||
|
||
#define MAX_SRNG_REG_GROUPS 2
|
||
|
||
/* Common SRNG ring structure for source and destination rings */
|
||
struct hal_srng {
|
||
/* Unique SRNG ring ID */
|
||
uint8_t ring_id;
|
||
|
||
/* Ring initialization done */
|
||
uint8_t initialized;
|
||
|
||
/* Interrupt/MSI value assigned to this ring */
|
||
int irq;
|
||
|
||
/* Physical base address of the ring */
|
||
qdf_dma_addr_t ring_base_paddr;
|
||
|
||
/* Virtual base address of the ring */
|
||
uint32_t *ring_base_vaddr;
|
||
|
||
/* Number of entries in ring */
|
||
uint32_t num_entries;
|
||
|
||
/* Ring size */
|
||
uint32_t ring_size;
|
||
|
||
/* Ring size mask */
|
||
uint32_t ring_size_mask;
|
||
|
||
/* Size of ring entry */
|
||
uint32_t entry_size;
|
||
|
||
/* Interrupt timer threshold – in micro seconds */
|
||
uint32_t intr_timer_thres_us;
|
||
|
||
/* Interrupt batch counter threshold – in number of ring entries */
|
||
uint32_t intr_batch_cntr_thres_entries;
|
||
|
||
/* MSI Address */
|
||
qdf_dma_addr_t msi_addr;
|
||
|
||
/* MSI data */
|
||
uint32_t msi_data;
|
||
|
||
/* Misc flags */
|
||
uint32_t flags;
|
||
|
||
/* Lock for serializing ring index updates */
|
||
hal_srng_lock_t lock;
|
||
|
||
/* Start offset of SRNG register groups for this ring
|
||
* TBD: See if this is required - register address can be derived
|
||
* from ring ID
|
||
*/
|
||
void *hwreg_base[MAX_SRNG_REG_GROUPS];
|
||
|
||
/* Source or Destination ring */
|
||
enum hal_srng_dir ring_dir;
|
||
|
||
union {
|
||
struct {
|
||
/* SW tail pointer */
|
||
uint32_t tp;
|
||
|
||
/* Shadow head pointer location to be updated by HW */
|
||
uint32_t *hp_addr;
|
||
|
||
/* Cached head pointer */
|
||
uint32_t cached_hp;
|
||
|
||
/* Tail pointer location to be updated by SW – This
|
||
* will be a register address and need not be
|
||
* accessed through SW structure */
|
||
uint32_t *tp_addr;
|
||
|
||
/* Current SW loop cnt */
|
||
int loop_cnt;
|
||
} dst_ring;
|
||
|
||
struct {
|
||
/* SW head pointer */
|
||
uint32_t hp;
|
||
|
||
/* SW reap head pointer */
|
||
uint32_t reap_hp;
|
||
|
||
/* Shadow tail pointer location to be updated by HW */
|
||
uint32_t *tp_addr;
|
||
|
||
/* Cached tail pointer */
|
||
uint32_t cached_tp;
|
||
|
||
/* Head pointer location to be updated by SW – This
|
||
* will be a register address and need not be accessed
|
||
* through SW structure */
|
||
uint32_t *hp_addr;
|
||
|
||
/* Low threshold – in number of ring entries */
|
||
uint32_t low_threshold;
|
||
} src_ring;
|
||
} u;
|
||
};
|
||
|
||
/* HW SRNG configuration table */
|
||
struct hal_hw_srng_config {
|
||
int start_ring_id;
|
||
uint16_t max_rings;
|
||
uint16_t entry_size;
|
||
uint32_t reg_start[MAX_SRNG_REG_GROUPS];
|
||
uint16_t reg_size[MAX_SRNG_REG_GROUPS];
|
||
uint8_t lmac_ring;
|
||
enum hal_srng_dir ring_dir;
|
||
};
|
||
|
||
/**
|
||
* HAL context to be used to access SRNG APIs (currently used by data path
|
||
* and transport (CE) modules)
|
||
*/
|
||
struct hal_soc {
|
||
/* HIF handle to access HW registers */
|
||
void *hif_handle;
|
||
|
||
/* QDF device handle */
|
||
qdf_device_t qdf_dev;
|
||
|
||
/* Device base address */
|
||
void *dev_base_addr;
|
||
|
||
/* HAL internal state for all SRNG rings.
|
||
* TODO: See if this is required
|
||
*/
|
||
struct hal_srng srng_list[HAL_SRNG_ID_MAX];
|
||
|
||
/* Remote pointer memory for HW/FW updates */
|
||
uint32_t *shadow_rdptr_mem_vaddr;
|
||
qdf_dma_addr_t shadow_rdptr_mem_paddr;
|
||
|
||
/* Shared memory for ring pointer updates from host to FW */
|
||
uint32_t *shadow_wrptr_mem_vaddr;
|
||
qdf_dma_addr_t shadow_wrptr_mem_paddr;
|
||
};
|
||
|
||
/* TODO: Check if the following can be provided directly by HW headers */
|
||
#define SRNG_LOOP_CNT_MASK REO_DESTINATION_RING_15_LOOPING_COUNT_MASK
|
||
#define SRNG_LOOP_CNT_LSB REO_DESTINATION_RING_15_LOOPING_COUNT_LSB
|
||
|
||
#define HAL_SRNG_LMAC_RING 0x80000000
|
||
|
||
#define HAL_DEFAULT_REO_TIMEOUT_MS 40 /* milliseconds */
|
||
|
||
#define HAL_DESC_SET_FIELD(_desc, _word, _fld, _value) \
|
||
((_desc)[(_word ## _ ## _fld ## _OFFSET) >> 2] |= \
|
||
((_value) << _word ## _ ## _fld ## _LSB))
|
||
|
||
#define HAL_SM(_reg, _fld, _val) \
|
||
(((_val) << (_reg ## _ ## _fld ## _SHFT)) & \
|
||
(_reg ## _ ## _fld ## _BMSK))
|
||
|
||
#define HAL_MS(_reg, _fld, _val) \
|
||
(((_val) & (_reg ## _ ## _fld ## _BMSK)) >> \
|
||
(_reg ## _ ## _fld ## _SHFT))
|
||
|
||
#define HAL_REG_WRITE(_soc, _reg, _value) \
|
||
hif_write32_mb((_soc)->dev_base_addr + (_reg), (_value))
|
||
|
||
#define HAL_REG_READ(_soc, _offset) \
|
||
hif_read32_mb((_soc)->dev_base_addr + (_offset))
|
||
|
||
#endif /* _HAL_INTERNAL_H_ */
|