dce3d0a306
Bring in V2 HW header files for kiwi, also cleanup the header files 1. Remove comments; 2. Add appropriate copyright header; 3. Remove references to HW sensitive IP (structs, macros and etc). Change-Id: I1137bc7f05780305d9c6213ef70a06648a10386f CRs-Fixed: 3122903
112 lines
6.0 KiB
C
112 lines
6.0 KiB
C
|
|
/*
|
|
* Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for
|
|
* any purpose with or without fee is hereby granted, provided that the
|
|
* above copyright notice and this permission notice appear in all
|
|
* copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
|
|
* WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
|
|
* WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
|
|
* AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
|
|
* DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
|
|
* PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
|
|
* TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
|
|
* PERFORMANCE OF THIS SOFTWARE.
|
|
*/
|
|
|
|
#ifndef __WCSS_SEQ_HWIOBASE_H__
|
|
#define __WCSS_SEQ_HWIOBASE_H__
|
|
|
|
#define WCSS_CFGBUS_BASE 0x00008000
|
|
#define WCSS_CFGBUS_BASE_SIZE 0x00008000
|
|
#define WCSS_CFGBUS_BASE_PHYS 0x00008000
|
|
|
|
#define UMAC_NOC_BASE 0x00140000
|
|
#define UMAC_NOC_BASE_SIZE 0x00004400
|
|
#define UMAC_NOC_BASE_PHYS 0x00140000
|
|
|
|
#define PHYA0_BASE 0x00300000
|
|
#define PHYA0_BASE_SIZE 0x00300000
|
|
#define PHYA0_BASE_PHYS 0x00300000
|
|
|
|
#define PHYA1_BASE 0x00600000
|
|
#define PHYA1_BASE_SIZE 0x00300000
|
|
#define PHYA1_BASE_PHYS 0x00600000
|
|
|
|
#define DMAC_BASE 0x00900000
|
|
#define DMAC_BASE_SIZE 0x00080000
|
|
#define DMAC_BASE_PHYS 0x00900000
|
|
|
|
#define UMAC_BASE 0x00a00000
|
|
#define UMAC_BASE_SIZE 0x0004d000
|
|
#define UMAC_BASE_PHYS 0x00a00000
|
|
|
|
#define PMAC0_BASE 0x00a80000
|
|
#define PMAC0_BASE_SIZE 0x00040000
|
|
#define PMAC0_BASE_PHYS 0x00a80000
|
|
|
|
#define PMAC1_BASE 0x00ac0000
|
|
#define PMAC1_BASE_SIZE 0x00040000
|
|
#define PMAC1_BASE_PHYS 0x00ac0000
|
|
|
|
#define CXC_BASE 0x00b40000
|
|
#define CXC_BASE_SIZE 0x00010000
|
|
#define CXC_BASE_PHYS 0x00b40000
|
|
|
|
#define WFSS_PMM_BASE 0x00b50000
|
|
#define WFSS_PMM_BASE_SIZE 0x00002401
|
|
#define WFSS_PMM_BASE_PHYS 0x00b50000
|
|
|
|
#define WFSS_CC_BASE 0x00b60000
|
|
#define WFSS_CC_BASE_SIZE 0x00008000
|
|
#define WFSS_CC_BASE_PHYS 0x00b60000
|
|
|
|
#define WCMN_CORE_BASE 0x00b68000
|
|
#define WCMN_CORE_BASE_SIZE 0x000008a9
|
|
#define WCMN_CORE_BASE_PHYS 0x00b68000
|
|
|
|
#define WIFI_CFGBUS_APB_TSLV_BASE 0x00b6b000
|
|
#define WIFI_CFGBUS_APB_TSLV_BASE_SIZE 0x00001000
|
|
#define WIFI_CFGBUS_APB_TSLV_BASE_PHYS 0x00b6b000
|
|
|
|
#define WFSS_CFGBUS_BASE 0x00b6c000
|
|
#define WFSS_CFGBUS_BASE_SIZE 0x000000a0
|
|
#define WFSS_CFGBUS_BASE_PHYS 0x00b6c000
|
|
|
|
#define WIFI_CFGBUS_AHB_TSLV_BASE 0x00b6d000
|
|
#define WIFI_CFGBUS_AHB_TSLV_BASE_SIZE 0x00001000
|
|
#define WIFI_CFGBUS_AHB_TSLV_BASE_PHYS 0x00b6d000
|
|
|
|
#define UMAC_ACMT_BASE 0x00b6e000
|
|
#define UMAC_ACMT_BASE_SIZE 0x00001000
|
|
#define UMAC_ACMT_BASE_PHYS 0x00b6e000
|
|
|
|
#define WCSS_CC_BASE 0x00b80000
|
|
#define WCSS_CC_BASE_SIZE 0x00010000
|
|
#define WCSS_CC_BASE_PHYS 0x00b80000
|
|
|
|
#define PMM_TOP_BASE 0x00b90000
|
|
#define PMM_TOP_BASE_SIZE 0x00010000
|
|
#define PMM_TOP_BASE_PHYS 0x00b90000
|
|
|
|
#define WCSS_TOP_CMN_BASE 0x00ba0000
|
|
#define WCSS_TOP_CMN_BASE_SIZE 0x00004000
|
|
#define WCSS_TOP_CMN_BASE_PHYS 0x00ba0000
|
|
|
|
#define MSIP_BASE 0x00bb0000
|
|
#define MSIP_BASE_SIZE 0x00010000
|
|
#define MSIP_BASE_PHYS 0x00bb0000
|
|
|
|
#define DBG_BASE 0x01000000
|
|
#define DBG_BASE_SIZE 0x00100000
|
|
#define DBG_BASE_PHYS 0x01000000
|
|
|
|
#define Q6SS_WLAN_BASE 0x01100000
|
|
#define Q6SS_WLAN_BASE_SIZE 0x00100000
|
|
#define Q6SS_WLAN_BASE_PHYS 0x01100000
|
|
|
|
#endif
|