08105d291d
Hardware files required to support TxMon. Change-Id: I7af4347cf90d590a0ac5467bd142d3a49ef712cb CRs-Fixed: 2262693
469 lines
34 KiB
C
469 lines
34 KiB
C
|
|
/*
|
|
* Copyright (c) 2023 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _RESPONSE_END_STATUS_H_
|
|
#define _RESPONSE_END_STATUS_H_
|
|
#if !defined(__ASSEMBLER__)
|
|
#endif
|
|
|
|
#include "phytx_abort_request_info.h"
|
|
#define NUM_OF_DWORDS_RESPONSE_END_STATUS 22
|
|
|
|
#define NUM_OF_QWORDS_RESPONSE_END_STATUS 11
|
|
|
|
struct response_end_status {
|
|
#ifndef WIFI_BIT_ORDER_BIG_ENDIAN
|
|
uint32_t coex_bt_tx_while_wlan_tx : 1,
|
|
coex_wan_tx_while_wlan_tx : 1,
|
|
coex_wlan_tx_while_wlan_tx : 1,
|
|
global_data_underflow_warning : 1,
|
|
response_transmit_status : 4,
|
|
phytx_pkt_end_info_valid : 1,
|
|
phytx_abort_request_info_valid : 1,
|
|
generated_response : 3,
|
|
mba_user_count : 7,
|
|
mba_fake_bitmap_count : 7,
|
|
coex_based_tx_bw : 3,
|
|
trig_response_related : 1,
|
|
dpdtrain_done : 1;
|
|
struct phytx_abort_request_info phytx_abort_request_info_details;
|
|
uint16_t cbf_segment_request_mask : 8,
|
|
cbf_segment_sent_mask : 8;
|
|
uint32_t underflow_mpdu_count : 9,
|
|
data_underflow_warning : 2,
|
|
phy_tx_gain_setting : 8,
|
|
timing_status : 2,
|
|
only_null_delim_sent : 1,
|
|
brp_info_valid : 1,
|
|
reserved_2a : 9;
|
|
uint32_t mu_response_bitmap_31_0 : 32;
|
|
uint32_t mu_response_bitmap_36_32 : 5,
|
|
reserved_4a : 11,
|
|
transmit_delay : 16;
|
|
uint32_t start_of_frame_timestamp_15_0 : 16,
|
|
start_of_frame_timestamp_31_16 : 16;
|
|
uint32_t end_of_frame_timestamp_15_0 : 16,
|
|
end_of_frame_timestamp_31_16 : 16;
|
|
uint32_t tx_group_delay : 12,
|
|
reserved_7a : 4,
|
|
tpc_dbg_info_cmn_15_0 : 16;
|
|
uint32_t tpc_dbg_info_31_16 : 16,
|
|
tpc_dbg_info_47_32 : 16;
|
|
uint32_t tpc_dbg_info_chn1_15_0 : 16,
|
|
tpc_dbg_info_chn1_31_16 : 16;
|
|
uint32_t tpc_dbg_info_chn1_47_32 : 16,
|
|
tpc_dbg_info_chn1_63_48 : 16;
|
|
uint32_t tpc_dbg_info_chn1_79_64 : 16,
|
|
tpc_dbg_info_chn2_15_0 : 16;
|
|
uint32_t tpc_dbg_info_chn2_31_16 : 16,
|
|
tpc_dbg_info_chn2_47_32 : 16;
|
|
uint32_t tpc_dbg_info_chn2_63_48 : 16,
|
|
tpc_dbg_info_chn2_79_64 : 16;
|
|
uint32_t phytx_tx_end_sw_info_15_0 : 16,
|
|
phytx_tx_end_sw_info_31_16 : 16;
|
|
uint32_t phytx_tx_end_sw_info_47_32 : 16,
|
|
phytx_tx_end_sw_info_63_48 : 16;
|
|
uint32_t addr1_31_0 : 32;
|
|
uint32_t addr1_47_32 : 16,
|
|
addr2_15_0 : 16;
|
|
uint32_t addr2_47_16 : 32;
|
|
uint32_t addr3_31_0 : 32;
|
|
uint32_t addr3_47_32 : 16,
|
|
__reserved_g_0005 : 1,
|
|
secure : 1,
|
|
__reserved_g_0005_ftm_frame_sent : 1,
|
|
reserved_20a : 13;
|
|
uint32_t tlv64_padding : 32;
|
|
#else
|
|
uint32_t dpdtrain_done : 1,
|
|
trig_response_related : 1,
|
|
coex_based_tx_bw : 3,
|
|
mba_fake_bitmap_count : 7,
|
|
mba_user_count : 7,
|
|
generated_response : 3,
|
|
phytx_abort_request_info_valid : 1,
|
|
phytx_pkt_end_info_valid : 1,
|
|
response_transmit_status : 4,
|
|
global_data_underflow_warning : 1,
|
|
coex_wlan_tx_while_wlan_tx : 1,
|
|
coex_wan_tx_while_wlan_tx : 1,
|
|
coex_bt_tx_while_wlan_tx : 1;
|
|
uint32_t cbf_segment_sent_mask : 8,
|
|
cbf_segment_request_mask : 8;
|
|
struct phytx_abort_request_info phytx_abort_request_info_details;
|
|
uint32_t reserved_2a : 9,
|
|
brp_info_valid : 1,
|
|
only_null_delim_sent : 1,
|
|
timing_status : 2,
|
|
phy_tx_gain_setting : 8,
|
|
data_underflow_warning : 2,
|
|
underflow_mpdu_count : 9;
|
|
uint32_t mu_response_bitmap_31_0 : 32;
|
|
uint32_t transmit_delay : 16,
|
|
reserved_4a : 11,
|
|
mu_response_bitmap_36_32 : 5;
|
|
uint32_t start_of_frame_timestamp_31_16 : 16,
|
|
start_of_frame_timestamp_15_0 : 16;
|
|
uint32_t end_of_frame_timestamp_31_16 : 16,
|
|
end_of_frame_timestamp_15_0 : 16;
|
|
uint32_t tpc_dbg_info_cmn_15_0 : 16,
|
|
reserved_7a : 4,
|
|
tx_group_delay : 12;
|
|
uint32_t tpc_dbg_info_47_32 : 16,
|
|
tpc_dbg_info_31_16 : 16;
|
|
uint32_t tpc_dbg_info_chn1_31_16 : 16,
|
|
tpc_dbg_info_chn1_15_0 : 16;
|
|
uint32_t tpc_dbg_info_chn1_63_48 : 16,
|
|
tpc_dbg_info_chn1_47_32 : 16;
|
|
uint32_t tpc_dbg_info_chn2_15_0 : 16,
|
|
tpc_dbg_info_chn1_79_64 : 16;
|
|
uint32_t tpc_dbg_info_chn2_47_32 : 16,
|
|
tpc_dbg_info_chn2_31_16 : 16;
|
|
uint32_t tpc_dbg_info_chn2_79_64 : 16,
|
|
tpc_dbg_info_chn2_63_48 : 16;
|
|
uint32_t phytx_tx_end_sw_info_31_16 : 16,
|
|
phytx_tx_end_sw_info_15_0 : 16;
|
|
uint32_t phytx_tx_end_sw_info_63_48 : 16,
|
|
phytx_tx_end_sw_info_47_32 : 16;
|
|
uint32_t addr1_31_0 : 32;
|
|
uint32_t addr2_15_0 : 16,
|
|
addr1_47_32 : 16;
|
|
uint32_t addr2_47_16 : 32;
|
|
uint32_t addr3_31_0 : 32;
|
|
uint32_t reserved_20a : 13,
|
|
__reserved_g_0005_ftm_frame_sent : 1,
|
|
secure : 1,
|
|
__reserved_g_0005 : 1,
|
|
addr3_47_32 : 16;
|
|
uint32_t tlv64_padding : 32;
|
|
#endif
|
|
};
|
|
|
|
#define RESPONSE_END_STATUS_COEX_BT_TX_WHILE_WLAN_TX_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_COEX_BT_TX_WHILE_WLAN_TX_LSB 0
|
|
#define RESPONSE_END_STATUS_COEX_BT_TX_WHILE_WLAN_TX_MSB 0
|
|
#define RESPONSE_END_STATUS_COEX_BT_TX_WHILE_WLAN_TX_MASK 0x0000000000000001
|
|
|
|
#define RESPONSE_END_STATUS_COEX_WAN_TX_WHILE_WLAN_TX_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_COEX_WAN_TX_WHILE_WLAN_TX_LSB 1
|
|
#define RESPONSE_END_STATUS_COEX_WAN_TX_WHILE_WLAN_TX_MSB 1
|
|
#define RESPONSE_END_STATUS_COEX_WAN_TX_WHILE_WLAN_TX_MASK 0x0000000000000002
|
|
|
|
#define RESPONSE_END_STATUS_COEX_WLAN_TX_WHILE_WLAN_TX_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_COEX_WLAN_TX_WHILE_WLAN_TX_LSB 2
|
|
#define RESPONSE_END_STATUS_COEX_WLAN_TX_WHILE_WLAN_TX_MSB 2
|
|
#define RESPONSE_END_STATUS_COEX_WLAN_TX_WHILE_WLAN_TX_MASK 0x0000000000000004
|
|
|
|
#define RESPONSE_END_STATUS_GLOBAL_DATA_UNDERFLOW_WARNING_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_GLOBAL_DATA_UNDERFLOW_WARNING_LSB 3
|
|
#define RESPONSE_END_STATUS_GLOBAL_DATA_UNDERFLOW_WARNING_MSB 3
|
|
#define RESPONSE_END_STATUS_GLOBAL_DATA_UNDERFLOW_WARNING_MASK 0x0000000000000008
|
|
|
|
#define RESPONSE_END_STATUS_RESPONSE_TRANSMIT_STATUS_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_RESPONSE_TRANSMIT_STATUS_LSB 4
|
|
#define RESPONSE_END_STATUS_RESPONSE_TRANSMIT_STATUS_MSB 7
|
|
#define RESPONSE_END_STATUS_RESPONSE_TRANSMIT_STATUS_MASK 0x00000000000000f0
|
|
|
|
#define RESPONSE_END_STATUS_PHYTX_PKT_END_INFO_VALID_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_PHYTX_PKT_END_INFO_VALID_LSB 8
|
|
#define RESPONSE_END_STATUS_PHYTX_PKT_END_INFO_VALID_MSB 8
|
|
#define RESPONSE_END_STATUS_PHYTX_PKT_END_INFO_VALID_MASK 0x0000000000000100
|
|
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_VALID_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_VALID_LSB 9
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_VALID_MSB 9
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_VALID_MASK 0x0000000000000200
|
|
|
|
#define RESPONSE_END_STATUS_GENERATED_RESPONSE_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_GENERATED_RESPONSE_LSB 10
|
|
#define RESPONSE_END_STATUS_GENERATED_RESPONSE_MSB 12
|
|
#define RESPONSE_END_STATUS_GENERATED_RESPONSE_MASK 0x0000000000001c00
|
|
|
|
#define RESPONSE_END_STATUS_MBA_USER_COUNT_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_MBA_USER_COUNT_LSB 13
|
|
#define RESPONSE_END_STATUS_MBA_USER_COUNT_MSB 19
|
|
#define RESPONSE_END_STATUS_MBA_USER_COUNT_MASK 0x00000000000fe000
|
|
|
|
#define RESPONSE_END_STATUS_MBA_FAKE_BITMAP_COUNT_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_MBA_FAKE_BITMAP_COUNT_LSB 20
|
|
#define RESPONSE_END_STATUS_MBA_FAKE_BITMAP_COUNT_MSB 26
|
|
#define RESPONSE_END_STATUS_MBA_FAKE_BITMAP_COUNT_MASK 0x0000000007f00000
|
|
|
|
#define RESPONSE_END_STATUS_COEX_BASED_TX_BW_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_COEX_BASED_TX_BW_LSB 27
|
|
#define RESPONSE_END_STATUS_COEX_BASED_TX_BW_MSB 29
|
|
#define RESPONSE_END_STATUS_COEX_BASED_TX_BW_MASK 0x0000000038000000
|
|
|
|
#define RESPONSE_END_STATUS_TRIG_RESPONSE_RELATED_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_TRIG_RESPONSE_RELATED_LSB 30
|
|
#define RESPONSE_END_STATUS_TRIG_RESPONSE_RELATED_MSB 30
|
|
#define RESPONSE_END_STATUS_TRIG_RESPONSE_RELATED_MASK 0x0000000040000000
|
|
|
|
#define RESPONSE_END_STATUS_DPDTRAIN_DONE_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_DPDTRAIN_DONE_LSB 31
|
|
#define RESPONSE_END_STATUS_DPDTRAIN_DONE_MSB 31
|
|
#define RESPONSE_END_STATUS_DPDTRAIN_DONE_MASK 0x0000000080000000
|
|
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_DETAILS_PHYTX_ABORT_REASON_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_DETAILS_PHYTX_ABORT_REASON_LSB 32
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_DETAILS_PHYTX_ABORT_REASON_MSB 39
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_DETAILS_PHYTX_ABORT_REASON_MASK 0x000000ff00000000
|
|
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_DETAILS_USER_NUMBER_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_DETAILS_USER_NUMBER_LSB 40
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_DETAILS_USER_NUMBER_MSB 45
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_DETAILS_USER_NUMBER_MASK 0x00003f0000000000
|
|
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_DETAILS_RESERVED_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_DETAILS_RESERVED_LSB 46
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_DETAILS_RESERVED_MSB 47
|
|
#define RESPONSE_END_STATUS_PHYTX_ABORT_REQUEST_INFO_DETAILS_RESERVED_MASK 0x0000c00000000000
|
|
|
|
#define RESPONSE_END_STATUS_CBF_SEGMENT_REQUEST_MASK_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_CBF_SEGMENT_REQUEST_MASK_LSB 48
|
|
#define RESPONSE_END_STATUS_CBF_SEGMENT_REQUEST_MASK_MSB 55
|
|
#define RESPONSE_END_STATUS_CBF_SEGMENT_REQUEST_MASK_MASK 0x00ff000000000000
|
|
|
|
#define RESPONSE_END_STATUS_CBF_SEGMENT_SENT_MASK_OFFSET 0x0000000000000000
|
|
#define RESPONSE_END_STATUS_CBF_SEGMENT_SENT_MASK_LSB 56
|
|
#define RESPONSE_END_STATUS_CBF_SEGMENT_SENT_MASK_MSB 63
|
|
#define RESPONSE_END_STATUS_CBF_SEGMENT_SENT_MASK_MASK 0xff00000000000000
|
|
|
|
#define RESPONSE_END_STATUS_UNDERFLOW_MPDU_COUNT_OFFSET 0x0000000000000008
|
|
#define RESPONSE_END_STATUS_UNDERFLOW_MPDU_COUNT_LSB 0
|
|
#define RESPONSE_END_STATUS_UNDERFLOW_MPDU_COUNT_MSB 8
|
|
#define RESPONSE_END_STATUS_UNDERFLOW_MPDU_COUNT_MASK 0x00000000000001ff
|
|
|
|
#define RESPONSE_END_STATUS_DATA_UNDERFLOW_WARNING_OFFSET 0x0000000000000008
|
|
#define RESPONSE_END_STATUS_DATA_UNDERFLOW_WARNING_LSB 9
|
|
#define RESPONSE_END_STATUS_DATA_UNDERFLOW_WARNING_MSB 10
|
|
#define RESPONSE_END_STATUS_DATA_UNDERFLOW_WARNING_MASK 0x0000000000000600
|
|
|
|
#define RESPONSE_END_STATUS_PHY_TX_GAIN_SETTING_OFFSET 0x0000000000000008
|
|
#define RESPONSE_END_STATUS_PHY_TX_GAIN_SETTING_LSB 11
|
|
#define RESPONSE_END_STATUS_PHY_TX_GAIN_SETTING_MSB 18
|
|
#define RESPONSE_END_STATUS_PHY_TX_GAIN_SETTING_MASK 0x000000000007f800
|
|
|
|
#define RESPONSE_END_STATUS_TIMING_STATUS_OFFSET 0x0000000000000008
|
|
#define RESPONSE_END_STATUS_TIMING_STATUS_LSB 19
|
|
#define RESPONSE_END_STATUS_TIMING_STATUS_MSB 20
|
|
#define RESPONSE_END_STATUS_TIMING_STATUS_MASK 0x0000000000180000
|
|
|
|
#define RESPONSE_END_STATUS_ONLY_NULL_DELIM_SENT_OFFSET 0x0000000000000008
|
|
#define RESPONSE_END_STATUS_ONLY_NULL_DELIM_SENT_LSB 21
|
|
#define RESPONSE_END_STATUS_ONLY_NULL_DELIM_SENT_MSB 21
|
|
#define RESPONSE_END_STATUS_ONLY_NULL_DELIM_SENT_MASK 0x0000000000200000
|
|
|
|
#define RESPONSE_END_STATUS_BRP_INFO_VALID_OFFSET 0x0000000000000008
|
|
#define RESPONSE_END_STATUS_BRP_INFO_VALID_LSB 22
|
|
#define RESPONSE_END_STATUS_BRP_INFO_VALID_MSB 22
|
|
#define RESPONSE_END_STATUS_BRP_INFO_VALID_MASK 0x0000000000400000
|
|
|
|
#define RESPONSE_END_STATUS_RESERVED_2A_OFFSET 0x0000000000000008
|
|
#define RESPONSE_END_STATUS_RESERVED_2A_LSB 23
|
|
#define RESPONSE_END_STATUS_RESERVED_2A_MSB 31
|
|
#define RESPONSE_END_STATUS_RESERVED_2A_MASK 0x00000000ff800000
|
|
|
|
#define RESPONSE_END_STATUS_MU_RESPONSE_BITMAP_31_0_OFFSET 0x0000000000000008
|
|
#define RESPONSE_END_STATUS_MU_RESPONSE_BITMAP_31_0_LSB 32
|
|
#define RESPONSE_END_STATUS_MU_RESPONSE_BITMAP_31_0_MSB 63
|
|
#define RESPONSE_END_STATUS_MU_RESPONSE_BITMAP_31_0_MASK 0xffffffff00000000
|
|
|
|
#define RESPONSE_END_STATUS_MU_RESPONSE_BITMAP_36_32_OFFSET 0x0000000000000010
|
|
#define RESPONSE_END_STATUS_MU_RESPONSE_BITMAP_36_32_LSB 0
|
|
#define RESPONSE_END_STATUS_MU_RESPONSE_BITMAP_36_32_MSB 4
|
|
#define RESPONSE_END_STATUS_MU_RESPONSE_BITMAP_36_32_MASK 0x000000000000001f
|
|
|
|
#define RESPONSE_END_STATUS_RESERVED_4A_OFFSET 0x0000000000000010
|
|
#define RESPONSE_END_STATUS_RESERVED_4A_LSB 5
|
|
#define RESPONSE_END_STATUS_RESERVED_4A_MSB 15
|
|
#define RESPONSE_END_STATUS_RESERVED_4A_MASK 0x000000000000ffe0
|
|
|
|
#define RESPONSE_END_STATUS_TRANSMIT_DELAY_OFFSET 0x0000000000000010
|
|
#define RESPONSE_END_STATUS_TRANSMIT_DELAY_LSB 16
|
|
#define RESPONSE_END_STATUS_TRANSMIT_DELAY_MSB 31
|
|
#define RESPONSE_END_STATUS_TRANSMIT_DELAY_MASK 0x00000000ffff0000
|
|
|
|
#define RESPONSE_END_STATUS_START_OF_FRAME_TIMESTAMP_15_0_OFFSET 0x0000000000000010
|
|
#define RESPONSE_END_STATUS_START_OF_FRAME_TIMESTAMP_15_0_LSB 32
|
|
#define RESPONSE_END_STATUS_START_OF_FRAME_TIMESTAMP_15_0_MSB 47
|
|
#define RESPONSE_END_STATUS_START_OF_FRAME_TIMESTAMP_15_0_MASK 0x0000ffff00000000
|
|
|
|
#define RESPONSE_END_STATUS_START_OF_FRAME_TIMESTAMP_31_16_OFFSET 0x0000000000000010
|
|
#define RESPONSE_END_STATUS_START_OF_FRAME_TIMESTAMP_31_16_LSB 48
|
|
#define RESPONSE_END_STATUS_START_OF_FRAME_TIMESTAMP_31_16_MSB 63
|
|
#define RESPONSE_END_STATUS_START_OF_FRAME_TIMESTAMP_31_16_MASK 0xffff000000000000
|
|
|
|
#define RESPONSE_END_STATUS_END_OF_FRAME_TIMESTAMP_15_0_OFFSET 0x0000000000000018
|
|
#define RESPONSE_END_STATUS_END_OF_FRAME_TIMESTAMP_15_0_LSB 0
|
|
#define RESPONSE_END_STATUS_END_OF_FRAME_TIMESTAMP_15_0_MSB 15
|
|
#define RESPONSE_END_STATUS_END_OF_FRAME_TIMESTAMP_15_0_MASK 0x000000000000ffff
|
|
|
|
#define RESPONSE_END_STATUS_END_OF_FRAME_TIMESTAMP_31_16_OFFSET 0x0000000000000018
|
|
#define RESPONSE_END_STATUS_END_OF_FRAME_TIMESTAMP_31_16_LSB 16
|
|
#define RESPONSE_END_STATUS_END_OF_FRAME_TIMESTAMP_31_16_MSB 31
|
|
#define RESPONSE_END_STATUS_END_OF_FRAME_TIMESTAMP_31_16_MASK 0x00000000ffff0000
|
|
|
|
#define RESPONSE_END_STATUS_TX_GROUP_DELAY_OFFSET 0x0000000000000018
|
|
#define RESPONSE_END_STATUS_TX_GROUP_DELAY_LSB 32
|
|
#define RESPONSE_END_STATUS_TX_GROUP_DELAY_MSB 43
|
|
#define RESPONSE_END_STATUS_TX_GROUP_DELAY_MASK 0x00000fff00000000
|
|
|
|
#define RESPONSE_END_STATUS_RESERVED_7A_OFFSET 0x0000000000000018
|
|
#define RESPONSE_END_STATUS_RESERVED_7A_LSB 44
|
|
#define RESPONSE_END_STATUS_RESERVED_7A_MSB 47
|
|
#define RESPONSE_END_STATUS_RESERVED_7A_MASK 0x0000f00000000000
|
|
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CMN_15_0_OFFSET 0x0000000000000018
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CMN_15_0_LSB 48
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CMN_15_0_MSB 63
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CMN_15_0_MASK 0xffff000000000000
|
|
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_31_16_OFFSET 0x0000000000000020
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_31_16_LSB 0
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_31_16_MSB 15
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_31_16_MASK 0x000000000000ffff
|
|
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_47_32_OFFSET 0x0000000000000020
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_47_32_LSB 16
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_47_32_MSB 31
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_47_32_MASK 0x00000000ffff0000
|
|
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_15_0_OFFSET 0x0000000000000020
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_15_0_LSB 32
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_15_0_MSB 47
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_15_0_MASK 0x0000ffff00000000
|
|
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_31_16_OFFSET 0x0000000000000020
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_31_16_LSB 48
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_31_16_MSB 63
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_31_16_MASK 0xffff000000000000
|
|
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_47_32_OFFSET 0x0000000000000028
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_47_32_LSB 0
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_47_32_MSB 15
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_47_32_MASK 0x000000000000ffff
|
|
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_63_48_OFFSET 0x0000000000000028
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_63_48_LSB 16
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_63_48_MSB 31
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_63_48_MASK 0x00000000ffff0000
|
|
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_79_64_OFFSET 0x0000000000000028
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_79_64_LSB 32
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_79_64_MSB 47
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN1_79_64_MASK 0x0000ffff00000000
|
|
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_15_0_OFFSET 0x0000000000000028
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_15_0_LSB 48
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_15_0_MSB 63
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_15_0_MASK 0xffff000000000000
|
|
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_31_16_OFFSET 0x0000000000000030
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_31_16_LSB 0
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_31_16_MSB 15
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_31_16_MASK 0x000000000000ffff
|
|
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_47_32_OFFSET 0x0000000000000030
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_47_32_LSB 16
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_47_32_MSB 31
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_47_32_MASK 0x00000000ffff0000
|
|
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_63_48_OFFSET 0x0000000000000030
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_63_48_LSB 32
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_63_48_MSB 47
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_63_48_MASK 0x0000ffff00000000
|
|
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_79_64_OFFSET 0x0000000000000030
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_79_64_LSB 48
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_79_64_MSB 63
|
|
#define RESPONSE_END_STATUS_TPC_DBG_INFO_CHN2_79_64_MASK 0xffff000000000000
|
|
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_15_0_OFFSET 0x0000000000000038
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_15_0_LSB 0
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_15_0_MSB 15
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_15_0_MASK 0x000000000000ffff
|
|
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_31_16_OFFSET 0x0000000000000038
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_31_16_LSB 16
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_31_16_MSB 31
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_31_16_MASK 0x00000000ffff0000
|
|
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_47_32_OFFSET 0x0000000000000038
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_47_32_LSB 32
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_47_32_MSB 47
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_47_32_MASK 0x0000ffff00000000
|
|
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_63_48_OFFSET 0x0000000000000038
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_63_48_LSB 48
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_63_48_MSB 63
|
|
#define RESPONSE_END_STATUS_PHYTX_TX_END_SW_INFO_63_48_MASK 0xffff000000000000
|
|
|
|
#define RESPONSE_END_STATUS_ADDR1_31_0_OFFSET 0x0000000000000040
|
|
#define RESPONSE_END_STATUS_ADDR1_31_0_LSB 0
|
|
#define RESPONSE_END_STATUS_ADDR1_31_0_MSB 31
|
|
#define RESPONSE_END_STATUS_ADDR1_31_0_MASK 0x00000000ffffffff
|
|
|
|
#define RESPONSE_END_STATUS_ADDR1_47_32_OFFSET 0x0000000000000040
|
|
#define RESPONSE_END_STATUS_ADDR1_47_32_LSB 32
|
|
#define RESPONSE_END_STATUS_ADDR1_47_32_MSB 47
|
|
#define RESPONSE_END_STATUS_ADDR1_47_32_MASK 0x0000ffff00000000
|
|
|
|
#define RESPONSE_END_STATUS_ADDR2_15_0_OFFSET 0x0000000000000040
|
|
#define RESPONSE_END_STATUS_ADDR2_15_0_LSB 48
|
|
#define RESPONSE_END_STATUS_ADDR2_15_0_MSB 63
|
|
#define RESPONSE_END_STATUS_ADDR2_15_0_MASK 0xffff000000000000
|
|
|
|
#define RESPONSE_END_STATUS_ADDR2_47_16_OFFSET 0x0000000000000048
|
|
#define RESPONSE_END_STATUS_ADDR2_47_16_LSB 0
|
|
#define RESPONSE_END_STATUS_ADDR2_47_16_MSB 31
|
|
#define RESPONSE_END_STATUS_ADDR2_47_16_MASK 0x00000000ffffffff
|
|
|
|
#define RESPONSE_END_STATUS_ADDR3_31_0_OFFSET 0x0000000000000048
|
|
#define RESPONSE_END_STATUS_ADDR3_31_0_LSB 32
|
|
#define RESPONSE_END_STATUS_ADDR3_31_0_MSB 63
|
|
#define RESPONSE_END_STATUS_ADDR3_31_0_MASK 0xffffffff00000000
|
|
|
|
#define RESPONSE_END_STATUS_ADDR3_47_32_OFFSET 0x0000000000000050
|
|
#define RESPONSE_END_STATUS_ADDR3_47_32_LSB 0
|
|
#define RESPONSE_END_STATUS_ADDR3_47_32_MSB 15
|
|
#define RESPONSE_END_STATUS_ADDR3_47_32_MASK 0x000000000000ffff
|
|
|
|
#define RESPONSE_END_STATUS_SECURE_OFFSET 0x0000000000000050
|
|
#define RESPONSE_END_STATUS_SECURE_LSB 17
|
|
#define RESPONSE_END_STATUS_SECURE_MSB 17
|
|
#define RESPONSE_END_STATUS_SECURE_MASK 0x0000000000020000
|
|
|
|
#define RESPONSE_END_STATUS_RANGING_FTM_FRAME_SENT_OFFSET 0x0000000000000050
|
|
#define RESPONSE_END_STATUS_RANGING_FTM_FRAME_SENT_LSB 18
|
|
#define RESPONSE_END_STATUS_RANGING_FTM_FRAME_SENT_MSB 18
|
|
#define RESPONSE_END_STATUS_RANGING_FTM_FRAME_SENT_MASK 0x0000000000040000
|
|
|
|
#define RESPONSE_END_STATUS_RESERVED_20A_OFFSET 0x0000000000000050
|
|
#define RESPONSE_END_STATUS_RESERVED_20A_LSB 19
|
|
#define RESPONSE_END_STATUS_RESERVED_20A_MSB 31
|
|
#define RESPONSE_END_STATUS_RESERVED_20A_MASK 0x00000000fff80000
|
|
|
|
#define RESPONSE_END_STATUS_TLV64_PADDING_OFFSET 0x0000000000000050
|
|
#define RESPONSE_END_STATUS_TLV64_PADDING_LSB 32
|
|
#define RESPONSE_END_STATUS_TLV64_PADDING_MSB 63
|
|
#define RESPONSE_END_STATUS_TLV64_PADDING_MASK 0xffffffff00000000
|
|
|
|
#endif
|