dce3d0a306
Bring in V2 HW header files for kiwi, also cleanup the header files 1. Remove comments; 2. Add appropriate copyright header; 3. Remove references to HW sensitive IP (structs, macros and etc). Change-Id: I1137bc7f05780305d9c6213ef70a06648a10386f CRs-Fixed: 3122903
133 lines
8.3 KiB
C
133 lines
8.3 KiB
C
|
|
/*
|
|
* Copyright (c) 2022 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for
|
|
* any purpose with or without fee is hereby granted, provided that the
|
|
* above copyright notice and this permission notice appear in all
|
|
* copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
|
|
* WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
|
|
* WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
|
|
* AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
|
|
* DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
|
|
* PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
|
|
* TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
|
|
* PERFORMANCE OF THIS SOFTWARE.
|
|
*/
|
|
|
|
|
|
|
|
#ifndef _REO_UNBLOCK_CACHE_H_
|
|
#define _REO_UNBLOCK_CACHE_H_
|
|
#if !defined(__ASSEMBLER__)
|
|
#endif
|
|
|
|
#include "uniform_reo_cmd_header.h"
|
|
#define NUM_OF_DWORDS_REO_UNBLOCK_CACHE 10
|
|
|
|
#define NUM_OF_QWORDS_REO_UNBLOCK_CACHE 5
|
|
|
|
struct reo_unblock_cache {
|
|
#ifndef WIFI_BIT_ORDER_BIG_ENDIAN
|
|
struct uniform_reo_cmd_header cmd_header;
|
|
uint32_t unblock_type : 1,
|
|
cache_block_resource_index : 2,
|
|
reserved_1a : 29;
|
|
uint32_t reserved_2a : 32;
|
|
uint32_t reserved_3a : 32;
|
|
uint32_t reserved_4a : 32;
|
|
uint32_t reserved_5a : 32;
|
|
uint32_t reserved_6a : 32;
|
|
uint32_t reserved_7a : 32;
|
|
uint32_t reserved_8a : 32;
|
|
uint32_t tlv64_padding : 32;
|
|
#else
|
|
struct uniform_reo_cmd_header cmd_header;
|
|
uint32_t reserved_1a : 29,
|
|
cache_block_resource_index : 2,
|
|
unblock_type : 1;
|
|
uint32_t reserved_2a : 32;
|
|
uint32_t reserved_3a : 32;
|
|
uint32_t reserved_4a : 32;
|
|
uint32_t reserved_5a : 32;
|
|
uint32_t reserved_6a : 32;
|
|
uint32_t reserved_7a : 32;
|
|
uint32_t reserved_8a : 32;
|
|
uint32_t tlv64_padding : 32;
|
|
#endif
|
|
};
|
|
|
|
#define REO_UNBLOCK_CACHE_CMD_HEADER_REO_CMD_NUMBER_OFFSET 0x0000000000000000
|
|
#define REO_UNBLOCK_CACHE_CMD_HEADER_REO_CMD_NUMBER_LSB 0
|
|
#define REO_UNBLOCK_CACHE_CMD_HEADER_REO_CMD_NUMBER_MSB 15
|
|
#define REO_UNBLOCK_CACHE_CMD_HEADER_REO_CMD_NUMBER_MASK 0x000000000000ffff
|
|
|
|
#define REO_UNBLOCK_CACHE_CMD_HEADER_REO_STATUS_REQUIRED_OFFSET 0x0000000000000000
|
|
#define REO_UNBLOCK_CACHE_CMD_HEADER_REO_STATUS_REQUIRED_LSB 16
|
|
#define REO_UNBLOCK_CACHE_CMD_HEADER_REO_STATUS_REQUIRED_MSB 16
|
|
#define REO_UNBLOCK_CACHE_CMD_HEADER_REO_STATUS_REQUIRED_MASK 0x0000000000010000
|
|
|
|
#define REO_UNBLOCK_CACHE_CMD_HEADER_RESERVED_0A_OFFSET 0x0000000000000000
|
|
#define REO_UNBLOCK_CACHE_CMD_HEADER_RESERVED_0A_LSB 17
|
|
#define REO_UNBLOCK_CACHE_CMD_HEADER_RESERVED_0A_MSB 31
|
|
#define REO_UNBLOCK_CACHE_CMD_HEADER_RESERVED_0A_MASK 0x00000000fffe0000
|
|
|
|
#define REO_UNBLOCK_CACHE_UNBLOCK_TYPE_OFFSET 0x0000000000000000
|
|
#define REO_UNBLOCK_CACHE_UNBLOCK_TYPE_LSB 32
|
|
#define REO_UNBLOCK_CACHE_UNBLOCK_TYPE_MSB 32
|
|
#define REO_UNBLOCK_CACHE_UNBLOCK_TYPE_MASK 0x0000000100000000
|
|
|
|
#define REO_UNBLOCK_CACHE_CACHE_BLOCK_RESOURCE_INDEX_OFFSET 0x0000000000000000
|
|
#define REO_UNBLOCK_CACHE_CACHE_BLOCK_RESOURCE_INDEX_LSB 33
|
|
#define REO_UNBLOCK_CACHE_CACHE_BLOCK_RESOURCE_INDEX_MSB 34
|
|
#define REO_UNBLOCK_CACHE_CACHE_BLOCK_RESOURCE_INDEX_MASK 0x0000000600000000
|
|
|
|
#define REO_UNBLOCK_CACHE_RESERVED_1A_OFFSET 0x0000000000000000
|
|
#define REO_UNBLOCK_CACHE_RESERVED_1A_LSB 35
|
|
#define REO_UNBLOCK_CACHE_RESERVED_1A_MSB 63
|
|
#define REO_UNBLOCK_CACHE_RESERVED_1A_MASK 0xfffffff800000000
|
|
|
|
#define REO_UNBLOCK_CACHE_RESERVED_2A_OFFSET 0x0000000000000008
|
|
#define REO_UNBLOCK_CACHE_RESERVED_2A_LSB 0
|
|
#define REO_UNBLOCK_CACHE_RESERVED_2A_MSB 31
|
|
#define REO_UNBLOCK_CACHE_RESERVED_2A_MASK 0x00000000ffffffff
|
|
|
|
#define REO_UNBLOCK_CACHE_RESERVED_3A_OFFSET 0x0000000000000008
|
|
#define REO_UNBLOCK_CACHE_RESERVED_3A_LSB 32
|
|
#define REO_UNBLOCK_CACHE_RESERVED_3A_MSB 63
|
|
#define REO_UNBLOCK_CACHE_RESERVED_3A_MASK 0xffffffff00000000
|
|
|
|
#define REO_UNBLOCK_CACHE_RESERVED_4A_OFFSET 0x0000000000000010
|
|
#define REO_UNBLOCK_CACHE_RESERVED_4A_LSB 0
|
|
#define REO_UNBLOCK_CACHE_RESERVED_4A_MSB 31
|
|
#define REO_UNBLOCK_CACHE_RESERVED_4A_MASK 0x00000000ffffffff
|
|
|
|
#define REO_UNBLOCK_CACHE_RESERVED_5A_OFFSET 0x0000000000000010
|
|
#define REO_UNBLOCK_CACHE_RESERVED_5A_LSB 32
|
|
#define REO_UNBLOCK_CACHE_RESERVED_5A_MSB 63
|
|
#define REO_UNBLOCK_CACHE_RESERVED_5A_MASK 0xffffffff00000000
|
|
|
|
#define REO_UNBLOCK_CACHE_RESERVED_6A_OFFSET 0x0000000000000018
|
|
#define REO_UNBLOCK_CACHE_RESERVED_6A_LSB 0
|
|
#define REO_UNBLOCK_CACHE_RESERVED_6A_MSB 31
|
|
#define REO_UNBLOCK_CACHE_RESERVED_6A_MASK 0x00000000ffffffff
|
|
|
|
#define REO_UNBLOCK_CACHE_RESERVED_7A_OFFSET 0x0000000000000018
|
|
#define REO_UNBLOCK_CACHE_RESERVED_7A_LSB 32
|
|
#define REO_UNBLOCK_CACHE_RESERVED_7A_MSB 63
|
|
#define REO_UNBLOCK_CACHE_RESERVED_7A_MASK 0xffffffff00000000
|
|
|
|
#define REO_UNBLOCK_CACHE_RESERVED_8A_OFFSET 0x0000000000000020
|
|
#define REO_UNBLOCK_CACHE_RESERVED_8A_LSB 0
|
|
#define REO_UNBLOCK_CACHE_RESERVED_8A_MSB 31
|
|
#define REO_UNBLOCK_CACHE_RESERVED_8A_MASK 0x00000000ffffffff
|
|
|
|
#define REO_UNBLOCK_CACHE_TLV64_PADDING_OFFSET 0x0000000000000020
|
|
#define REO_UNBLOCK_CACHE_TLV64_PADDING_LSB 32
|
|
#define REO_UNBLOCK_CACHE_TLV64_PADDING_MSB 63
|
|
#define REO_UNBLOCK_CACHE_TLV64_PADDING_MASK 0xffffffff00000000
|
|
|
|
#endif
|