fbf4e7bd75
Problem: First IPSC is received from firmware and driver sub state is set to INPUT PAUSE. And driver state is INPUT_STREAMING at this point of time. Now client calls for seek (or flush), which invokes streamoff and stream on INPUT port. As a result, INPUT PAUSE sub state is cleared. Now when client handles the first IPSC by calling stream on output, internal buffers are not queued as INPUT pause is cleared with seek. But for split mode, LINE buffer is mandatory to queue in FIRST_IPSC streamon of the OUTPUT port Solution: Introduced a new sub state check of FIRST_IPSC, during stream on of the INPUT port after FLUSH, we will check if FIRST_IPSC is pending, then we will PAUSE the INPUT port, later in OUTPUT stream on, we check for INPUT PAUSE and if it is set, we will queue the internal buffers to firmware and resume the input port. Change-Id: Ia9b566443bc9c4546247d31625384d89aff6985d Signed-off-by: Roopangkumar Patel <quic_rooppate@quicinc.com>
117 lines
4.2 KiB
C
117 lines
4.2 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2020-2021, The Linux Foundation. All rights reserved.
|
|
* Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
|
|
#ifndef _MSM_VIDC_STATE_H_
|
|
#define _MSM_VIDC_STATE_H_
|
|
|
|
#include "msm_vidc_internal.h"
|
|
|
|
struct msm_vidc_core;
|
|
|
|
#define FOREACH_CORE_STATE(CORE_STATE) { \
|
|
CORE_STATE(CORE_DEINIT) \
|
|
CORE_STATE(CORE_INIT_WAIT) \
|
|
CORE_STATE(CORE_INIT) \
|
|
CORE_STATE(CORE_ERROR) \
|
|
}
|
|
|
|
#define FOREACH_EVENT(EVENT) { \
|
|
EVENT(TRY_FMT) \
|
|
EVENT(S_FMT) \
|
|
EVENT(REQBUFS) \
|
|
EVENT(S_CTRL) \
|
|
EVENT(STREAMON) \
|
|
EVENT(STREAMOFF) \
|
|
EVENT(CMD_START) \
|
|
EVENT(CMD_STOP) \
|
|
EVENT(BUF_QUEUE) \
|
|
}
|
|
|
|
enum msm_vidc_core_state FOREACH_CORE_STATE(GENERATE_MSM_VIDC_ENUM);
|
|
|
|
enum msm_vidc_core_sub_state {
|
|
CORE_SUBSTATE_NONE = 0x0,
|
|
CORE_SUBSTATE_POWER_ENABLE = BIT(0),
|
|
CORE_SUBSTATE_GDSC_HANDOFF = BIT(1),
|
|
CORE_SUBSTATE_PM_SUSPEND = BIT(2),
|
|
CORE_SUBSTATE_FW_PWR_CTRL = BIT(3),
|
|
CORE_SUBSTATE_PAGE_FAULT = BIT(4),
|
|
CORE_SUBSTATE_CPU_WATCHDOG = BIT(5),
|
|
CORE_SUBSTATE_VIDEO_UNRESPONSIVE = BIT(6),
|
|
CORE_SUBSTATE_MAX = BIT(7),
|
|
};
|
|
|
|
enum msm_vidc_core_event_type {
|
|
CORE_EVENT_NONE = BIT(0),
|
|
CORE_EVENT_UPDATE_SUB_STATE = BIT(1),
|
|
};
|
|
|
|
#define FOREACH_STATE(STATE) { \
|
|
STATE(OPEN) \
|
|
STATE(INPUT_STREAMING) \
|
|
STATE(OUTPUT_STREAMING) \
|
|
STATE(STREAMING) \
|
|
STATE(CLOSE) \
|
|
STATE(ERROR) \
|
|
}
|
|
|
|
enum msm_vidc_state FOREACH_STATE(GENERATE_MSM_VIDC_ENUM);
|
|
|
|
#define MSM_VIDC_SUB_STATE_NONE 0
|
|
#define MSM_VIDC_MAX_SUB_STATES 7
|
|
/*
|
|
* max value of inst->sub_state if all
|
|
* the 6 valid bits are set i.e 111111==>63
|
|
*/
|
|
#define MSM_VIDC_MAX_SUB_STATE_VALUE ((1 << MSM_VIDC_MAX_SUB_STATES) - 1)
|
|
|
|
enum msm_vidc_sub_state {
|
|
MSM_VIDC_DRAIN = BIT(0),
|
|
MSM_VIDC_DRC = BIT(1),
|
|
MSM_VIDC_DRAIN_LAST_BUFFER = BIT(2),
|
|
MSM_VIDC_DRC_LAST_BUFFER = BIT(3),
|
|
MSM_VIDC_INPUT_PAUSE = BIT(4),
|
|
MSM_VIDC_OUTPUT_PAUSE = BIT(5),
|
|
MSM_VIDC_FIRST_IPSC = BIT(6),
|
|
};
|
|
|
|
enum msm_vidc_event FOREACH_EVENT(GENERATE_MSM_VIDC_ENUM);
|
|
|
|
/* core statemachine functions */
|
|
enum msm_vidc_allow
|
|
msm_vidc_allow_core_state_change(struct msm_vidc_core *core,
|
|
enum msm_vidc_core_state req_state);
|
|
int msm_vidc_update_core_state(struct msm_vidc_core *core,
|
|
enum msm_vidc_core_state request_state,
|
|
const char *func);
|
|
bool core_in_valid_state(struct msm_vidc_core *core);
|
|
bool is_core_state(struct msm_vidc_core *core, enum msm_vidc_core_state state);
|
|
bool is_core_sub_state(struct msm_vidc_core *core,
|
|
enum msm_vidc_core_sub_state sub_state);
|
|
const char *core_state_name(enum msm_vidc_core_state state);
|
|
const char *core_sub_state_name(enum msm_vidc_core_sub_state sub_state);
|
|
|
|
/* inst statemachine functions */
|
|
bool is_drc_pending(struct msm_vidc_inst *inst);
|
|
bool is_drain_pending(struct msm_vidc_inst *inst);
|
|
int msm_vidc_update_state(struct msm_vidc_inst *inst,
|
|
enum msm_vidc_state request_state,
|
|
const char *func);
|
|
int msm_vidc_change_state(struct msm_vidc_inst *inst,
|
|
enum msm_vidc_state request_state,
|
|
const char *func);
|
|
int msm_vidc_change_sub_state(struct msm_vidc_inst *inst,
|
|
enum msm_vidc_sub_state clear_sub_state,
|
|
enum msm_vidc_sub_state set_sub_state,
|
|
const char *func);
|
|
const char *state_name(enum msm_vidc_state state);
|
|
const char *sub_state_name(enum msm_vidc_sub_state sub_state);
|
|
bool is_state(struct msm_vidc_inst *inst, enum msm_vidc_state state);
|
|
bool is_sub_state(struct msm_vidc_inst *inst,
|
|
enum msm_vidc_sub_state sub_state);
|
|
|
|
#endif // _MSM_VIDC_STATE_H_
|