d907c2c7cb
Different CDM hardware have different capability and registers. With old register space, handling new features and operations would have been a complex task. This change takes care of old version of CDM and also changes the regspace to provide every register's access to CDM. This change further adds support for "arbitration" in case of multi-context CDMs. Exports reset functionality to clients, detection of CDM hang. Flushing the CDM requests and dumping the FIFO content for all contexts. It also adds submitting "debug_gen_irq" as BL_done IRQ is only an indication for availability of FIFO's. The AHB operations are completed can only be known if the added "debug_gen_irqs" gets executed and are received by the CDM. CRs-Fixed: 2594541 Change-Id: I9846b1c5320ba652c5d3b7d83d616d2dabc843e1 Signed-off-by: Abhilash Kumar <krabhi@codeaurora.org> Signed-off-by: Trishansh Bhardwaj <tbhardwa@codeaurora.org>
198 lines
6.8 KiB
C
198 lines
6.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2017-2020, The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
#ifndef _CAM_CDM_UTIL_H_
|
|
#define _CAM_CDM_UTIL_H_
|
|
|
|
#include <linux/types.h>
|
|
|
|
enum cam_cdm_command {
|
|
CAM_CDM_CMD_UNUSED = 0x0,
|
|
CAM_CDM_CMD_DMI = 0x1,
|
|
CAM_CDM_CMD_NOT_DEFINED = 0x2,
|
|
CAM_CDM_CMD_REG_CONT = 0x3,
|
|
CAM_CDM_CMD_REG_RANDOM = 0x4,
|
|
CAM_CDM_CMD_BUFF_INDIRECT = 0x5,
|
|
CAM_CDM_CMD_GEN_IRQ = 0x6,
|
|
CAM_CDM_CMD_WAIT_EVENT = 0x7,
|
|
CAM_CDM_CMD_CHANGE_BASE = 0x8,
|
|
CAM_CDM_CMD_PERF_CTRL = 0x9,
|
|
CAM_CDM_CMD_DMI_32 = 0xa,
|
|
CAM_CDM_CMD_DMI_64 = 0xb,
|
|
CAM_CDM_COMP_WAIT = 0xc,
|
|
CAM_CDM_CLEAR_COMP_WAIT = 0xd,
|
|
CAM_CDM_WAIT_PREFETCH_DISABLE = 0xe,
|
|
CAM_CDM_CMD_PRIVATE_BASE = 0xf,
|
|
CAM_CDM_CMD_SWD_DMI_32 = (CAM_CDM_CMD_PRIVATE_BASE + 0x64),
|
|
CAM_CDM_CMD_SWD_DMI_64 = (CAM_CDM_CMD_PRIVATE_BASE + 0x65),
|
|
CAM_CDM_CMD_PRIVATE_BASE_MAX = 0x7F,
|
|
};
|
|
|
|
/**
|
|
* struct cam_cdm_utils_ops - Camera CDM util ops
|
|
*
|
|
* @cdm_get_cmd_header_size: Returns the size of the given command header
|
|
* in DWORDs.
|
|
* @command Command ID
|
|
* @return Size of the command in DWORDs
|
|
*
|
|
* @cdm_required_size_reg_continuous: Calculates the size of a reg-continuous
|
|
* command in dwords.
|
|
* @numVals Number of continuous values
|
|
* @return Size in dwords
|
|
*
|
|
* @cdm_required_size_reg_random: Calculates the size of a reg-random command
|
|
* in dwords.
|
|
* @numRegVals Number of register/value pairs
|
|
* @return Size in dwords
|
|
*
|
|
* @cdm_required_size_dmi: Calculates the size of a DMI command in dwords.
|
|
* @return Size in dwords
|
|
*
|
|
* @cdm_required_size_genirq: Calculates size of a Genirq command in dwords.
|
|
* @return Size in dwords
|
|
*
|
|
* @cdm_required_size_indirect: Calculates the size of an indirect command
|
|
* in dwords.
|
|
* @return Size in dwords
|
|
*
|
|
* @cdm_required_size_comp_wait: Calculates the size of a comp-wait command
|
|
* in dwords.
|
|
* @return Size in dwords
|
|
*
|
|
* @cdm_required_size_changebase: Calculates the size of a change-base command
|
|
* in dwords.
|
|
* @return Size in dwords
|
|
*
|
|
* @cdm_offsetof_dmi_addr: Returns the offset of address field in the DMI
|
|
* command header.
|
|
* @return Offset of addr field
|
|
*
|
|
* @cdm_offsetof_indirect_addr: Returns the offset of address field in the
|
|
* indirect command header.
|
|
* @return Offset of addr field
|
|
*
|
|
* @cdm_write_regcontinuous: Writes a command into the command buffer.
|
|
* @pCmdBuffer: Pointer to command buffer
|
|
* @reg: Beginning of the register address range where
|
|
* values will be written.
|
|
* @numVals: Number of values (registers) that will be written
|
|
* @pVals : An array of values that will be written
|
|
* @return Pointer in command buffer pointing past the written commands
|
|
*
|
|
* @cdm_write_regrandom: Writes a command into the command buffer in
|
|
* register/value pairs.
|
|
* @pCmdBuffer: Pointer to command buffer
|
|
* @numRegVals: Number of register/value pairs that will be written
|
|
* @pRegVals: An array of register/value pairs that will be written
|
|
* The even indices are registers and the odd indices
|
|
* arevalues, e.g., {reg1, val1, reg2, val2, ...}.
|
|
* @return Pointer in command buffer pointing past the written commands
|
|
*
|
|
* @cdm_write_dmi: Writes a DMI command into the command bufferM.
|
|
* @pCmdBuffer: Pointer to command buffer
|
|
* @dmiCmd: DMI command
|
|
* @DMIAddr: Address of the DMI
|
|
* @DMISel: Selected bank that the DMI will write to
|
|
* @length: Size of data in bytes
|
|
* @return Pointer in command buffer pointing past the written commands
|
|
*
|
|
* @cdm_write_indirect: Writes a indirect command into the command buffer.
|
|
* @pCmdBuffer: Pointer to command buffer
|
|
* @indirectBufferAddr: Device address of the indirect cmd buffer.
|
|
* @length: Size of data in bytes
|
|
* @return Pointer in command buffer pointing past the written commands
|
|
*
|
|
* @cdm_write_changebase: Writes a changing CDM (address) base command into
|
|
* the command buffer.
|
|
* @pCmdBuffer: Pointer to command buffer
|
|
* @base: New base (device) address
|
|
* @return Pointer in command buffer pointing past the written commands
|
|
*
|
|
* @cdm_write_genirq: Writes a gen irq command into the command buffer.
|
|
* @pCmdBuffer: Pointer to command buffer
|
|
* @userdata: userdata or cookie return by hardware during irq.
|
|
*
|
|
* @cdm_write_wait_comp_event: Writes a wait comp event cmd into the
|
|
* command buffer.
|
|
* @pCmdBuffer: Pointer to command buffer
|
|
* @mask1: This value decides which comp events to wait (0 - 31).
|
|
* @mask2: This value decides which comp events to wait (32 - 65).
|
|
*/
|
|
struct cam_cdm_utils_ops {
|
|
uint32_t (*cdm_get_cmd_header_size)(unsigned int command);
|
|
uint32_t (*cdm_required_size_dmi)(void);
|
|
uint32_t (*cdm_required_size_reg_continuous)(uint32_t numVals);
|
|
uint32_t (*cdm_required_size_reg_random)(uint32_t numRegVals);
|
|
uint32_t (*cdm_required_size_indirect)(void);
|
|
uint32_t (*cdm_required_size_genirq)(void);
|
|
uint32_t (*cdm_required_size_wait_event)(void);
|
|
uint32_t (*cdm_required_size_changebase)(void);
|
|
uint32_t (*cdm_required_size_comp_wait)(void);
|
|
uint32_t (*cdm_required_size_prefetch_disable)(void);
|
|
uint32_t (*cdm_offsetof_dmi_addr)(void);
|
|
uint32_t (*cdm_offsetof_indirect_addr)(void);
|
|
uint32_t *(*cdm_write_dmi)(
|
|
uint32_t *pCmdBuffer,
|
|
uint8_t dmiCmd,
|
|
uint32_t DMIAddr,
|
|
uint8_t DMISel,
|
|
uint32_t dmiBufferAddr,
|
|
uint32_t length);
|
|
uint32_t* (*cdm_write_regcontinuous)(
|
|
uint32_t *pCmdBuffer,
|
|
uint32_t reg,
|
|
uint32_t numVals,
|
|
uint32_t *pVals);
|
|
uint32_t *(*cdm_write_regrandom)(
|
|
uint32_t *pCmdBuffer,
|
|
uint32_t numRegVals,
|
|
uint32_t *pRegVals);
|
|
uint32_t *(*cdm_write_indirect)(
|
|
uint32_t *pCmdBuffer,
|
|
uint32_t indirectBufferAddr,
|
|
uint32_t length);
|
|
void (*cdm_write_genirq)(
|
|
uint32_t *pCmdBuffer,
|
|
uint32_t userdata,
|
|
bool bit_wr_enable,
|
|
uint32_t fifo_idx);
|
|
uint32_t *(*cdm_write_wait_event)(
|
|
uint32_t *pCmdBuffer,
|
|
uint32_t iw,
|
|
uint32_t id,
|
|
uint32_t mask,
|
|
uint32_t offset,
|
|
uint32_t data);
|
|
uint32_t *(*cdm_write_changebase)(
|
|
uint32_t *pCmdBuffer,
|
|
uint32_t base);
|
|
uint32_t *(*cdm_write_wait_comp_event)(
|
|
uint32_t *pCmdBuffer,
|
|
uint32_t mask1,
|
|
uint32_t mask2);
|
|
uint32_t *(*cdm_write_wait_prefetch_disable)(
|
|
uint32_t *pCmdBuffer,
|
|
uint32_t id,
|
|
uint32_t mask1,
|
|
uint32_t mask2);
|
|
};
|
|
|
|
/**
|
|
* cam_cdm_util_log_cmd_bufs()
|
|
*
|
|
* @brief: Util function to log cdm command buffers
|
|
*
|
|
* @cmd_buffer_start: Pointer to start of cmd buffer
|
|
* @cmd_buffer_end: Pointer to end of cmd buffer
|
|
*
|
|
*/
|
|
void cam_cdm_util_dump_cmd_buf(
|
|
uint32_t *cmd_buffer_start, uint32_t *cmd_buffer_end);
|
|
|
|
|
|
|
|
#endif /* _CAM_CDM_UTIL_H_ */
|