10794c2968
- hierarchical state model which comprises of top level states and sub states - top level states include OPEN, CLOSE, ERROR, INPUT_STREAMING, OUTPUT_STREAMING, STREAMING. - sub states include DRAIN, DRC, DRAIN_LAST_BUFFER, DRC_LAST_BUFFER, INPUT_PAUSE, OUTPUT_PAUSE. - follows deterministic approach for key sequences like DRC, DRAIN and last flag handling i.e none of these events are ignored or discarded. - removal of auto start of firmware input port as part of ipsc handling. - introduction of hfi commands for host controlled PAUSE and RESUME of firmware ports. - introduction of information last flag packets for DRC and DRAIN when FW has insufficient output buffers. Change-Id: Ie8c8f44af464d06f5a7bb76822f749c9874f869a Signed-off-by: Darshana Patil <quic_darshana@quicinc.com>
189 lines
7.6 KiB
C
189 lines
7.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* Copyright (c) 2020-2021,, The Linux Foundation. All rights reserved.
|
|
*/
|
|
/* Copyright (c) 2022. Qualcomm Innovation Center, Inc. All rights reserved. */
|
|
|
|
#ifndef _MSM_VIDC_INST_H_
|
|
#define _MSM_VIDC_INST_H_
|
|
|
|
#include "msm_vidc_internal.h"
|
|
#include "msm_vidc_memory.h"
|
|
#include "hfi_property.h"
|
|
|
|
struct msm_vidc_inst;
|
|
|
|
#define call_session_op(c, op, ...) \
|
|
(((c) && (c)->session_ops && (c)->session_ops->op) ? \
|
|
((c)->session_ops->op(__VA_ARGS__)) : 0)
|
|
|
|
struct msm_vidc_session_ops {
|
|
u64 (*calc_freq)(struct msm_vidc_inst *inst, u32 data_size);
|
|
int (*calc_bw)(struct msm_vidc_inst *inst,
|
|
struct vidc_bus_vote_data* vote_data);
|
|
int (*decide_work_route)(struct msm_vidc_inst *inst);
|
|
int (*decide_work_mode)(struct msm_vidc_inst *inst);
|
|
int (*decide_quality_mode)(struct msm_vidc_inst *inst);
|
|
int (*buffer_size)(struct msm_vidc_inst *inst, enum msm_vidc_buffer_type type);
|
|
int (*min_count)(struct msm_vidc_inst *inst, enum msm_vidc_buffer_type type);
|
|
int (*extra_count)(struct msm_vidc_inst *inst, enum msm_vidc_buffer_type type);
|
|
};
|
|
|
|
struct msm_vidc_allocations_info {
|
|
struct msm_vidc_allocations bin;
|
|
struct msm_vidc_allocations arp;
|
|
struct msm_vidc_allocations comv;
|
|
struct msm_vidc_allocations non_comv;
|
|
struct msm_vidc_allocations line;
|
|
struct msm_vidc_allocations dpb;
|
|
struct msm_vidc_allocations persist;
|
|
struct msm_vidc_allocations vpss;
|
|
struct msm_vidc_allocations partial_data;
|
|
};
|
|
|
|
struct msm_vidc_mappings_info {
|
|
struct msm_vidc_mappings input;
|
|
struct msm_vidc_mappings output;
|
|
struct msm_vidc_mappings input_meta;
|
|
struct msm_vidc_mappings output_meta;
|
|
struct msm_vidc_mappings bin;
|
|
struct msm_vidc_mappings arp;
|
|
struct msm_vidc_mappings comv;
|
|
struct msm_vidc_mappings non_comv;
|
|
struct msm_vidc_mappings line;
|
|
struct msm_vidc_mappings dpb;
|
|
struct msm_vidc_mappings persist;
|
|
struct msm_vidc_mappings vpss;
|
|
struct msm_vidc_mappings partial_data;
|
|
};
|
|
|
|
struct msm_vidc_buffers_info {
|
|
struct msm_vidc_buffers input;
|
|
struct msm_vidc_buffers output;
|
|
struct msm_vidc_buffers read_only;
|
|
struct msm_vidc_buffers release;
|
|
struct msm_vidc_buffers input_meta;
|
|
struct msm_vidc_buffers output_meta;
|
|
struct msm_vidc_buffers bin;
|
|
struct msm_vidc_buffers arp;
|
|
struct msm_vidc_buffers comv;
|
|
struct msm_vidc_buffers non_comv;
|
|
struct msm_vidc_buffers line;
|
|
struct msm_vidc_buffers dpb;
|
|
struct msm_vidc_buffers persist;
|
|
struct msm_vidc_buffers vpss;
|
|
struct msm_vidc_buffers partial_data;
|
|
};
|
|
|
|
enum msm_vidc_state {
|
|
MSM_VIDC_OPEN = 1,
|
|
MSM_VIDC_INPUT_STREAMING = 2,
|
|
MSM_VIDC_OUTPUT_STREAMING = 3,
|
|
MSM_VIDC_STREAMING = 4,
|
|
MSM_VIDC_CLOSE = 5,
|
|
MSM_VIDC_ERROR = 6,
|
|
};
|
|
|
|
#define MSM_VIDC_SUB_STATE_NONE 0
|
|
#define MSM_VIDC_MAX_SUB_STATES 6
|
|
/*
|
|
* max value of inst->sub_state if all
|
|
* the 6 valid bits are set i.e 111111==>63
|
|
*/
|
|
#define MSM_VIDC_MAX_SUB_STATE_VALUE ((1 << MSM_VIDC_MAX_SUB_STATES) - 1)
|
|
|
|
enum msm_vidc_sub_state {
|
|
MSM_VIDC_DRAIN = BIT(0),
|
|
MSM_VIDC_DRC = BIT(1),
|
|
MSM_VIDC_DRAIN_LAST_BUFFER = BIT(2),
|
|
MSM_VIDC_DRC_LAST_BUFFER = BIT(3),
|
|
MSM_VIDC_INPUT_PAUSE = BIT(4),
|
|
MSM_VIDC_OUTPUT_PAUSE = BIT(5),
|
|
};
|
|
|
|
struct buf_queue {
|
|
struct vb2_queue *vb2q;
|
|
};
|
|
|
|
struct msm_vidc_inst {
|
|
struct list_head list;
|
|
struct mutex lock;
|
|
struct mutex request_lock;
|
|
struct mutex client_lock;
|
|
enum msm_vidc_state state;
|
|
enum msm_vidc_sub_state sub_state;
|
|
char sub_state_name[MAX_NAME_LENGTH];
|
|
enum msm_vidc_domain_type domain;
|
|
enum msm_vidc_codec_type codec;
|
|
void *core;
|
|
struct kref kref;
|
|
u32 session_id;
|
|
u8 debug_str[24];
|
|
void *packet;
|
|
u32 packet_size;
|
|
struct v4l2_format fmts[MAX_PORT];
|
|
struct v4l2_ctrl_handler ctrl_handler;
|
|
struct v4l2_fh event_handler;
|
|
struct v4l2_m2m_dev *m2m_dev;
|
|
struct v4l2_m2m_ctx *m2m_ctx;
|
|
struct v4l2_ctrl **ctrls;
|
|
u32 num_ctrls;
|
|
enum hfi_rate_control hfi_rc_type;
|
|
enum hfi_layer_encoding_type hfi_layer_type;
|
|
bool request;
|
|
struct buf_queue bufq[MAX_PORT];
|
|
struct msm_vidc_rectangle crop;
|
|
struct msm_vidc_rectangle compose;
|
|
struct msm_vidc_power power;
|
|
struct vidc_bus_vote_data bus_data;
|
|
struct msm_memory_pool pool[MSM_MEM_POOL_MAX];
|
|
struct msm_vidc_buffers_info buffers;
|
|
struct msm_vidc_mappings_info mappings;
|
|
struct msm_vidc_allocations_info allocations;
|
|
struct msm_vidc_timestamps timestamps;
|
|
struct msm_vidc_timestamps ts_reorder; /* list of struct msm_vidc_timestamp */
|
|
bool subscribed_input_psc;
|
|
bool subscribed_output_psc;
|
|
bool subscribed_input_prop;
|
|
bool subscribed_output_prop;
|
|
struct msm_vidc_subscription_params subcr_params[MAX_PORT];
|
|
struct msm_vidc_hfi_frame_info hfi_frame_info;
|
|
struct msm_vidc_decode_batch decode_batch;
|
|
struct msm_vidc_decode_vpp_delay decode_vpp_delay;
|
|
struct msm_vidc_session_idle session_idle;
|
|
struct delayed_work stats_work;
|
|
struct work_struct stability_work;
|
|
struct msm_vidc_stability stability;
|
|
struct workqueue_struct *workq;
|
|
struct list_head enc_input_crs;
|
|
struct list_head dmabuf_tracker; /* list of struct msm_memory_dmabuf */
|
|
struct list_head input_timer_list; /* list of struct msm_vidc_input_timer */
|
|
struct list_head caps_list;
|
|
struct list_head children_list; /* struct msm_vidc_inst_cap_entry */
|
|
struct list_head firmware_list; /* struct msm_vidc_inst_cap_entry */
|
|
struct list_head pending_pkts; /* list of struct hfi_pending_packet */
|
|
struct list_head fence_list; /* list of struct msm_vidc_fence */
|
|
bool once_per_session_set;
|
|
bool ipsc_properties_set;
|
|
bool opsc_properties_set;
|
|
struct dentry *debugfs_root;
|
|
struct msm_vidc_debug debug;
|
|
struct debug_buf_count debug_count;
|
|
struct msm_vidc_statistics stats;
|
|
struct msm_vidc_inst_capability *capabilities;
|
|
struct completion completions[MAX_SIGNAL];
|
|
struct msm_vidc_fence_context fence_context;
|
|
bool active;
|
|
u64 last_qbuf_time_ns;
|
|
bool vb2q_init;
|
|
u32 max_input_data_size;
|
|
u32 dpb_list_payload[MAX_DPB_LIST_ARRAY_SIZE];
|
|
u32 max_map_output_count;
|
|
u32 auto_framerate;
|
|
u32 max_rate;
|
|
bool has_bframe;
|
|
bool ir_enabled;
|
|
u32 adjust_priority;
|
|
};
|
|
#endif // _MSM_VIDC_INST_H_
|