dp_catalog.c 68 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2017-2019, The Linux Foundation. All rights reserved.
  4. */
  5. #include <linux/delay.h>
  6. #include <linux/iopoll.h>
  7. #include "dp_catalog.h"
  8. #include "dp_reg.h"
  9. #include "dp_debug.h"
  10. #define DP_GET_MSB(x) (x >> 8)
  11. #define DP_GET_LSB(x) (x & 0xff)
  12. #define DP_PHY_READY BIT(1)
  13. #define dp_catalog_get_priv(x) ({ \
  14. struct dp_catalog *dp_catalog; \
  15. dp_catalog = container_of(x, struct dp_catalog, x); \
  16. container_of(dp_catalog, struct dp_catalog_private, \
  17. dp_catalog); \
  18. })
  19. #define DP_INTERRUPT_STATUS1 \
  20. (DP_INTR_AUX_I2C_DONE| \
  21. DP_INTR_WRONG_ADDR | DP_INTR_TIMEOUT | \
  22. DP_INTR_NACK_DEFER | DP_INTR_WRONG_DATA_CNT | \
  23. DP_INTR_I2C_NACK | DP_INTR_I2C_DEFER | \
  24. DP_INTR_PLL_UNLOCKED | DP_INTR_AUX_ERROR)
  25. #define DP_INTR_MASK1 (DP_INTERRUPT_STATUS1 << 2)
  26. #define DP_INTERRUPT_STATUS2 \
  27. (DP_INTR_READY_FOR_VIDEO | DP_INTR_IDLE_PATTERN_SENT | \
  28. DP_INTR_FRAME_END | DP_INTR_CRC_UPDATED)
  29. #define DP_INTR_MASK2 (DP_INTERRUPT_STATUS2 << 2)
  30. #define DP_INTERRUPT_STATUS5 \
  31. (DP_INTR_MST_DP0_VCPF_SENT | DP_INTR_MST_DP1_VCPF_SENT)
  32. #define DP_INTR_MASK5 (DP_INTERRUPT_STATUS5 << 2)
  33. #define dp_catalog_fill_io(x) { \
  34. catalog->io.x = parser->get_io(parser, #x); \
  35. }
  36. #define dp_catalog_fill_io_buf(x) { \
  37. parser->get_io_buf(parser, #x); \
  38. }
  39. #define dp_read(x) ({ \
  40. catalog->read(catalog, io_data, x); \
  41. })
  42. #define dp_write(x, y) ({ \
  43. catalog->write(catalog, io_data, x, y); \
  44. })
  45. static u8 const vm_pre_emphasis[4][4] = {
  46. {0x00, 0x0B, 0x12, 0xFF}, /* pe0, 0 db */
  47. {0x00, 0x0A, 0x12, 0xFF}, /* pe1, 3.5 db */
  48. {0x00, 0x0C, 0xFF, 0xFF}, /* pe2, 6.0 db */
  49. {0xFF, 0xFF, 0xFF, 0xFF} /* pe3, 9.5 db */
  50. };
  51. /* voltage swing, 0.2v and 1.0v are not support */
  52. static u8 const vm_voltage_swing[4][4] = {
  53. {0x07, 0x0F, 0x14, 0xFF}, /* sw0, 0.4v */
  54. {0x11, 0x1D, 0x1F, 0xFF}, /* sw1, 0.6 v */
  55. {0x18, 0x1F, 0xFF, 0xFF}, /* sw1, 0.8 v */
  56. {0xFF, 0xFF, 0xFF, 0xFF} /* sw1, 1.2 v, optional */
  57. };
  58. enum dp_flush_bit {
  59. DP_PPS_FLUSH,
  60. DP_DHDR_FLUSH,
  61. };
  62. /* audio related catalog functions */
  63. struct dp_catalog_private {
  64. struct device *dev;
  65. struct dp_catalog_io io;
  66. struct dp_parser *parser;
  67. u32 (*read)(struct dp_catalog_private *catalog,
  68. struct dp_io_data *io_data, u32 offset);
  69. void (*write)(struct dp_catalog_private *catlog,
  70. struct dp_io_data *io_data, u32 offset, u32 data);
  71. u32 (*audio_map)[DP_AUDIO_SDP_HEADER_MAX];
  72. struct dp_catalog dp_catalog;
  73. char exe_mode[SZ_4];
  74. };
  75. static u32 dp_read_sw(struct dp_catalog_private *catalog,
  76. struct dp_io_data *io_data, u32 offset)
  77. {
  78. u32 data = 0;
  79. if (io_data->buf)
  80. memcpy(&data, io_data->buf + offset, sizeof(offset));
  81. return data;
  82. }
  83. static void dp_write_sw(struct dp_catalog_private *catalog,
  84. struct dp_io_data *io_data, u32 offset, u32 data)
  85. {
  86. if (io_data->buf)
  87. memcpy(io_data->buf + offset, &data, sizeof(data));
  88. }
  89. static u32 dp_read_hw(struct dp_catalog_private *catalog,
  90. struct dp_io_data *io_data, u32 offset)
  91. {
  92. u32 data = 0;
  93. data = readl_relaxed(io_data->io.base + offset);
  94. return data;
  95. }
  96. static void dp_write_hw(struct dp_catalog_private *catalog,
  97. struct dp_io_data *io_data, u32 offset, u32 data)
  98. {
  99. writel_relaxed(data, io_data->io.base + offset);
  100. }
  101. static u32 dp_read_sub_sw(struct dp_catalog *dp_catalog,
  102. struct dp_io_data *io_data, u32 offset)
  103. {
  104. struct dp_catalog_private *catalog = container_of(dp_catalog,
  105. struct dp_catalog_private, dp_catalog);
  106. return dp_read_sw(catalog, io_data, offset);
  107. }
  108. static void dp_write_sub_sw(struct dp_catalog *dp_catalog,
  109. struct dp_io_data *io_data, u32 offset, u32 data)
  110. {
  111. struct dp_catalog_private *catalog = container_of(dp_catalog,
  112. struct dp_catalog_private, dp_catalog);
  113. dp_write_sw(catalog, io_data, offset, data);
  114. }
  115. static u32 dp_read_sub_hw(struct dp_catalog *dp_catalog,
  116. struct dp_io_data *io_data, u32 offset)
  117. {
  118. struct dp_catalog_private *catalog = container_of(dp_catalog,
  119. struct dp_catalog_private, dp_catalog);
  120. return dp_read_hw(catalog, io_data, offset);
  121. }
  122. static void dp_write_sub_hw(struct dp_catalog *dp_catalog,
  123. struct dp_io_data *io_data, u32 offset, u32 data)
  124. {
  125. struct dp_catalog_private *catalog = container_of(dp_catalog,
  126. struct dp_catalog_private, dp_catalog);
  127. dp_write_hw(catalog, io_data, offset, data);
  128. }
  129. /* aux related catalog functions */
  130. static u32 dp_catalog_aux_read_data(struct dp_catalog_aux *aux)
  131. {
  132. struct dp_catalog_private *catalog;
  133. struct dp_io_data *io_data;
  134. if (!aux) {
  135. DP_ERR("invalid input\n");
  136. goto end;
  137. }
  138. catalog = dp_catalog_get_priv(aux);
  139. io_data = catalog->io.dp_aux;
  140. return dp_read(DP_AUX_DATA);
  141. end:
  142. return 0;
  143. }
  144. static int dp_catalog_aux_write_data(struct dp_catalog_aux *aux)
  145. {
  146. int rc = 0;
  147. struct dp_catalog_private *catalog;
  148. struct dp_io_data *io_data;
  149. if (!aux) {
  150. DP_ERR("invalid input\n");
  151. rc = -EINVAL;
  152. goto end;
  153. }
  154. catalog = dp_catalog_get_priv(aux);
  155. io_data = catalog->io.dp_aux;
  156. dp_write(DP_AUX_DATA, aux->data);
  157. end:
  158. return rc;
  159. }
  160. static int dp_catalog_aux_write_trans(struct dp_catalog_aux *aux)
  161. {
  162. int rc = 0;
  163. struct dp_catalog_private *catalog;
  164. struct dp_io_data *io_data;
  165. if (!aux) {
  166. DP_ERR("invalid input\n");
  167. rc = -EINVAL;
  168. goto end;
  169. }
  170. catalog = dp_catalog_get_priv(aux);
  171. io_data = catalog->io.dp_aux;
  172. dp_write(DP_AUX_TRANS_CTRL, aux->data);
  173. end:
  174. return rc;
  175. }
  176. static int dp_catalog_aux_clear_trans(struct dp_catalog_aux *aux, bool read)
  177. {
  178. int rc = 0;
  179. u32 data = 0;
  180. struct dp_catalog_private *catalog;
  181. struct dp_io_data *io_data;
  182. if (!aux) {
  183. DP_ERR("invalid input\n");
  184. rc = -EINVAL;
  185. goto end;
  186. }
  187. catalog = dp_catalog_get_priv(aux);
  188. io_data = catalog->io.dp_aux;
  189. if (read) {
  190. data = dp_read(DP_AUX_TRANS_CTRL);
  191. data &= ~BIT(9);
  192. dp_write(DP_AUX_TRANS_CTRL, data);
  193. } else {
  194. dp_write(DP_AUX_TRANS_CTRL, 0);
  195. }
  196. end:
  197. return rc;
  198. }
  199. static void dp_catalog_aux_clear_hw_interrupts(struct dp_catalog_aux *aux)
  200. {
  201. struct dp_catalog_private *catalog;
  202. struct dp_io_data *io_data;
  203. u32 data = 0;
  204. if (!aux) {
  205. DP_ERR("invalid input\n");
  206. return;
  207. }
  208. catalog = dp_catalog_get_priv(aux);
  209. io_data = catalog->io.dp_phy;
  210. data = dp_read(DP_PHY_AUX_INTERRUPT_STATUS);
  211. dp_write(DP_PHY_AUX_INTERRUPT_CLEAR, 0x1f);
  212. wmb(); /* make sure 0x1f is written before next write */
  213. dp_write(DP_PHY_AUX_INTERRUPT_CLEAR, 0x9f);
  214. wmb(); /* make sure 0x9f is written before next write */
  215. dp_write(DP_PHY_AUX_INTERRUPT_CLEAR, 0);
  216. wmb(); /* make sure register is cleared */
  217. }
  218. static void dp_catalog_aux_reset(struct dp_catalog_aux *aux)
  219. {
  220. u32 aux_ctrl;
  221. struct dp_catalog_private *catalog;
  222. struct dp_io_data *io_data;
  223. if (!aux) {
  224. DP_ERR("invalid input\n");
  225. return;
  226. }
  227. catalog = dp_catalog_get_priv(aux);
  228. io_data = catalog->io.dp_aux;
  229. aux_ctrl = dp_read(DP_AUX_CTRL);
  230. aux_ctrl |= BIT(1);
  231. dp_write(DP_AUX_CTRL, aux_ctrl);
  232. usleep_range(1000, 1010); /* h/w recommended delay */
  233. aux_ctrl &= ~BIT(1);
  234. dp_write(DP_AUX_CTRL, aux_ctrl);
  235. wmb(); /* make sure AUX reset is done here */
  236. }
  237. static void dp_catalog_aux_enable(struct dp_catalog_aux *aux, bool enable)
  238. {
  239. u32 aux_ctrl;
  240. struct dp_catalog_private *catalog;
  241. struct dp_io_data *io_data;
  242. if (!aux) {
  243. DP_ERR("invalid input\n");
  244. return;
  245. }
  246. catalog = dp_catalog_get_priv(aux);
  247. io_data = catalog->io.dp_aux;
  248. aux_ctrl = dp_read(DP_AUX_CTRL);
  249. if (enable) {
  250. aux_ctrl |= BIT(0);
  251. dp_write(DP_AUX_CTRL, aux_ctrl);
  252. wmb(); /* make sure AUX module is enabled */
  253. dp_write(DP_TIMEOUT_COUNT, 0xffff);
  254. dp_write(DP_AUX_LIMITS, 0xffff);
  255. } else {
  256. aux_ctrl &= ~BIT(0);
  257. dp_write(DP_AUX_CTRL, aux_ctrl);
  258. }
  259. }
  260. static void dp_catalog_aux_update_cfg(struct dp_catalog_aux *aux,
  261. struct dp_aux_cfg *cfg, enum dp_phy_aux_config_type type)
  262. {
  263. struct dp_catalog_private *catalog;
  264. u32 new_index = 0, current_index = 0;
  265. struct dp_io_data *io_data;
  266. if (!aux || !cfg || (type >= PHY_AUX_CFG_MAX)) {
  267. DP_ERR("invalid input\n");
  268. return;
  269. }
  270. catalog = dp_catalog_get_priv(aux);
  271. io_data = catalog->io.dp_phy;
  272. current_index = cfg[type].current_index;
  273. new_index = (current_index + 1) % cfg[type].cfg_cnt;
  274. DP_DEBUG("Updating %s from 0x%08x to 0x%08x\n",
  275. dp_phy_aux_config_type_to_string(type),
  276. cfg[type].lut[current_index], cfg[type].lut[new_index]);
  277. dp_write(cfg[type].offset, cfg[type].lut[new_index]);
  278. cfg[type].current_index = new_index;
  279. }
  280. static void dp_catalog_aux_setup(struct dp_catalog_aux *aux,
  281. struct dp_aux_cfg *cfg)
  282. {
  283. struct dp_catalog_private *catalog;
  284. struct dp_io_data *io_data;
  285. int i = 0;
  286. if (!aux || !cfg) {
  287. DP_ERR("invalid input\n");
  288. return;
  289. }
  290. catalog = dp_catalog_get_priv(aux);
  291. io_data = catalog->io.dp_phy;
  292. dp_write(DP_PHY_PD_CTL, 0x65);
  293. wmb(); /* make sure PD programming happened */
  294. /* Turn on BIAS current for PHY/PLL */
  295. io_data = catalog->io.dp_pll;
  296. dp_write(QSERDES_COM_BIAS_EN_CLKBUFLR_EN, 0x1b);
  297. io_data = catalog->io.dp_phy;
  298. dp_write(DP_PHY_PD_CTL, 0x02);
  299. wmb(); /* make sure PD programming happened */
  300. dp_write(DP_PHY_PD_CTL, 0x7d);
  301. /* Turn on BIAS current for PHY/PLL */
  302. io_data = catalog->io.dp_pll;
  303. dp_write(QSERDES_COM_BIAS_EN_CLKBUFLR_EN, 0x3f);
  304. /* DP AUX CFG register programming */
  305. io_data = catalog->io.dp_phy;
  306. for (i = 0; i < PHY_AUX_CFG_MAX; i++)
  307. dp_write(cfg[i].offset, cfg[i].lut[cfg[i].current_index]);
  308. dp_write(DP_PHY_AUX_INTERRUPT_MASK, 0x1F);
  309. wmb(); /* make sure AUX configuration is done before enabling it */
  310. }
  311. static void dp_catalog_aux_get_irq(struct dp_catalog_aux *aux, bool cmd_busy)
  312. {
  313. u32 ack;
  314. struct dp_catalog_private *catalog;
  315. struct dp_io_data *io_data;
  316. if (!aux) {
  317. DP_ERR("invalid input\n");
  318. return;
  319. }
  320. catalog = dp_catalog_get_priv(aux);
  321. io_data = catalog->io.dp_ahb;
  322. aux->isr = dp_read(DP_INTR_STATUS);
  323. aux->isr &= ~DP_INTR_MASK1;
  324. ack = aux->isr & DP_INTERRUPT_STATUS1;
  325. ack <<= 1;
  326. ack |= DP_INTR_MASK1;
  327. dp_write(DP_INTR_STATUS, ack);
  328. }
  329. static bool dp_catalog_ctrl_wait_for_phy_ready(
  330. struct dp_catalog_private *catalog)
  331. {
  332. u32 reg = DP_PHY_STATUS, state;
  333. void __iomem *base = catalog->io.dp_phy->io.base;
  334. bool success = true;
  335. u32 const poll_sleep_us = 500;
  336. u32 const pll_timeout_us = 10000;
  337. if (readl_poll_timeout_atomic((base + reg), state,
  338. ((state & DP_PHY_READY) > 0),
  339. poll_sleep_us, pll_timeout_us)) {
  340. DP_ERR("PHY status failed, status=%x\n", state);
  341. success = false;
  342. }
  343. return success;
  344. }
  345. /* controller related catalog functions */
  346. static int dp_catalog_ctrl_late_phy_init(struct dp_catalog_ctrl *ctrl,
  347. u8 lane_cnt, bool flipped)
  348. {
  349. int rc = 0;
  350. u32 bias0_en, drvr0_en, bias1_en, drvr1_en;
  351. struct dp_catalog_private *catalog;
  352. struct dp_io_data *io_data;
  353. if (!ctrl) {
  354. DP_ERR("invalid input\n");
  355. return -EINVAL;
  356. }
  357. catalog = dp_catalog_get_priv(ctrl);
  358. switch (lane_cnt) {
  359. case 1:
  360. drvr0_en = flipped ? 0x13 : 0x10;
  361. bias0_en = flipped ? 0x3E : 0x15;
  362. drvr1_en = flipped ? 0x10 : 0x13;
  363. bias1_en = flipped ? 0x15 : 0x3E;
  364. break;
  365. case 2:
  366. drvr0_en = flipped ? 0x10 : 0x10;
  367. bias0_en = flipped ? 0x3F : 0x15;
  368. drvr1_en = flipped ? 0x10 : 0x10;
  369. bias1_en = flipped ? 0x15 : 0x3F;
  370. break;
  371. case 4:
  372. default:
  373. drvr0_en = 0x10;
  374. bias0_en = 0x3F;
  375. drvr1_en = 0x10;
  376. bias1_en = 0x3F;
  377. break;
  378. }
  379. io_data = catalog->io.dp_ln_tx0;
  380. dp_write(TXn_HIGHZ_DRVR_EN_V420, drvr0_en);
  381. dp_write(TXn_TRANSCEIVER_BIAS_EN_V420, bias0_en);
  382. io_data = catalog->io.dp_ln_tx1;
  383. dp_write(TXn_HIGHZ_DRVR_EN_V420, drvr1_en);
  384. dp_write(TXn_TRANSCEIVER_BIAS_EN_V420, bias1_en);
  385. io_data = catalog->io.dp_phy;
  386. dp_write(DP_PHY_CFG, 0x18);
  387. /* add hardware recommended delay */
  388. udelay(2000);
  389. dp_write(DP_PHY_CFG, 0x19);
  390. /*
  391. * Make sure all the register writes are completed before
  392. * doing any other operation
  393. */
  394. wmb();
  395. if (!dp_catalog_ctrl_wait_for_phy_ready(catalog)) {
  396. rc = -EINVAL;
  397. goto lock_err;
  398. }
  399. io_data = catalog->io.dp_ln_tx0;
  400. dp_write(TXn_TX_POL_INV_V420, 0x0a);
  401. io_data = catalog->io.dp_ln_tx1;
  402. dp_write(TXn_TX_POL_INV_V420, 0x0a);
  403. io_data = catalog->io.dp_ln_tx0;
  404. dp_write(TXn_TX_DRV_LVL_V420, 0x27);
  405. io_data = catalog->io.dp_ln_tx1;
  406. dp_write(TXn_TX_DRV_LVL_V420, 0x27);
  407. io_data = catalog->io.dp_ln_tx0;
  408. dp_write(TXn_TX_EMP_POST1_LVL, 0x20);
  409. io_data = catalog->io.dp_ln_tx1;
  410. dp_write(TXn_TX_EMP_POST1_LVL, 0x20);
  411. /* Make sure the PHY register writes are done */
  412. wmb();
  413. lock_err:
  414. return rc;
  415. }
  416. static u32 dp_catalog_ctrl_read_hdcp_status(struct dp_catalog_ctrl *ctrl)
  417. {
  418. struct dp_catalog_private *catalog;
  419. struct dp_io_data *io_data;
  420. if (!ctrl) {
  421. DP_ERR("invalid input\n");
  422. return -EINVAL;
  423. }
  424. catalog = dp_catalog_get_priv(ctrl);
  425. io_data = catalog->io.dp_ahb;
  426. return dp_read(DP_HDCP_STATUS);
  427. }
  428. static void dp_catalog_panel_sdp_update(struct dp_catalog_panel *panel)
  429. {
  430. struct dp_catalog_private *catalog;
  431. struct dp_io_data *io_data;
  432. u32 sdp_cfg3_off = 0;
  433. if (panel->stream_id >= DP_STREAM_MAX) {
  434. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  435. return;
  436. }
  437. if (panel->stream_id == DP_STREAM_1)
  438. sdp_cfg3_off = MMSS_DP1_SDP_CFG3 - MMSS_DP_SDP_CFG3;
  439. catalog = dp_catalog_get_priv(panel);
  440. io_data = catalog->io.dp_link;
  441. dp_write(MMSS_DP_SDP_CFG3 + sdp_cfg3_off, 0x01);
  442. dp_write(MMSS_DP_SDP_CFG3 + sdp_cfg3_off, 0x00);
  443. }
  444. static void dp_catalog_panel_setup_vsif_infoframe_sdp(
  445. struct dp_catalog_panel *panel)
  446. {
  447. struct dp_catalog_private *catalog;
  448. struct drm_msm_ext_hdr_metadata *hdr;
  449. struct dp_io_data *io_data;
  450. u32 header, parity, data, mst_offset = 0;
  451. u8 buf[SZ_64], off = 0;
  452. if (panel->stream_id >= DP_STREAM_MAX) {
  453. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  454. return;
  455. }
  456. if (panel->stream_id == DP_STREAM_1)
  457. mst_offset = MMSS_DP1_VSCEXT_0 - MMSS_DP_VSCEXT_0;
  458. catalog = dp_catalog_get_priv(panel);
  459. hdr = &panel->hdr_meta;
  460. io_data = catalog->io.dp_link;
  461. /* HEADER BYTE 1 */
  462. header = panel->dhdr_vsif_sdp.HB1;
  463. parity = dp_header_get_parity(header);
  464. data = ((header << HEADER_BYTE_1_BIT)
  465. | (parity << PARITY_BYTE_1_BIT));
  466. dp_write(MMSS_DP_VSCEXT_0 + mst_offset, data);
  467. memcpy(buf + off, &data, sizeof(data));
  468. off += sizeof(data);
  469. /* HEADER BYTE 2 */
  470. header = panel->dhdr_vsif_sdp.HB2;
  471. parity = dp_header_get_parity(header);
  472. data = ((header << HEADER_BYTE_2_BIT)
  473. | (parity << PARITY_BYTE_2_BIT));
  474. dp_write(MMSS_DP_VSCEXT_1 + mst_offset, data);
  475. /* HEADER BYTE 3 */
  476. header = panel->dhdr_vsif_sdp.HB3;
  477. parity = dp_header_get_parity(header);
  478. data = ((header << HEADER_BYTE_3_BIT)
  479. | (parity << PARITY_BYTE_3_BIT));
  480. data |= dp_read(MMSS_DP_VSCEXT_1 + mst_offset);
  481. dp_write(MMSS_DP_VSCEXT_1 + mst_offset, data);
  482. memcpy(buf + off, &data, sizeof(data));
  483. off += sizeof(data);
  484. print_hex_dump(KERN_DEBUG, "[drm-dp] VSCEXT: ",
  485. DUMP_PREFIX_NONE, 16, 4, buf, off, false);
  486. }
  487. static void dp_catalog_panel_setup_hdr_infoframe_sdp(
  488. struct dp_catalog_panel *panel)
  489. {
  490. struct dp_catalog_private *catalog;
  491. struct drm_msm_ext_hdr_metadata *hdr;
  492. struct dp_io_data *io_data;
  493. u32 header, parity, data, mst_offset = 0;
  494. u8 buf[SZ_64], off = 0;
  495. u32 const version = 0x01;
  496. u32 const length = 0x1a;
  497. if (panel->stream_id >= DP_STREAM_MAX) {
  498. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  499. return;
  500. }
  501. if (panel->stream_id == DP_STREAM_1)
  502. mst_offset = MMSS_DP1_GENERIC2_0 - MMSS_DP_GENERIC2_0;
  503. catalog = dp_catalog_get_priv(panel);
  504. hdr = &panel->hdr_meta;
  505. io_data = catalog->io.dp_link;
  506. /* HEADER BYTE 1 */
  507. header = panel->shdr_if_sdp.HB1;
  508. parity = dp_header_get_parity(header);
  509. data = ((header << HEADER_BYTE_1_BIT)
  510. | (parity << PARITY_BYTE_1_BIT));
  511. dp_write(MMSS_DP_GENERIC2_0 + mst_offset,
  512. data);
  513. memcpy(buf + off, &data, sizeof(data));
  514. off += sizeof(data);
  515. /* HEADER BYTE 2 */
  516. header = panel->shdr_if_sdp.HB2;
  517. parity = dp_header_get_parity(header);
  518. data = ((header << HEADER_BYTE_2_BIT)
  519. | (parity << PARITY_BYTE_2_BIT));
  520. dp_write(MMSS_DP_GENERIC2_1 + mst_offset, data);
  521. /* HEADER BYTE 3 */
  522. header = panel->shdr_if_sdp.HB3;
  523. parity = dp_header_get_parity(header);
  524. data = ((header << HEADER_BYTE_3_BIT)
  525. | (parity << PARITY_BYTE_3_BIT));
  526. data |= dp_read(MMSS_DP_VSCEXT_1 + mst_offset);
  527. dp_write(MMSS_DP_GENERIC2_1 + mst_offset,
  528. data);
  529. memcpy(buf + off, &data, sizeof(data));
  530. off += sizeof(data);
  531. data = version;
  532. data |= length << 8;
  533. data |= hdr->eotf << 16;
  534. dp_write(MMSS_DP_GENERIC2_2 + mst_offset, data);
  535. memcpy(buf + off, &data, sizeof(data));
  536. off += sizeof(data);
  537. data = (DP_GET_LSB(hdr->display_primaries_x[0]) |
  538. (DP_GET_MSB(hdr->display_primaries_x[0]) << 8) |
  539. (DP_GET_LSB(hdr->display_primaries_y[0]) << 16) |
  540. (DP_GET_MSB(hdr->display_primaries_y[0]) << 24));
  541. dp_write(MMSS_DP_GENERIC2_3 + mst_offset, data);
  542. memcpy(buf + off, &data, sizeof(data));
  543. off += sizeof(data);
  544. data = (DP_GET_LSB(hdr->display_primaries_x[1]) |
  545. (DP_GET_MSB(hdr->display_primaries_x[1]) << 8) |
  546. (DP_GET_LSB(hdr->display_primaries_y[1]) << 16) |
  547. (DP_GET_MSB(hdr->display_primaries_y[1]) << 24));
  548. dp_write(MMSS_DP_GENERIC2_4 + mst_offset, data);
  549. memcpy(buf + off, &data, sizeof(data));
  550. off += sizeof(data);
  551. data = (DP_GET_LSB(hdr->display_primaries_x[2]) |
  552. (DP_GET_MSB(hdr->display_primaries_x[2]) << 8) |
  553. (DP_GET_LSB(hdr->display_primaries_y[2]) << 16) |
  554. (DP_GET_MSB(hdr->display_primaries_y[2]) << 24));
  555. dp_write(MMSS_DP_GENERIC2_5 + mst_offset, data);
  556. memcpy(buf + off, &data, sizeof(data));
  557. off += sizeof(data);
  558. data = (DP_GET_LSB(hdr->white_point_x) |
  559. (DP_GET_MSB(hdr->white_point_x) << 8) |
  560. (DP_GET_LSB(hdr->white_point_y) << 16) |
  561. (DP_GET_MSB(hdr->white_point_y) << 24));
  562. dp_write(MMSS_DP_GENERIC2_6 + mst_offset, data);
  563. memcpy(buf + off, &data, sizeof(data));
  564. off += sizeof(data);
  565. data = (DP_GET_LSB(hdr->max_luminance) |
  566. (DP_GET_MSB(hdr->max_luminance) << 8) |
  567. (DP_GET_LSB(hdr->min_luminance) << 16) |
  568. (DP_GET_MSB(hdr->min_luminance) << 24));
  569. dp_write(MMSS_DP_GENERIC2_7 + mst_offset, data);
  570. memcpy(buf + off, &data, sizeof(data));
  571. off += sizeof(data);
  572. data = (DP_GET_LSB(hdr->max_content_light_level) |
  573. (DP_GET_MSB(hdr->max_content_light_level) << 8) |
  574. (DP_GET_LSB(hdr->max_average_light_level) << 16) |
  575. (DP_GET_MSB(hdr->max_average_light_level) << 24));
  576. dp_write(MMSS_DP_GENERIC2_8 + mst_offset, data);
  577. memcpy(buf + off, &data, sizeof(data));
  578. off += sizeof(data);
  579. data = 0;
  580. dp_write(MMSS_DP_GENERIC2_9 + mst_offset, data);
  581. memcpy(buf + off, &data, sizeof(data));
  582. off += sizeof(data);
  583. print_hex_dump(KERN_DEBUG, "[drm-dp] HDR: ",
  584. DUMP_PREFIX_NONE, 16, 4, buf, off, false);
  585. }
  586. static void dp_catalog_panel_setup_vsc_sdp(struct dp_catalog_panel *panel)
  587. {
  588. struct dp_catalog_private *catalog;
  589. struct dp_io_data *io_data;
  590. u32 header, parity, data, mst_offset = 0;
  591. u8 off = 0;
  592. u8 buf[SZ_128];
  593. if (!panel) {
  594. DP_ERR("invalid input\n");
  595. return;
  596. }
  597. if (panel->stream_id >= DP_STREAM_MAX) {
  598. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  599. return;
  600. }
  601. if (panel->stream_id == DP_STREAM_1)
  602. mst_offset = MMSS_DP1_GENERIC0_0 - MMSS_DP_GENERIC0_0;
  603. catalog = dp_catalog_get_priv(panel);
  604. io_data = catalog->io.dp_link;
  605. /* HEADER BYTE 1 */
  606. header = panel->vsc_colorimetry.header.HB1;
  607. parity = dp_header_get_parity(header);
  608. data = ((header << HEADER_BYTE_1_BIT)
  609. | (parity << PARITY_BYTE_1_BIT));
  610. dp_write(MMSS_DP_GENERIC0_0 + mst_offset, data);
  611. memcpy(buf + off, &data, sizeof(data));
  612. off += sizeof(data);
  613. /* HEADER BYTE 2 */
  614. header = panel->vsc_colorimetry.header.HB2;
  615. parity = dp_header_get_parity(header);
  616. data = ((header << HEADER_BYTE_2_BIT)
  617. | (parity << PARITY_BYTE_2_BIT));
  618. dp_write(MMSS_DP_GENERIC0_1 + mst_offset, data);
  619. /* HEADER BYTE 3 */
  620. header = panel->vsc_colorimetry.header.HB3;
  621. parity = dp_header_get_parity(header);
  622. data = ((header << HEADER_BYTE_3_BIT)
  623. | (parity << PARITY_BYTE_3_BIT));
  624. data |= dp_read(MMSS_DP_GENERIC0_1 + mst_offset);
  625. dp_write(MMSS_DP_GENERIC0_1 + mst_offset, data);
  626. memcpy(buf + off, &data, sizeof(data));
  627. off += sizeof(data);
  628. data = 0;
  629. dp_write(MMSS_DP_GENERIC0_2 + mst_offset, data);
  630. memcpy(buf + off, &data, sizeof(data));
  631. off += sizeof(data);
  632. dp_write(MMSS_DP_GENERIC0_3 + mst_offset, data);
  633. memcpy(buf + off, &data, sizeof(data));
  634. off += sizeof(data);
  635. dp_write(MMSS_DP_GENERIC0_4 + mst_offset, data);
  636. memcpy(buf + off, &data, sizeof(data));
  637. off += sizeof(data);
  638. dp_write(MMSS_DP_GENERIC0_5 + mst_offset, data);
  639. memcpy(buf + off, &data, sizeof(data));
  640. off += sizeof(data);
  641. data = (panel->vsc_colorimetry.data[16] & 0xFF) |
  642. ((panel->vsc_colorimetry.data[17] & 0xFF) << 8) |
  643. ((panel->vsc_colorimetry.data[18] & 0x7) << 16);
  644. dp_write(MMSS_DP_GENERIC0_6 + mst_offset, data);
  645. memcpy(buf + off, &data, sizeof(data));
  646. off += sizeof(data);
  647. data = 0;
  648. dp_write(MMSS_DP_GENERIC0_7 + mst_offset, data);
  649. memcpy(buf + off, &data, sizeof(data));
  650. off += sizeof(data);
  651. dp_write(MMSS_DP_GENERIC0_8 + mst_offset, data);
  652. memcpy(buf + off, &data, sizeof(data));
  653. off += sizeof(data);
  654. dp_write(MMSS_DP_GENERIC0_9 + mst_offset, data);
  655. memcpy(buf + off, &data, sizeof(data));
  656. off += sizeof(data);
  657. print_hex_dump(KERN_DEBUG, "[drm-dp] VSC: ",
  658. DUMP_PREFIX_NONE, 16, 4, buf, off, false);
  659. }
  660. static void dp_catalog_panel_config_sdp(struct dp_catalog_panel *panel,
  661. bool en)
  662. {
  663. struct dp_catalog_private *catalog;
  664. struct dp_io_data *io_data;
  665. u32 cfg, cfg2;
  666. u32 sdp_cfg_off = 0;
  667. u32 sdp_cfg2_off = 0;
  668. if (panel->stream_id >= DP_STREAM_MAX) {
  669. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  670. return;
  671. }
  672. catalog = dp_catalog_get_priv(panel);
  673. io_data = catalog->io.dp_link;
  674. if (panel->stream_id == DP_STREAM_1) {
  675. sdp_cfg_off = MMSS_DP1_SDP_CFG - MMSS_DP_SDP_CFG;
  676. sdp_cfg2_off = MMSS_DP1_SDP_CFG2 - MMSS_DP_SDP_CFG2;
  677. }
  678. cfg = dp_read(MMSS_DP_SDP_CFG + sdp_cfg_off);
  679. cfg2 = dp_read(MMSS_DP_SDP_CFG2 + sdp_cfg2_off);
  680. if (en) {
  681. /* GEN0_SDP_EN */
  682. cfg |= BIT(17);
  683. dp_write(MMSS_DP_SDP_CFG + sdp_cfg_off, cfg);
  684. /* GENERIC0_SDPSIZE */
  685. cfg2 |= BIT(16);
  686. dp_write(MMSS_DP_SDP_CFG2 + sdp_cfg2_off, cfg2);
  687. /* setup the GENERIC0 in case of en = true */
  688. dp_catalog_panel_setup_vsc_sdp(panel);
  689. } else {
  690. /* GEN0_SDP_EN */
  691. cfg &= ~BIT(17);
  692. dp_write(MMSS_DP_SDP_CFG + sdp_cfg_off, cfg);
  693. /* GENERIC0_SDPSIZE */
  694. cfg2 &= ~BIT(16);
  695. dp_write(MMSS_DP_SDP_CFG2 + sdp_cfg2_off, cfg2);
  696. }
  697. dp_catalog_panel_sdp_update(panel);
  698. }
  699. static void dp_catalog_panel_config_misc(struct dp_catalog_panel *panel)
  700. {
  701. struct dp_catalog_private *catalog;
  702. struct dp_io_data *io_data;
  703. u32 reg_offset = 0;
  704. if (!panel) {
  705. DP_ERR("invalid input\n");
  706. return;
  707. }
  708. if (panel->stream_id >= DP_STREAM_MAX) {
  709. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  710. return;
  711. }
  712. catalog = dp_catalog_get_priv(panel);
  713. io_data = catalog->io.dp_link;
  714. if (panel->stream_id == DP_STREAM_1)
  715. reg_offset = DP1_MISC1_MISC0 - DP_MISC1_MISC0;
  716. DP_DEBUG("misc settings = 0x%x\n", panel->misc_val);
  717. dp_write(DP_MISC1_MISC0 + reg_offset, panel->misc_val);
  718. }
  719. static int dp_catalog_panel_set_colorspace(struct dp_catalog_panel *panel,
  720. bool vsc_supported)
  721. {
  722. struct dp_catalog_private *catalog;
  723. struct dp_io_data *io_data;
  724. if (!panel) {
  725. DP_ERR("invalid input\n");
  726. return -EINVAL;
  727. }
  728. if (panel->stream_id >= DP_STREAM_MAX) {
  729. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  730. return -EINVAL;
  731. }
  732. catalog = dp_catalog_get_priv(panel);
  733. io_data = catalog->io.dp_link;
  734. if (vsc_supported) {
  735. dp_catalog_panel_setup_vsc_sdp(panel);
  736. dp_catalog_panel_sdp_update(panel);
  737. } else
  738. dp_catalog_panel_config_misc(panel);
  739. return 0;
  740. }
  741. static void dp_catalog_panel_config_hdr(struct dp_catalog_panel *panel, bool en,
  742. u32 dhdr_max_pkts, bool flush)
  743. {
  744. struct dp_catalog_private *catalog;
  745. struct dp_io_data *io_data;
  746. u32 cfg, cfg2, cfg4, misc;
  747. u32 sdp_cfg_off = 0;
  748. u32 sdp_cfg2_off = 0;
  749. u32 sdp_cfg4_off = 0;
  750. u32 misc1_misc0_off = 0;
  751. if (!panel) {
  752. DP_ERR("invalid input\n");
  753. return;
  754. }
  755. if (panel->stream_id >= DP_STREAM_MAX) {
  756. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  757. return;
  758. }
  759. catalog = dp_catalog_get_priv(panel);
  760. io_data = catalog->io.dp_link;
  761. if (panel->stream_id == DP_STREAM_1) {
  762. sdp_cfg_off = MMSS_DP1_SDP_CFG - MMSS_DP_SDP_CFG;
  763. sdp_cfg2_off = MMSS_DP1_SDP_CFG2 - MMSS_DP_SDP_CFG2;
  764. sdp_cfg4_off = MMSS_DP1_SDP_CFG4 - MMSS_DP_SDP_CFG4;
  765. misc1_misc0_off = DP1_MISC1_MISC0 - DP_MISC1_MISC0;
  766. }
  767. cfg = dp_read(MMSS_DP_SDP_CFG + sdp_cfg_off);
  768. cfg2 = dp_read(MMSS_DP_SDP_CFG2 + sdp_cfg2_off);
  769. misc = dp_read(DP_MISC1_MISC0 + misc1_misc0_off);
  770. if (en) {
  771. if (dhdr_max_pkts) {
  772. /* VSCEXT_SDP_EN */
  773. cfg |= BIT(16);
  774. /* DHDR_EN, DHDR_PACKET_LIMIT */
  775. cfg4 = (dhdr_max_pkts << 1) | BIT(0);
  776. dp_write(MMSS_DP_SDP_CFG4 + sdp_cfg4_off, cfg4);
  777. dp_catalog_panel_setup_vsif_infoframe_sdp(panel);
  778. }
  779. /* GEN2_SDP_EN */
  780. cfg |= BIT(19);
  781. dp_write(MMSS_DP_SDP_CFG + sdp_cfg_off, cfg);
  782. /* GENERIC2_SDPSIZE */
  783. cfg2 |= BIT(20);
  784. dp_write(MMSS_DP_SDP_CFG2 + sdp_cfg2_off, cfg2);
  785. dp_catalog_panel_setup_hdr_infoframe_sdp(panel);
  786. if (panel->hdr_meta.eotf)
  787. DP_DEBUG("Enabled\n");
  788. else
  789. DP_DEBUG("Reset\n");
  790. } else {
  791. /* VSCEXT_SDP_ENG */
  792. cfg &= ~BIT(16) & ~BIT(19);
  793. dp_write(MMSS_DP_SDP_CFG + sdp_cfg_off, cfg);
  794. /* GENERIC0_SDPSIZE GENERIC2_SDPSIZE */
  795. cfg2 &= ~BIT(20);
  796. dp_write(MMSS_DP_SDP_CFG2 + sdp_cfg2_off, cfg2);
  797. /* DHDR_EN, DHDR_PACKET_LIMIT */
  798. cfg4 = 0;
  799. dp_write(MMSS_DP_SDP_CFG4 + sdp_cfg4_off, cfg4);
  800. DP_DEBUG("Disabled\n");
  801. }
  802. if (flush) {
  803. DP_DEBUG("flushing HDR metadata\n");
  804. dp_catalog_panel_sdp_update(panel);
  805. }
  806. }
  807. static void dp_catalog_panel_update_transfer_unit(
  808. struct dp_catalog_panel *panel)
  809. {
  810. struct dp_catalog_private *catalog;
  811. struct dp_io_data *io_data;
  812. if (!panel || panel->stream_id >= DP_STREAM_MAX) {
  813. DP_ERR("invalid input\n");
  814. return;
  815. }
  816. catalog = dp_catalog_get_priv(panel);
  817. io_data = catalog->io.dp_link;
  818. dp_write(DP_VALID_BOUNDARY, panel->valid_boundary);
  819. dp_write(DP_TU, panel->dp_tu);
  820. dp_write(DP_VALID_BOUNDARY_2, panel->valid_boundary2);
  821. }
  822. static void dp_catalog_ctrl_state_ctrl(struct dp_catalog_ctrl *ctrl, u32 state)
  823. {
  824. struct dp_catalog_private *catalog;
  825. struct dp_io_data *io_data;
  826. if (!ctrl) {
  827. DP_ERR("invalid input\n");
  828. return;
  829. }
  830. catalog = dp_catalog_get_priv(ctrl);
  831. io_data = catalog->io.dp_link;
  832. dp_write(DP_STATE_CTRL, state);
  833. /* make sure to change the hw state */
  834. wmb();
  835. }
  836. static void dp_catalog_ctrl_config_ctrl(struct dp_catalog_ctrl *ctrl, u8 ln_cnt)
  837. {
  838. struct dp_catalog_private *catalog;
  839. struct dp_io_data *io_data;
  840. u32 cfg;
  841. if (!ctrl) {
  842. DP_ERR("invalid input\n");
  843. return;
  844. }
  845. catalog = dp_catalog_get_priv(ctrl);
  846. io_data = catalog->io.dp_link;
  847. cfg = dp_read(DP_CONFIGURATION_CTRL);
  848. cfg &= ~(BIT(4) | BIT(5));
  849. cfg |= (ln_cnt - 1) << 4;
  850. dp_write(DP_CONFIGURATION_CTRL, cfg);
  851. cfg = dp_read(DP_MAINLINK_CTRL);
  852. cfg |= 0x02000000;
  853. dp_write(DP_MAINLINK_CTRL, cfg);
  854. DP_DEBUG("DP_MAINLINK_CTRL=0x%x\n", cfg);
  855. }
  856. static void dp_catalog_panel_config_ctrl(struct dp_catalog_panel *panel,
  857. u32 cfg)
  858. {
  859. struct dp_catalog_private *catalog;
  860. struct dp_io_data *io_data;
  861. u32 strm_reg_off = 0, mainlink_ctrl;
  862. if (!panel) {
  863. DP_ERR("invalid input\n");
  864. return;
  865. }
  866. if (panel->stream_id >= DP_STREAM_MAX) {
  867. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  868. return;
  869. }
  870. catalog = dp_catalog_get_priv(panel);
  871. io_data = catalog->io.dp_link;
  872. if (panel->stream_id == DP_STREAM_1)
  873. strm_reg_off = DP1_CONFIGURATION_CTRL - DP_CONFIGURATION_CTRL;
  874. DP_DEBUG("DP_CONFIGURATION_CTRL=0x%x\n", cfg);
  875. dp_write(DP_CONFIGURATION_CTRL + strm_reg_off, cfg);
  876. mainlink_ctrl = dp_read(DP_MAINLINK_CTRL);
  877. if (panel->stream_id == DP_STREAM_0)
  878. io_data = catalog->io.dp_p0;
  879. else if (panel->stream_id == DP_STREAM_1)
  880. io_data = catalog->io.dp_p1;
  881. if (mainlink_ctrl & BIT(8))
  882. dp_write(MMSS_DP_ASYNC_FIFO_CONFIG, 0x01);
  883. else
  884. dp_write(MMSS_DP_ASYNC_FIFO_CONFIG, 0x00);
  885. }
  886. static void dp_catalog_panel_config_dto(struct dp_catalog_panel *panel,
  887. bool ack)
  888. {
  889. struct dp_catalog_private *catalog;
  890. struct dp_io_data *io_data;
  891. u32 dsc_dto;
  892. if (!panel) {
  893. DP_ERR("invalid input\n");
  894. return;
  895. }
  896. if (panel->stream_id >= DP_STREAM_MAX) {
  897. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  898. return;
  899. }
  900. catalog = dp_catalog_get_priv(panel);
  901. io_data = catalog->io.dp_link;
  902. switch (panel->stream_id) {
  903. case DP_STREAM_0:
  904. io_data = catalog->io.dp_p0;
  905. break;
  906. case DP_STREAM_1:
  907. io_data = catalog->io.dp_p1;
  908. break;
  909. default:
  910. DP_ERR("invalid stream id\n");
  911. return;
  912. }
  913. dsc_dto = dp_read(MMSS_DP_DSC_DTO);
  914. if (ack)
  915. dsc_dto = BIT(1);
  916. else
  917. dsc_dto &= ~BIT(1);
  918. dp_write(MMSS_DP_DSC_DTO, dsc_dto);
  919. }
  920. static void dp_catalog_ctrl_lane_mapping(struct dp_catalog_ctrl *ctrl,
  921. bool flipped, char *lane_map)
  922. {
  923. struct dp_catalog_private *catalog;
  924. struct dp_io_data *io_data;
  925. if (!ctrl) {
  926. DP_ERR("invalid input\n");
  927. return;
  928. }
  929. catalog = dp_catalog_get_priv(ctrl);
  930. io_data = catalog->io.dp_link;
  931. dp_write(DP_LOGICAL2PHYSICAL_LANE_MAPPING, 0xe4);
  932. }
  933. static void dp_catalog_ctrl_lane_pnswap(struct dp_catalog_ctrl *ctrl,
  934. u8 ln_pnswap)
  935. {
  936. struct dp_catalog_private *catalog;
  937. struct dp_io_data *io_data;
  938. u32 cfg0, cfg1;
  939. catalog = dp_catalog_get_priv(ctrl);
  940. cfg0 = 0x0a;
  941. cfg1 = 0x0a;
  942. cfg0 |= ((ln_pnswap >> 0) & 0x1) << 0;
  943. cfg0 |= ((ln_pnswap >> 1) & 0x1) << 2;
  944. cfg1 |= ((ln_pnswap >> 2) & 0x1) << 0;
  945. cfg1 |= ((ln_pnswap >> 3) & 0x1) << 2;
  946. io_data = catalog->io.dp_ln_tx0;
  947. dp_write(TXn_TX_POL_INV, cfg0);
  948. io_data = catalog->io.dp_ln_tx1;
  949. dp_write(TXn_TX_POL_INV, cfg1);
  950. }
  951. static void dp_catalog_ctrl_mainlink_ctrl(struct dp_catalog_ctrl *ctrl,
  952. bool enable)
  953. {
  954. u32 mainlink_ctrl, reg;
  955. struct dp_catalog_private *catalog;
  956. struct dp_io_data *io_data;
  957. if (!ctrl) {
  958. DP_ERR("invalid input\n");
  959. return;
  960. }
  961. catalog = dp_catalog_get_priv(ctrl);
  962. io_data = catalog->io.dp_link;
  963. if (enable) {
  964. reg = dp_read(DP_MAINLINK_CTRL);
  965. mainlink_ctrl = reg & ~(0x03);
  966. dp_write(DP_MAINLINK_CTRL, mainlink_ctrl);
  967. wmb(); /* make sure mainlink is turned off before reset */
  968. mainlink_ctrl = reg | 0x02;
  969. dp_write(DP_MAINLINK_CTRL, mainlink_ctrl);
  970. wmb(); /* make sure mainlink entered reset */
  971. mainlink_ctrl = reg & ~(0x03);
  972. dp_write(DP_MAINLINK_CTRL, mainlink_ctrl);
  973. wmb(); /* make sure mainlink reset done */
  974. mainlink_ctrl = reg | 0x01;
  975. dp_write(DP_MAINLINK_CTRL, mainlink_ctrl);
  976. wmb(); /* make sure mainlink turned on */
  977. } else {
  978. mainlink_ctrl = dp_read(DP_MAINLINK_CTRL);
  979. mainlink_ctrl &= ~BIT(0);
  980. dp_write(DP_MAINLINK_CTRL, mainlink_ctrl);
  981. }
  982. }
  983. static void dp_catalog_panel_config_msa(struct dp_catalog_panel *panel,
  984. u32 rate, u32 stream_rate_khz)
  985. {
  986. u32 pixel_m, pixel_n;
  987. u32 mvid, nvid;
  988. u32 const nvid_fixed = 0x8000;
  989. u32 const link_rate_hbr2 = 540000;
  990. u32 const link_rate_hbr3 = 810000;
  991. struct dp_catalog_private *catalog;
  992. struct dp_io_data *io_data;
  993. u32 strm_reg_off = 0;
  994. u32 mvid_reg_off = 0, nvid_reg_off = 0;
  995. if (!panel) {
  996. DP_ERR("invalid input\n");
  997. return;
  998. }
  999. if (panel->stream_id >= DP_STREAM_MAX) {
  1000. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  1001. return;
  1002. }
  1003. catalog = dp_catalog_get_priv(panel);
  1004. io_data = catalog->io.dp_mmss_cc;
  1005. if (panel->stream_id == DP_STREAM_1)
  1006. strm_reg_off = MMSS_DP_PIXEL1_M - MMSS_DP_PIXEL_M;
  1007. pixel_m = dp_read(MMSS_DP_PIXEL_M + strm_reg_off);
  1008. pixel_n = dp_read(MMSS_DP_PIXEL_N + strm_reg_off);
  1009. DP_DEBUG("pixel_m=0x%x, pixel_n=0x%x\n", pixel_m, pixel_n);
  1010. mvid = (pixel_m & 0xFFFF) * 5;
  1011. nvid = (0xFFFF & (~pixel_n)) + (pixel_m & 0xFFFF);
  1012. if (nvid < nvid_fixed) {
  1013. u32 temp;
  1014. temp = (nvid_fixed / nvid) * nvid;
  1015. mvid = (nvid_fixed / nvid) * mvid;
  1016. nvid = temp;
  1017. }
  1018. DP_DEBUG("rate = %d\n", rate);
  1019. if (panel->widebus_en)
  1020. mvid <<= 1;
  1021. if (link_rate_hbr2 == rate)
  1022. nvid *= 2;
  1023. if (link_rate_hbr3 == rate)
  1024. nvid *= 3;
  1025. io_data = catalog->io.dp_link;
  1026. if (panel->stream_id == DP_STREAM_1) {
  1027. mvid_reg_off = DP1_SOFTWARE_MVID - DP_SOFTWARE_MVID;
  1028. nvid_reg_off = DP1_SOFTWARE_NVID - DP_SOFTWARE_NVID;
  1029. }
  1030. DP_DEBUG("mvid=0x%x, nvid=0x%x\n", mvid, nvid);
  1031. dp_write(DP_SOFTWARE_MVID + mvid_reg_off, mvid);
  1032. dp_write(DP_SOFTWARE_NVID + nvid_reg_off, nvid);
  1033. }
  1034. static void dp_catalog_ctrl_set_pattern(struct dp_catalog_ctrl *ctrl,
  1035. u32 pattern)
  1036. {
  1037. int bit, cnt = 10;
  1038. u32 data;
  1039. const u32 link_training_offset = 3;
  1040. struct dp_catalog_private *catalog;
  1041. struct dp_io_data *io_data;
  1042. if (!ctrl) {
  1043. DP_ERR("invalid input\n");
  1044. return;
  1045. }
  1046. catalog = dp_catalog_get_priv(ctrl);
  1047. io_data = catalog->io.dp_link;
  1048. switch (pattern) {
  1049. case DP_TRAINING_PATTERN_4:
  1050. bit = 3;
  1051. break;
  1052. case DP_TRAINING_PATTERN_3:
  1053. case DP_TRAINING_PATTERN_2:
  1054. case DP_TRAINING_PATTERN_1:
  1055. bit = pattern - 1;
  1056. break;
  1057. default:
  1058. DP_ERR("invalid pattern\n");
  1059. return;
  1060. }
  1061. DP_DEBUG("hw: bit=%d train=%d\n", bit, pattern);
  1062. dp_write(DP_STATE_CTRL, BIT(bit));
  1063. bit += link_training_offset;
  1064. while (cnt--) {
  1065. data = dp_read(DP_MAINLINK_READY);
  1066. if (data & BIT(bit))
  1067. break;
  1068. }
  1069. if (cnt == 0)
  1070. DP_ERR("set link_train=%d failed\n", pattern);
  1071. }
  1072. static void dp_catalog_ctrl_usb_reset(struct dp_catalog_ctrl *ctrl, bool flip)
  1073. {
  1074. struct dp_catalog_private *catalog;
  1075. struct dp_io_data *io_data;
  1076. if (!ctrl) {
  1077. DP_ERR("invalid input\n");
  1078. return;
  1079. }
  1080. catalog = dp_catalog_get_priv(ctrl);
  1081. io_data = catalog->io.usb3_dp_com;
  1082. DP_DEBUG("Program PHYMODE to DP only\n");
  1083. dp_write(USB3_DP_COM_RESET_OVRD_CTRL, 0x0a);
  1084. dp_write(USB3_DP_COM_PHY_MODE_CTRL, 0x02);
  1085. dp_write(USB3_DP_COM_SW_RESET, 0x01);
  1086. /* make sure usb3 com phy software reset is done */
  1087. wmb();
  1088. if (!flip) /* CC1 */
  1089. dp_write(USB3_DP_COM_TYPEC_CTRL, 0x02);
  1090. else /* CC2 */
  1091. dp_write(USB3_DP_COM_TYPEC_CTRL, 0x03);
  1092. dp_write(USB3_DP_COM_SWI_CTRL, 0x00);
  1093. dp_write(USB3_DP_COM_SW_RESET, 0x00);
  1094. /* make sure the software reset is done */
  1095. wmb();
  1096. dp_write(USB3_DP_COM_POWER_DOWN_CTRL, 0x01);
  1097. dp_write(USB3_DP_COM_RESET_OVRD_CTRL, 0x00);
  1098. /* make sure phy is brought out of reset */
  1099. wmb();
  1100. }
  1101. static void dp_catalog_panel_tpg_cfg(struct dp_catalog_panel *panel,
  1102. bool enable)
  1103. {
  1104. struct dp_catalog_private *catalog;
  1105. struct dp_io_data *io_data;
  1106. if (!panel) {
  1107. DP_ERR("invalid input\n");
  1108. return;
  1109. }
  1110. if (panel->stream_id >= DP_STREAM_MAX) {
  1111. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  1112. return;
  1113. }
  1114. catalog = dp_catalog_get_priv(panel);
  1115. if (panel->stream_id == DP_STREAM_0)
  1116. io_data = catalog->io.dp_p0;
  1117. else if (panel->stream_id == DP_STREAM_1)
  1118. io_data = catalog->io.dp_p1;
  1119. if (!enable) {
  1120. dp_write(MMSS_DP_TPG_MAIN_CONTROL, 0x0);
  1121. dp_write(MMSS_DP_BIST_ENABLE, 0x0);
  1122. dp_write(MMSS_DP_TIMING_ENGINE_EN, 0x0);
  1123. wmb(); /* ensure Timing generator is turned off */
  1124. return;
  1125. }
  1126. dp_write(MMSS_DP_INTF_CONFIG, 0x0);
  1127. dp_write(MMSS_DP_INTF_HSYNC_CTL,
  1128. panel->hsync_ctl);
  1129. dp_write(MMSS_DP_INTF_VSYNC_PERIOD_F0,
  1130. panel->vsync_period * panel->hsync_period);
  1131. dp_write(MMSS_DP_INTF_VSYNC_PULSE_WIDTH_F0,
  1132. panel->v_sync_width * panel->hsync_period);
  1133. dp_write(MMSS_DP_INTF_VSYNC_PERIOD_F1, 0);
  1134. dp_write(MMSS_DP_INTF_VSYNC_PULSE_WIDTH_F1, 0);
  1135. dp_write(MMSS_DP_INTF_DISPLAY_HCTL, panel->display_hctl);
  1136. dp_write(MMSS_DP_INTF_ACTIVE_HCTL, 0);
  1137. dp_write(MMSS_INTF_DISPLAY_V_START_F0, panel->display_v_start);
  1138. dp_write(MMSS_DP_INTF_DISPLAY_V_END_F0, panel->display_v_end);
  1139. dp_write(MMSS_INTF_DISPLAY_V_START_F1, 0);
  1140. dp_write(MMSS_DP_INTF_DISPLAY_V_END_F1, 0);
  1141. dp_write(MMSS_DP_INTF_ACTIVE_V_START_F0, 0);
  1142. dp_write(MMSS_DP_INTF_ACTIVE_V_END_F0, 0);
  1143. dp_write(MMSS_DP_INTF_ACTIVE_V_START_F1, 0);
  1144. dp_write(MMSS_DP_INTF_ACTIVE_V_END_F1, 0);
  1145. dp_write(MMSS_DP_INTF_POLARITY_CTL, 0);
  1146. wmb(); /* ensure TPG registers are programmed */
  1147. dp_write(MMSS_DP_TPG_MAIN_CONTROL, 0x100);
  1148. dp_write(MMSS_DP_TPG_VIDEO_CONFIG, 0x5);
  1149. wmb(); /* ensure TPG config is programmed */
  1150. dp_write(MMSS_DP_BIST_ENABLE, 0x1);
  1151. dp_write(MMSS_DP_TIMING_ENGINE_EN, 0x1);
  1152. wmb(); /* ensure Timing generator is turned on */
  1153. }
  1154. static void dp_catalog_panel_dsc_cfg(struct dp_catalog_panel *panel)
  1155. {
  1156. struct dp_catalog_private *catalog;
  1157. struct dp_io_data *io_data;
  1158. u32 reg, offset;
  1159. int i;
  1160. if (!panel) {
  1161. DP_ERR("invalid input\n");
  1162. return;
  1163. }
  1164. if (panel->stream_id >= DP_STREAM_MAX) {
  1165. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  1166. return;
  1167. }
  1168. catalog = dp_catalog_get_priv(panel);
  1169. if (panel->stream_id == DP_STREAM_0)
  1170. io_data = catalog->io.dp_p0;
  1171. else
  1172. io_data = catalog->io.dp_p1;
  1173. dp_write(MMSS_DP_DSC_DTO_COUNT, panel->dsc.dto_count);
  1174. reg = dp_read(MMSS_DP_DSC_DTO);
  1175. if (panel->dsc.dto_en) {
  1176. reg |= BIT(0);
  1177. reg |= (panel->dsc.dto_n << 8);
  1178. reg |= (panel->dsc.dto_d << 16);
  1179. }
  1180. dp_write(MMSS_DP_DSC_DTO, reg);
  1181. io_data = catalog->io.dp_link;
  1182. if (panel->stream_id == DP_STREAM_0)
  1183. offset = 0;
  1184. else
  1185. offset = DP1_COMPRESSION_MODE_CTRL - DP_COMPRESSION_MODE_CTRL;
  1186. dp_write(DP_PPS_HB_0_3 + offset, 0x7F1000);
  1187. dp_write(DP_PPS_PB_0_3 + offset, 0xA22300);
  1188. for (i = 0; i < panel->dsc.parity_word_len; i++)
  1189. dp_write(DP_PPS_PB_4_7 + (i << 2) + offset,
  1190. panel->dsc.parity_word[i]);
  1191. for (i = 0; i < panel->dsc.pps_word_len; i++)
  1192. dp_write(DP_PPS_PPS_0_3 + (i << 2) + offset,
  1193. panel->dsc.pps_word[i]);
  1194. reg = 0;
  1195. if (panel->dsc.dsc_en) {
  1196. reg = BIT(0);
  1197. reg |= (panel->dsc.eol_byte_num << 3);
  1198. reg |= (panel->dsc.slice_per_pkt << 5);
  1199. reg |= (panel->dsc.bytes_per_pkt << 16);
  1200. reg |= (panel->dsc.be_in_lane << 10);
  1201. }
  1202. dp_write(DP_COMPRESSION_MODE_CTRL + offset, reg);
  1203. DP_DEBUG("compression:0x%x for stream:%d\n",
  1204. reg, panel->stream_id);
  1205. }
  1206. static void dp_catalog_panel_dp_flush(struct dp_catalog_panel *panel,
  1207. enum dp_flush_bit flush_bit)
  1208. {
  1209. struct dp_catalog_private *catalog;
  1210. struct dp_io_data *io_data;
  1211. u32 dp_flush, offset;
  1212. if (!panel) {
  1213. DP_ERR("invalid input\n");
  1214. return;
  1215. }
  1216. if (panel->stream_id >= DP_STREAM_MAX) {
  1217. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  1218. return;
  1219. }
  1220. catalog = dp_catalog_get_priv(panel);
  1221. io_data = catalog->io.dp_link;
  1222. if (panel->stream_id == DP_STREAM_0)
  1223. offset = 0;
  1224. else
  1225. offset = MMSS_DP1_FLUSH - MMSS_DP_FLUSH;
  1226. dp_flush = dp_read(MMSS_DP_FLUSH + offset);
  1227. dp_flush |= BIT(flush_bit);
  1228. dp_write(MMSS_DP_FLUSH + offset, dp_flush);
  1229. }
  1230. static void dp_catalog_panel_pps_flush(struct dp_catalog_panel *panel)
  1231. {
  1232. dp_catalog_panel_dp_flush(panel, DP_PPS_FLUSH);
  1233. DP_DEBUG("pps flush for stream:%d\n", panel->stream_id);
  1234. }
  1235. static void dp_catalog_panel_dhdr_flush(struct dp_catalog_panel *panel)
  1236. {
  1237. dp_catalog_panel_dp_flush(panel, DP_DHDR_FLUSH);
  1238. DP_DEBUG("dhdr flush for stream:%d\n", panel->stream_id);
  1239. }
  1240. static bool dp_catalog_panel_dhdr_busy(struct dp_catalog_panel *panel)
  1241. {
  1242. struct dp_catalog_private *catalog;
  1243. struct dp_io_data *io_data;
  1244. u32 dp_flush, offset;
  1245. if (panel->stream_id >= DP_STREAM_MAX) {
  1246. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  1247. return false;
  1248. }
  1249. catalog = dp_catalog_get_priv(panel);
  1250. io_data = catalog->io.dp_link;
  1251. if (panel->stream_id == DP_STREAM_0)
  1252. offset = 0;
  1253. else
  1254. offset = MMSS_DP1_FLUSH - MMSS_DP_FLUSH;
  1255. dp_flush = dp_read(MMSS_DP_FLUSH + offset);
  1256. return dp_flush & BIT(DP_DHDR_FLUSH) ? true : false;
  1257. }
  1258. static void dp_catalog_ctrl_reset(struct dp_catalog_ctrl *ctrl)
  1259. {
  1260. u32 sw_reset;
  1261. struct dp_catalog_private *catalog;
  1262. struct dp_io_data *io_data;
  1263. if (!ctrl) {
  1264. DP_ERR("invalid input\n");
  1265. return;
  1266. }
  1267. catalog = dp_catalog_get_priv(ctrl);
  1268. io_data = catalog->io.dp_ahb;
  1269. sw_reset = dp_read(DP_SW_RESET);
  1270. sw_reset |= BIT(0);
  1271. dp_write(DP_SW_RESET, sw_reset);
  1272. usleep_range(1000, 1010); /* h/w recommended delay */
  1273. sw_reset &= ~BIT(0);
  1274. dp_write(DP_SW_RESET, sw_reset);
  1275. }
  1276. static bool dp_catalog_ctrl_mainlink_ready(struct dp_catalog_ctrl *ctrl)
  1277. {
  1278. u32 data;
  1279. int cnt = 10;
  1280. struct dp_catalog_private *catalog;
  1281. struct dp_io_data *io_data;
  1282. if (!ctrl) {
  1283. DP_ERR("invalid input\n");
  1284. goto end;
  1285. }
  1286. catalog = dp_catalog_get_priv(ctrl);
  1287. io_data = catalog->io.dp_link;
  1288. while (--cnt) {
  1289. /* DP_MAINLINK_READY */
  1290. data = dp_read(DP_MAINLINK_READY);
  1291. if (data & BIT(0))
  1292. return true;
  1293. usleep_range(1000, 1010); /* 1ms wait before next reg read */
  1294. }
  1295. DP_ERR("mainlink not ready\n");
  1296. end:
  1297. return false;
  1298. }
  1299. static void dp_catalog_ctrl_enable_irq(struct dp_catalog_ctrl *ctrl,
  1300. bool enable)
  1301. {
  1302. struct dp_catalog_private *catalog;
  1303. struct dp_io_data *io_data;
  1304. if (!ctrl) {
  1305. DP_ERR("invalid input\n");
  1306. return;
  1307. }
  1308. catalog = dp_catalog_get_priv(ctrl);
  1309. io_data = catalog->io.dp_ahb;
  1310. if (enable) {
  1311. dp_write(DP_INTR_STATUS, DP_INTR_MASK1);
  1312. dp_write(DP_INTR_STATUS2, DP_INTR_MASK2);
  1313. dp_write(DP_INTR_STATUS5, DP_INTR_MASK5);
  1314. } else {
  1315. dp_write(DP_INTR_STATUS, 0x00);
  1316. dp_write(DP_INTR_STATUS2, 0x00);
  1317. dp_write(DP_INTR_STATUS5, 0x00);
  1318. }
  1319. }
  1320. static void dp_catalog_ctrl_get_interrupt(struct dp_catalog_ctrl *ctrl)
  1321. {
  1322. u32 ack = 0;
  1323. struct dp_catalog_private *catalog;
  1324. struct dp_io_data *io_data;
  1325. if (!ctrl) {
  1326. DP_ERR("invalid input\n");
  1327. return;
  1328. }
  1329. catalog = dp_catalog_get_priv(ctrl);
  1330. io_data = catalog->io.dp_ahb;
  1331. ctrl->isr = dp_read(DP_INTR_STATUS2);
  1332. ctrl->isr &= ~DP_INTR_MASK2;
  1333. ack = ctrl->isr & DP_INTERRUPT_STATUS2;
  1334. ack <<= 1;
  1335. ack |= DP_INTR_MASK2;
  1336. dp_write(DP_INTR_STATUS2, ack);
  1337. ctrl->isr5 = dp_read(DP_INTR_STATUS5);
  1338. ctrl->isr5 &= ~DP_INTR_MASK5;
  1339. ack = ctrl->isr5 & DP_INTERRUPT_STATUS5;
  1340. ack <<= 1;
  1341. ack |= DP_INTR_MASK5;
  1342. dp_write(DP_INTR_STATUS5, ack);
  1343. }
  1344. static void dp_catalog_ctrl_phy_reset(struct dp_catalog_ctrl *ctrl)
  1345. {
  1346. struct dp_catalog_private *catalog;
  1347. struct dp_io_data *io_data;
  1348. if (!ctrl) {
  1349. DP_ERR("invalid input\n");
  1350. return;
  1351. }
  1352. catalog = dp_catalog_get_priv(ctrl);
  1353. io_data = catalog->io.dp_ahb;
  1354. dp_write(DP_PHY_CTRL, 0x5); /* bit 0 & 2 */
  1355. usleep_range(1000, 1010); /* h/w recommended delay */
  1356. dp_write(DP_PHY_CTRL, 0x0);
  1357. wmb(); /* make sure PHY reset done */
  1358. }
  1359. static void dp_catalog_ctrl_phy_lane_cfg(struct dp_catalog_ctrl *ctrl,
  1360. bool flipped, u8 ln_cnt)
  1361. {
  1362. u32 info = 0x0;
  1363. struct dp_catalog_private *catalog;
  1364. struct dp_io_data *io_data;
  1365. u8 orientation = BIT(!!flipped);
  1366. if (!ctrl) {
  1367. DP_ERR("invalid input\n");
  1368. return;
  1369. }
  1370. catalog = dp_catalog_get_priv(ctrl);
  1371. io_data = catalog->io.dp_phy;
  1372. info |= (ln_cnt & 0x0F);
  1373. info |= ((orientation & 0x0F) << 4);
  1374. DP_DEBUG("Shared Info = 0x%x\n", info);
  1375. dp_write(DP_PHY_SPARE0, info);
  1376. }
  1377. static void dp_catalog_ctrl_update_vx_px(struct dp_catalog_ctrl *ctrl,
  1378. u8 v_level, u8 p_level, bool high)
  1379. {
  1380. struct dp_catalog_private *catalog;
  1381. struct dp_io_data *io_data;
  1382. u8 value0, value1;
  1383. if (!ctrl) {
  1384. DP_ERR("invalid input\n");
  1385. return;
  1386. }
  1387. catalog = dp_catalog_get_priv(ctrl);
  1388. DP_DEBUG("hw: v=%d p=%d\n", v_level, p_level);
  1389. value0 = vm_voltage_swing[v_level][p_level];
  1390. value1 = vm_pre_emphasis[v_level][p_level];
  1391. /* program default setting first */
  1392. io_data = catalog->io.dp_ln_tx0;
  1393. dp_write(TXn_TX_DRV_LVL, 0x2A);
  1394. dp_write(TXn_TX_EMP_POST1_LVL, 0x20);
  1395. io_data = catalog->io.dp_ln_tx1;
  1396. dp_write(TXn_TX_DRV_LVL, 0x2A);
  1397. dp_write(TXn_TX_EMP_POST1_LVL, 0x20);
  1398. /* Enable MUX to use Cursor values from these registers */
  1399. value0 |= BIT(5);
  1400. value1 |= BIT(5);
  1401. /* Configure host and panel only if both values are allowed */
  1402. if (value0 != 0xFF && value1 != 0xFF) {
  1403. io_data = catalog->io.dp_ln_tx0;
  1404. dp_write(TXn_TX_DRV_LVL, value0);
  1405. dp_write(TXn_TX_EMP_POST1_LVL, value1);
  1406. io_data = catalog->io.dp_ln_tx1;
  1407. dp_write(TXn_TX_DRV_LVL, value0);
  1408. dp_write(TXn_TX_EMP_POST1_LVL, value1);
  1409. DP_DEBUG("hw: vx_value=0x%x px_value=0x%x\n",
  1410. value0, value1);
  1411. } else {
  1412. DP_ERR("invalid vx (0x%x=0x%x), px (0x%x=0x%x\n",
  1413. v_level, value0, p_level, value1);
  1414. }
  1415. }
  1416. static void dp_catalog_ctrl_send_phy_pattern(struct dp_catalog_ctrl *ctrl,
  1417. u32 pattern)
  1418. {
  1419. struct dp_catalog_private *catalog;
  1420. u32 value = 0x0;
  1421. struct dp_io_data *io_data = NULL;
  1422. if (!ctrl) {
  1423. DP_ERR("invalid input\n");
  1424. return;
  1425. }
  1426. catalog = dp_catalog_get_priv(ctrl);
  1427. io_data = catalog->io.dp_link;
  1428. dp_write(DP_STATE_CTRL, 0x0);
  1429. switch (pattern) {
  1430. case DP_TEST_PHY_PATTERN_D10_2_NO_SCRAMBLING:
  1431. dp_write(DP_STATE_CTRL, 0x1);
  1432. break;
  1433. case DP_TEST_PHY_PATTERN_SYMBOL_ERR_MEASUREMENT_CNT:
  1434. value &= ~(1 << 16);
  1435. dp_write(DP_HBR2_COMPLIANCE_SCRAMBLER_RESET, value);
  1436. value |= 0xFC;
  1437. dp_write(DP_HBR2_COMPLIANCE_SCRAMBLER_RESET, value);
  1438. dp_write(DP_MAINLINK_LEVELS, 0x2);
  1439. dp_write(DP_STATE_CTRL, 0x10);
  1440. break;
  1441. case DP_TEST_PHY_PATTERN_PRBS7:
  1442. dp_write(DP_STATE_CTRL, 0x20);
  1443. break;
  1444. case DP_TEST_PHY_PATTERN_80_BIT_CUSTOM_PATTERN:
  1445. dp_write(DP_STATE_CTRL, 0x40);
  1446. /* 00111110000011111000001111100000 */
  1447. dp_write(DP_TEST_80BIT_CUSTOM_PATTERN_REG0, 0x3E0F83E0);
  1448. /* 00001111100000111110000011111000 */
  1449. dp_write(DP_TEST_80BIT_CUSTOM_PATTERN_REG1, 0x0F83E0F8);
  1450. /* 1111100000111110 */
  1451. dp_write(DP_TEST_80BIT_CUSTOM_PATTERN_REG2, 0x0000F83E);
  1452. break;
  1453. case DP_TEST_PHY_PATTERN_CP2520_PATTERN_1:
  1454. value = dp_read(DP_MAINLINK_CTRL);
  1455. value &= ~BIT(4);
  1456. dp_write(DP_MAINLINK_CTRL, value);
  1457. value = BIT(16);
  1458. dp_write(DP_HBR2_COMPLIANCE_SCRAMBLER_RESET, value);
  1459. value |= 0xFC;
  1460. dp_write(DP_HBR2_COMPLIANCE_SCRAMBLER_RESET, value);
  1461. dp_write(DP_MAINLINK_LEVELS, 0x2);
  1462. dp_write(DP_STATE_CTRL, 0x10);
  1463. value = dp_read(DP_MAINLINK_CTRL);
  1464. value |= BIT(0);
  1465. dp_write(DP_MAINLINK_CTRL, value);
  1466. break;
  1467. case DP_TEST_PHY_PATTERN_CP2520_PATTERN_3:
  1468. dp_write(DP_MAINLINK_CTRL, 0x01);
  1469. dp_write(DP_STATE_CTRL, 0x8);
  1470. break;
  1471. default:
  1472. DP_DEBUG("No valid test pattern requested: 0x%x\n", pattern);
  1473. return;
  1474. }
  1475. /* Make sure the test pattern is programmed in the hardware */
  1476. wmb();
  1477. }
  1478. static u32 dp_catalog_ctrl_read_phy_pattern(struct dp_catalog_ctrl *ctrl)
  1479. {
  1480. struct dp_catalog_private *catalog;
  1481. struct dp_io_data *io_data = NULL;
  1482. if (!ctrl) {
  1483. DP_ERR("invalid input\n");
  1484. return 0;
  1485. }
  1486. catalog = dp_catalog_get_priv(ctrl);
  1487. io_data = catalog->io.dp_link;
  1488. return dp_read(DP_MAINLINK_READY);
  1489. }
  1490. static void dp_catalog_ctrl_fec_config(struct dp_catalog_ctrl *ctrl,
  1491. bool enable)
  1492. {
  1493. struct dp_catalog_private *catalog;
  1494. struct dp_io_data *io_data = NULL;
  1495. u32 reg;
  1496. if (!ctrl) {
  1497. DP_ERR("invalid input\n");
  1498. return;
  1499. }
  1500. catalog = dp_catalog_get_priv(ctrl);
  1501. io_data = catalog->io.dp_link;
  1502. reg = dp_read(DP_MAINLINK_CTRL);
  1503. /*
  1504. * fec_en = BIT(12)
  1505. * fec_seq_mode = BIT(22)
  1506. * sde_flush = BIT(23) | BIT(24)
  1507. * fb_boundary_sel = BIT(25)
  1508. */
  1509. if (enable)
  1510. reg |= BIT(12) | BIT(22) | BIT(23) | BIT(24) | BIT(25);
  1511. else
  1512. reg &= ~BIT(12);
  1513. dp_write(DP_MAINLINK_CTRL, reg);
  1514. /* make sure mainlink configuration is updated with fec sequence */
  1515. wmb();
  1516. }
  1517. static int dp_catalog_reg_dump(struct dp_catalog *dp_catalog,
  1518. char *name, u8 **out_buf, u32 *out_buf_len)
  1519. {
  1520. int ret = 0;
  1521. u8 *buf;
  1522. u32 len;
  1523. struct dp_io_data *io_data;
  1524. struct dp_catalog_private *catalog;
  1525. struct dp_parser *parser;
  1526. if (!dp_catalog) {
  1527. DP_ERR("invalid input\n");
  1528. return -EINVAL;
  1529. }
  1530. catalog = container_of(dp_catalog, struct dp_catalog_private,
  1531. dp_catalog);
  1532. parser = catalog->parser;
  1533. parser->get_io_buf(parser, name);
  1534. io_data = parser->get_io(parser, name);
  1535. if (!io_data) {
  1536. DP_ERR("IO %s not found\n", name);
  1537. ret = -EINVAL;
  1538. goto end;
  1539. }
  1540. buf = io_data->buf;
  1541. len = io_data->io.len;
  1542. if (!buf || !len) {
  1543. DP_ERR("no buffer available\n");
  1544. ret = -ENOMEM;
  1545. goto end;
  1546. }
  1547. if (!strcmp(catalog->exe_mode, "hw") ||
  1548. !strcmp(catalog->exe_mode, "all")) {
  1549. u32 i, data;
  1550. u32 const rowsize = 4;
  1551. void __iomem *addr = io_data->io.base;
  1552. memset(buf, 0, len);
  1553. for (i = 0; i < len / rowsize; i++) {
  1554. data = readl_relaxed(addr);
  1555. memcpy(buf + (rowsize * i), &data, sizeof(u32));
  1556. addr += rowsize;
  1557. }
  1558. }
  1559. *out_buf = buf;
  1560. *out_buf_len = len;
  1561. end:
  1562. if (ret)
  1563. parser->clear_io_buf(parser);
  1564. return ret;
  1565. }
  1566. static void dp_catalog_ctrl_mst_config(struct dp_catalog_ctrl *ctrl,
  1567. bool enable)
  1568. {
  1569. struct dp_catalog_private *catalog;
  1570. struct dp_io_data *io_data = NULL;
  1571. u32 reg;
  1572. if (!ctrl) {
  1573. DP_ERR("invalid input\n");
  1574. return;
  1575. }
  1576. catalog = dp_catalog_get_priv(ctrl);
  1577. io_data = catalog->io.dp_link;
  1578. reg = dp_read(DP_MAINLINK_CTRL);
  1579. if (enable)
  1580. reg |= (0x04000100);
  1581. else
  1582. reg &= ~(0x04000100);
  1583. dp_write(DP_MAINLINK_CTRL, reg);
  1584. /* make sure mainlink MST configuration is updated */
  1585. wmb();
  1586. }
  1587. static void dp_catalog_ctrl_trigger_act(struct dp_catalog_ctrl *ctrl)
  1588. {
  1589. struct dp_catalog_private *catalog;
  1590. struct dp_io_data *io_data = NULL;
  1591. if (!ctrl) {
  1592. DP_ERR("invalid input\n");
  1593. return;
  1594. }
  1595. catalog = dp_catalog_get_priv(ctrl);
  1596. io_data = catalog->io.dp_link;
  1597. dp_write(DP_MST_ACT, 0x1);
  1598. /* make sure ACT signal is performed */
  1599. wmb();
  1600. }
  1601. static void dp_catalog_ctrl_read_act_complete_sts(struct dp_catalog_ctrl *ctrl,
  1602. bool *sts)
  1603. {
  1604. struct dp_catalog_private *catalog;
  1605. struct dp_io_data *io_data = NULL;
  1606. u32 reg;
  1607. if (!ctrl || !sts) {
  1608. DP_ERR("invalid input\n");
  1609. return;
  1610. }
  1611. *sts = false;
  1612. catalog = dp_catalog_get_priv(ctrl);
  1613. io_data = catalog->io.dp_link;
  1614. reg = dp_read(DP_MST_ACT);
  1615. if (!reg)
  1616. *sts = true;
  1617. }
  1618. static void dp_catalog_ctrl_channel_alloc(struct dp_catalog_ctrl *ctrl,
  1619. u32 ch, u32 ch_start_slot, u32 tot_slot_cnt)
  1620. {
  1621. struct dp_catalog_private *catalog;
  1622. struct dp_io_data *io_data = NULL;
  1623. u32 i, slot_reg_1, slot_reg_2, slot;
  1624. u32 reg_off = 0;
  1625. int const num_slots_per_reg = 32;
  1626. if (!ctrl || ch >= DP_STREAM_MAX) {
  1627. DP_ERR("invalid input. ch %d\n", ch);
  1628. return;
  1629. }
  1630. if (ch_start_slot > DP_MAX_TIME_SLOTS ||
  1631. (ch_start_slot + tot_slot_cnt > DP_MAX_TIME_SLOTS)) {
  1632. DP_ERR("invalid slots start %d, tot %d\n",
  1633. ch_start_slot, tot_slot_cnt);
  1634. return;
  1635. }
  1636. catalog = dp_catalog_get_priv(ctrl);
  1637. io_data = catalog->io.dp_link;
  1638. DP_DEBUG("ch %d, start_slot %d, tot_slot %d\n",
  1639. ch, ch_start_slot, tot_slot_cnt);
  1640. if (ch == DP_STREAM_1)
  1641. reg_off = DP_DP1_TIMESLOT_1_32 - DP_DP0_TIMESLOT_1_32;
  1642. slot_reg_1 = 0;
  1643. slot_reg_2 = 0;
  1644. if (ch_start_slot && tot_slot_cnt) {
  1645. ch_start_slot--;
  1646. for (i = 0; i < tot_slot_cnt; i++) {
  1647. if (ch_start_slot < num_slots_per_reg) {
  1648. slot_reg_1 |= BIT(ch_start_slot);
  1649. } else {
  1650. slot = ch_start_slot - num_slots_per_reg;
  1651. slot_reg_2 |= BIT(slot);
  1652. }
  1653. ch_start_slot++;
  1654. }
  1655. }
  1656. DP_DEBUG("ch:%d slot_reg_1:%d, slot_reg_2:%d\n", ch,
  1657. slot_reg_1, slot_reg_2);
  1658. dp_write(DP_DP0_TIMESLOT_1_32 + reg_off, slot_reg_1);
  1659. dp_write(DP_DP0_TIMESLOT_33_63 + reg_off, slot_reg_2);
  1660. }
  1661. static void dp_catalog_ctrl_channel_dealloc(struct dp_catalog_ctrl *ctrl,
  1662. u32 ch, u32 ch_start_slot, u32 tot_slot_cnt)
  1663. {
  1664. struct dp_catalog_private *catalog;
  1665. struct dp_io_data *io_data = NULL;
  1666. u32 i, slot_reg_1, slot_reg_2, slot;
  1667. u32 reg_off = 0;
  1668. if (!ctrl || ch >= DP_STREAM_MAX) {
  1669. DP_ERR("invalid input. ch %d\n", ch);
  1670. return;
  1671. }
  1672. if (ch_start_slot > DP_MAX_TIME_SLOTS ||
  1673. (ch_start_slot + tot_slot_cnt > DP_MAX_TIME_SLOTS)) {
  1674. DP_ERR("invalid slots start %d, tot %d\n",
  1675. ch_start_slot, tot_slot_cnt);
  1676. return;
  1677. }
  1678. catalog = dp_catalog_get_priv(ctrl);
  1679. io_data = catalog->io.dp_link;
  1680. DP_DEBUG("dealloc ch %d, start_slot %d, tot_slot %d\n",
  1681. ch, ch_start_slot, tot_slot_cnt);
  1682. if (ch == DP_STREAM_1)
  1683. reg_off = DP_DP1_TIMESLOT_1_32 - DP_DP0_TIMESLOT_1_32;
  1684. slot_reg_1 = dp_read(DP_DP0_TIMESLOT_1_32 + reg_off);
  1685. slot_reg_2 = dp_read(DP_DP0_TIMESLOT_33_63 + reg_off);
  1686. ch_start_slot = ch_start_slot - 1;
  1687. for (i = 0; i < tot_slot_cnt; i++) {
  1688. if (ch_start_slot < 33) {
  1689. slot_reg_1 &= ~BIT(ch_start_slot);
  1690. } else {
  1691. slot = ch_start_slot - 33;
  1692. slot_reg_2 &= ~BIT(slot);
  1693. }
  1694. ch_start_slot++;
  1695. }
  1696. DP_DEBUG("dealloc ch:%d slot_reg_1:%d, slot_reg_2:%d\n", ch,
  1697. slot_reg_1, slot_reg_2);
  1698. dp_write(DP_DP0_TIMESLOT_1_32 + reg_off, slot_reg_1);
  1699. dp_write(DP_DP0_TIMESLOT_33_63 + reg_off, slot_reg_2);
  1700. }
  1701. static void dp_catalog_ctrl_update_rg(struct dp_catalog_ctrl *ctrl, u32 ch,
  1702. u32 x_int, u32 y_frac_enum)
  1703. {
  1704. struct dp_catalog_private *catalog;
  1705. struct dp_io_data *io_data = NULL;
  1706. u32 rg, reg_off = 0;
  1707. if (!ctrl || ch >= DP_STREAM_MAX) {
  1708. DP_ERR("invalid input. ch %d\n", ch);
  1709. return;
  1710. }
  1711. catalog = dp_catalog_get_priv(ctrl);
  1712. io_data = catalog->io.dp_link;
  1713. rg = y_frac_enum;
  1714. rg |= (x_int << 16);
  1715. DP_DEBUG("ch: %d x_int:%d y_frac_enum:%d rg:%d\n", ch, x_int,
  1716. y_frac_enum, rg);
  1717. if (ch == DP_STREAM_1)
  1718. reg_off = DP_DP1_RG - DP_DP0_RG;
  1719. dp_write(DP_DP0_RG + reg_off, rg);
  1720. }
  1721. static void dp_catalog_ctrl_mainlink_levels(struct dp_catalog_ctrl *ctrl,
  1722. u8 lane_cnt)
  1723. {
  1724. struct dp_catalog_private *catalog;
  1725. struct dp_io_data *io_data;
  1726. u32 mainlink_levels, safe_to_exit_level = 14;
  1727. catalog = dp_catalog_get_priv(ctrl);
  1728. io_data = catalog->io.dp_link;
  1729. switch (lane_cnt) {
  1730. case 1:
  1731. safe_to_exit_level = 14;
  1732. break;
  1733. case 2:
  1734. safe_to_exit_level = 8;
  1735. break;
  1736. case 4:
  1737. safe_to_exit_level = 5;
  1738. break;
  1739. default:
  1740. DP_DEBUG("setting the default safe_to_exit_level = %u\n",
  1741. safe_to_exit_level);
  1742. break;
  1743. }
  1744. mainlink_levels = dp_read(DP_MAINLINK_LEVELS);
  1745. mainlink_levels &= 0xFE0;
  1746. mainlink_levels |= safe_to_exit_level;
  1747. DP_DEBUG("mainlink_level = 0x%x, safe_to_exit_level = 0x%x\n",
  1748. mainlink_levels, safe_to_exit_level);
  1749. dp_write(DP_MAINLINK_LEVELS, mainlink_levels);
  1750. }
  1751. /* panel related catalog functions */
  1752. static int dp_catalog_panel_timing_cfg(struct dp_catalog_panel *panel)
  1753. {
  1754. struct dp_catalog_private *catalog;
  1755. struct dp_io_data *io_data;
  1756. u32 offset = 0, reg;
  1757. if (!panel) {
  1758. DP_ERR("invalid input\n");
  1759. goto end;
  1760. }
  1761. if (panel->stream_id >= DP_STREAM_MAX) {
  1762. DP_ERR("invalid stream_id:%d\n", panel->stream_id);
  1763. goto end;
  1764. }
  1765. catalog = dp_catalog_get_priv(panel);
  1766. io_data = catalog->io.dp_link;
  1767. if (panel->stream_id == DP_STREAM_1)
  1768. offset = DP1_TOTAL_HOR_VER - DP_TOTAL_HOR_VER;
  1769. dp_write(DP_TOTAL_HOR_VER + offset, panel->total);
  1770. dp_write(DP_START_HOR_VER_FROM_SYNC + offset, panel->sync_start);
  1771. dp_write(DP_HSYNC_VSYNC_WIDTH_POLARITY + offset, panel->width_blanking);
  1772. dp_write(DP_ACTIVE_HOR_VER + offset, panel->dp_active);
  1773. if (panel->stream_id == DP_STREAM_0)
  1774. io_data = catalog->io.dp_p0;
  1775. else
  1776. io_data = catalog->io.dp_p1;
  1777. reg = dp_read(MMSS_DP_INTF_CONFIG);
  1778. if (panel->widebus_en)
  1779. reg |= BIT(4);
  1780. else
  1781. reg &= ~BIT(4);
  1782. dp_write(MMSS_DP_INTF_CONFIG, reg);
  1783. end:
  1784. return 0;
  1785. }
  1786. static void dp_catalog_hpd_config_hpd(struct dp_catalog_hpd *hpd, bool en)
  1787. {
  1788. struct dp_catalog_private *catalog;
  1789. struct dp_io_data *io_data;
  1790. if (!hpd) {
  1791. DP_ERR("invalid input\n");
  1792. return;
  1793. }
  1794. catalog = dp_catalog_get_priv(hpd);
  1795. io_data = catalog->io.dp_aux;
  1796. if (en) {
  1797. u32 reftimer = dp_read(DP_DP_HPD_REFTIMER);
  1798. /* Arm only the UNPLUG and HPD_IRQ interrupts */
  1799. dp_write(DP_DP_HPD_INT_ACK, 0xF);
  1800. dp_write(DP_DP_HPD_INT_MASK, 0xA);
  1801. /* Enable REFTIMER to count 1ms */
  1802. reftimer |= BIT(16);
  1803. dp_write(DP_DP_HPD_REFTIMER, reftimer);
  1804. /* Connect_time is 250us & disconnect_time is 2ms */
  1805. dp_write(DP_DP_HPD_EVENT_TIME_0, 0x3E800FA);
  1806. dp_write(DP_DP_HPD_EVENT_TIME_1, 0x1F407D0);
  1807. /* Enable HPD */
  1808. dp_write(DP_DP_HPD_CTRL, 0x1);
  1809. } else {
  1810. /* Disable HPD */
  1811. dp_write(DP_DP_HPD_CTRL, 0x0);
  1812. }
  1813. }
  1814. static u32 dp_catalog_hpd_get_interrupt(struct dp_catalog_hpd *hpd)
  1815. {
  1816. u32 isr = 0;
  1817. struct dp_catalog_private *catalog;
  1818. struct dp_io_data *io_data;
  1819. if (!hpd) {
  1820. DP_ERR("invalid input\n");
  1821. return isr;
  1822. }
  1823. catalog = dp_catalog_get_priv(hpd);
  1824. io_data = catalog->io.dp_aux;
  1825. isr = dp_read(DP_DP_HPD_INT_STATUS);
  1826. dp_write(DP_DP_HPD_INT_ACK, (isr & 0xf));
  1827. return isr;
  1828. }
  1829. static void dp_catalog_audio_init(struct dp_catalog_audio *audio)
  1830. {
  1831. struct dp_catalog_private *catalog;
  1832. static u32 sdp_map[][DP_AUDIO_SDP_HEADER_MAX] = {
  1833. {
  1834. MMSS_DP_AUDIO_STREAM_0,
  1835. MMSS_DP_AUDIO_STREAM_1,
  1836. MMSS_DP_AUDIO_STREAM_1,
  1837. },
  1838. {
  1839. MMSS_DP_AUDIO_TIMESTAMP_0,
  1840. MMSS_DP_AUDIO_TIMESTAMP_1,
  1841. MMSS_DP_AUDIO_TIMESTAMP_1,
  1842. },
  1843. {
  1844. MMSS_DP_AUDIO_INFOFRAME_0,
  1845. MMSS_DP_AUDIO_INFOFRAME_1,
  1846. MMSS_DP_AUDIO_INFOFRAME_1,
  1847. },
  1848. {
  1849. MMSS_DP_AUDIO_COPYMANAGEMENT_0,
  1850. MMSS_DP_AUDIO_COPYMANAGEMENT_1,
  1851. MMSS_DP_AUDIO_COPYMANAGEMENT_1,
  1852. },
  1853. {
  1854. MMSS_DP_AUDIO_ISRC_0,
  1855. MMSS_DP_AUDIO_ISRC_1,
  1856. MMSS_DP_AUDIO_ISRC_1,
  1857. },
  1858. };
  1859. if (!audio)
  1860. return;
  1861. catalog = dp_catalog_get_priv(audio);
  1862. catalog->audio_map = sdp_map;
  1863. }
  1864. static void dp_catalog_audio_config_sdp(struct dp_catalog_audio *audio)
  1865. {
  1866. struct dp_catalog_private *catalog;
  1867. struct dp_io_data *io_data;
  1868. u32 sdp_cfg = 0, sdp_cfg_off = 0;
  1869. u32 sdp_cfg2 = 0, sdp_cfg2_off = 0;
  1870. if (!audio)
  1871. return;
  1872. if (audio->stream_id >= DP_STREAM_MAX) {
  1873. DP_ERR("invalid stream id:%d\n", audio->stream_id);
  1874. return;
  1875. }
  1876. if (audio->stream_id == DP_STREAM_1) {
  1877. sdp_cfg_off = MMSS_DP1_SDP_CFG - MMSS_DP_SDP_CFG;
  1878. sdp_cfg2_off = MMSS_DP1_SDP_CFG2 - MMSS_DP_SDP_CFG2;
  1879. }
  1880. catalog = dp_catalog_get_priv(audio);
  1881. io_data = catalog->io.dp_link;
  1882. sdp_cfg = dp_read(MMSS_DP_SDP_CFG + sdp_cfg_off);
  1883. /* AUDIO_TIMESTAMP_SDP_EN */
  1884. sdp_cfg |= BIT(1);
  1885. /* AUDIO_STREAM_SDP_EN */
  1886. sdp_cfg |= BIT(2);
  1887. /* AUDIO_COPY_MANAGEMENT_SDP_EN */
  1888. sdp_cfg |= BIT(5);
  1889. /* AUDIO_ISRC_SDP_EN */
  1890. sdp_cfg |= BIT(6);
  1891. /* AUDIO_INFOFRAME_SDP_EN */
  1892. sdp_cfg |= BIT(20);
  1893. DP_DEBUG("sdp_cfg = 0x%x\n", sdp_cfg);
  1894. dp_write(MMSS_DP_SDP_CFG + sdp_cfg_off, sdp_cfg);
  1895. sdp_cfg2 = dp_read(MMSS_DP_SDP_CFG2 + sdp_cfg_off);
  1896. /* IFRM_REGSRC -> Do not use reg values */
  1897. sdp_cfg2 &= ~BIT(0);
  1898. /* AUDIO_STREAM_HB3_REGSRC-> Do not use reg values */
  1899. sdp_cfg2 &= ~BIT(1);
  1900. DP_DEBUG("sdp_cfg2 = 0x%x\n", sdp_cfg2);
  1901. dp_write(MMSS_DP_SDP_CFG2 + sdp_cfg_off, sdp_cfg2);
  1902. }
  1903. static void dp_catalog_audio_get_header(struct dp_catalog_audio *audio)
  1904. {
  1905. struct dp_catalog_private *catalog;
  1906. u32 (*sdp_map)[DP_AUDIO_SDP_HEADER_MAX];
  1907. struct dp_io_data *io_data;
  1908. enum dp_catalog_audio_sdp_type sdp;
  1909. enum dp_catalog_audio_header_type header;
  1910. if (!audio)
  1911. return;
  1912. catalog = dp_catalog_get_priv(audio);
  1913. io_data = catalog->io.dp_link;
  1914. sdp_map = catalog->audio_map;
  1915. sdp = audio->sdp_type;
  1916. header = audio->sdp_header;
  1917. audio->data = dp_read(sdp_map[sdp][header]);
  1918. }
  1919. static void dp_catalog_audio_set_header(struct dp_catalog_audio *audio)
  1920. {
  1921. struct dp_catalog_private *catalog;
  1922. u32 (*sdp_map)[DP_AUDIO_SDP_HEADER_MAX];
  1923. struct dp_io_data *io_data;
  1924. enum dp_catalog_audio_sdp_type sdp;
  1925. enum dp_catalog_audio_header_type header;
  1926. u32 data;
  1927. if (!audio)
  1928. return;
  1929. catalog = dp_catalog_get_priv(audio);
  1930. io_data = catalog->io.dp_link;
  1931. sdp_map = catalog->audio_map;
  1932. sdp = audio->sdp_type;
  1933. header = audio->sdp_header;
  1934. data = audio->data;
  1935. dp_write(sdp_map[sdp][header], data);
  1936. }
  1937. static void dp_catalog_audio_config_acr(struct dp_catalog_audio *audio)
  1938. {
  1939. struct dp_catalog_private *catalog;
  1940. struct dp_io_data *io_data;
  1941. u32 acr_ctrl, select;
  1942. catalog = dp_catalog_get_priv(audio);
  1943. select = audio->data;
  1944. io_data = catalog->io.dp_link;
  1945. acr_ctrl = select << 4 | BIT(31) | BIT(8) | BIT(14);
  1946. DP_DEBUG("select = 0x%x, acr_ctrl = 0x%x\n", select, acr_ctrl);
  1947. dp_write(MMSS_DP_AUDIO_ACR_CTRL, acr_ctrl);
  1948. }
  1949. static void dp_catalog_audio_enable(struct dp_catalog_audio *audio)
  1950. {
  1951. struct dp_catalog_private *catalog;
  1952. struct dp_io_data *io_data;
  1953. bool enable;
  1954. u32 audio_ctrl;
  1955. catalog = dp_catalog_get_priv(audio);
  1956. io_data = catalog->io.dp_link;
  1957. enable = !!audio->data;
  1958. audio_ctrl = dp_read(MMSS_DP_AUDIO_CFG);
  1959. if (enable)
  1960. audio_ctrl |= BIT(0);
  1961. else
  1962. audio_ctrl &= ~BIT(0);
  1963. DP_DEBUG("dp_audio_cfg = 0x%x\n", audio_ctrl);
  1964. dp_write(MMSS_DP_AUDIO_CFG, audio_ctrl);
  1965. /* make sure audio engine is disabled */
  1966. wmb();
  1967. }
  1968. static void dp_catalog_config_spd_header(struct dp_catalog_panel *panel)
  1969. {
  1970. struct dp_catalog_private *catalog;
  1971. struct dp_io_data *io_data;
  1972. u32 value, new_value, offset = 0;
  1973. u8 parity_byte;
  1974. if (!panel || panel->stream_id >= DP_STREAM_MAX)
  1975. return;
  1976. catalog = dp_catalog_get_priv(panel);
  1977. io_data = catalog->io.dp_link;
  1978. if (panel->stream_id == DP_STREAM_1)
  1979. offset = MMSS_DP1_GENERIC0_0 - MMSS_DP_GENERIC0_0;
  1980. /* Config header and parity byte 1 */
  1981. value = dp_read(MMSS_DP_GENERIC1_0 + offset);
  1982. new_value = 0x83;
  1983. parity_byte = dp_header_get_parity(new_value);
  1984. value |= ((new_value << HEADER_BYTE_1_BIT)
  1985. | (parity_byte << PARITY_BYTE_1_BIT));
  1986. DP_DEBUG("Header Byte 1: value = 0x%x, parity_byte = 0x%x\n",
  1987. value, parity_byte);
  1988. dp_write(MMSS_DP_GENERIC1_0 + offset, value);
  1989. /* Config header and parity byte 2 */
  1990. value = dp_read(MMSS_DP_GENERIC1_1 + offset);
  1991. new_value = 0x1b;
  1992. parity_byte = dp_header_get_parity(new_value);
  1993. value |= ((new_value << HEADER_BYTE_2_BIT)
  1994. | (parity_byte << PARITY_BYTE_2_BIT));
  1995. DP_DEBUG("Header Byte 2: value = 0x%x, parity_byte = 0x%x\n",
  1996. value, parity_byte);
  1997. dp_write(MMSS_DP_GENERIC1_1 + offset, value);
  1998. /* Config header and parity byte 3 */
  1999. value = dp_read(MMSS_DP_GENERIC1_1 + offset);
  2000. new_value = (0x0 | (0x12 << 2));
  2001. parity_byte = dp_header_get_parity(new_value);
  2002. value |= ((new_value << HEADER_BYTE_3_BIT)
  2003. | (parity_byte << PARITY_BYTE_3_BIT));
  2004. DP_DEBUG("Header Byte 3: value = 0x%x, parity_byte = 0x%x\n",
  2005. new_value, parity_byte);
  2006. dp_write(MMSS_DP_GENERIC1_1 + offset, value);
  2007. }
  2008. static void dp_catalog_panel_config_spd(struct dp_catalog_panel *panel)
  2009. {
  2010. struct dp_catalog_private *catalog;
  2011. struct dp_io_data *io_data;
  2012. u32 spd_cfg = 0, spd_cfg2 = 0;
  2013. u8 *vendor = NULL, *product = NULL;
  2014. u32 offset = 0;
  2015. u32 sdp_cfg_off = 0;
  2016. u32 sdp_cfg2_off = 0;
  2017. /*
  2018. * Source Device Information
  2019. * 00h unknown
  2020. * 01h Digital STB
  2021. * 02h DVD
  2022. * 03h D-VHS
  2023. * 04h HDD Video
  2024. * 05h DVC
  2025. * 06h DSC
  2026. * 07h Video CD
  2027. * 08h Game
  2028. * 09h PC general
  2029. * 0ah Bluray-Disc
  2030. * 0bh Super Audio CD
  2031. * 0ch HD DVD
  2032. * 0dh PMP
  2033. * 0eh-ffh reserved
  2034. */
  2035. u32 device_type = 0;
  2036. if (!panel || panel->stream_id >= DP_STREAM_MAX)
  2037. return;
  2038. catalog = dp_catalog_get_priv(panel);
  2039. io_data = catalog->io.dp_link;
  2040. if (panel->stream_id == DP_STREAM_1)
  2041. offset = MMSS_DP1_GENERIC0_0 - MMSS_DP_GENERIC0_0;
  2042. dp_catalog_config_spd_header(panel);
  2043. vendor = panel->spd_vendor_name;
  2044. product = panel->spd_product_description;
  2045. dp_write(MMSS_DP_GENERIC1_2 + offset,
  2046. ((vendor[0] & 0x7f) |
  2047. ((vendor[1] & 0x7f) << 8) |
  2048. ((vendor[2] & 0x7f) << 16) |
  2049. ((vendor[3] & 0x7f) << 24)));
  2050. dp_write(MMSS_DP_GENERIC1_3 + offset,
  2051. ((vendor[4] & 0x7f) |
  2052. ((vendor[5] & 0x7f) << 8) |
  2053. ((vendor[6] & 0x7f) << 16) |
  2054. ((vendor[7] & 0x7f) << 24)));
  2055. dp_write(MMSS_DP_GENERIC1_4 + offset,
  2056. ((product[0] & 0x7f) |
  2057. ((product[1] & 0x7f) << 8) |
  2058. ((product[2] & 0x7f) << 16) |
  2059. ((product[3] & 0x7f) << 24)));
  2060. dp_write(MMSS_DP_GENERIC1_5 + offset,
  2061. ((product[4] & 0x7f) |
  2062. ((product[5] & 0x7f) << 8) |
  2063. ((product[6] & 0x7f) << 16) |
  2064. ((product[7] & 0x7f) << 24)));
  2065. dp_write(MMSS_DP_GENERIC1_6 + offset,
  2066. ((product[8] & 0x7f) |
  2067. ((product[9] & 0x7f) << 8) |
  2068. ((product[10] & 0x7f) << 16) |
  2069. ((product[11] & 0x7f) << 24)));
  2070. dp_write(MMSS_DP_GENERIC1_7 + offset,
  2071. ((product[12] & 0x7f) |
  2072. ((product[13] & 0x7f) << 8) |
  2073. ((product[14] & 0x7f) << 16) |
  2074. ((product[15] & 0x7f) << 24)));
  2075. dp_write(MMSS_DP_GENERIC1_8 + offset, device_type);
  2076. dp_write(MMSS_DP_GENERIC1_9 + offset, 0x00);
  2077. if (panel->stream_id == DP_STREAM_1) {
  2078. sdp_cfg_off = MMSS_DP1_SDP_CFG - MMSS_DP_SDP_CFG;
  2079. sdp_cfg2_off = MMSS_DP1_SDP_CFG2 - MMSS_DP_SDP_CFG2;
  2080. }
  2081. spd_cfg = dp_read(MMSS_DP_SDP_CFG + sdp_cfg_off);
  2082. /* GENERIC1_SDP for SPD Infoframe */
  2083. spd_cfg |= BIT(18);
  2084. dp_write(MMSS_DP_SDP_CFG + sdp_cfg_off, spd_cfg);
  2085. spd_cfg2 = dp_read(MMSS_DP_SDP_CFG2 + sdp_cfg2_off);
  2086. /* 28 data bytes for SPD Infoframe with GENERIC1 set */
  2087. spd_cfg2 |= BIT(17);
  2088. dp_write(MMSS_DP_SDP_CFG2 + sdp_cfg2_off, spd_cfg2);
  2089. dp_catalog_panel_sdp_update(panel);
  2090. }
  2091. static void dp_catalog_get_io_buf(struct dp_catalog_private *catalog)
  2092. {
  2093. struct dp_parser *parser = catalog->parser;
  2094. dp_catalog_fill_io_buf(dp_ahb);
  2095. dp_catalog_fill_io_buf(dp_aux);
  2096. dp_catalog_fill_io_buf(dp_link);
  2097. dp_catalog_fill_io_buf(dp_p0);
  2098. dp_catalog_fill_io_buf(dp_phy);
  2099. dp_catalog_fill_io_buf(dp_ln_tx0);
  2100. dp_catalog_fill_io_buf(dp_ln_tx1);
  2101. dp_catalog_fill_io_buf(dp_pll);
  2102. dp_catalog_fill_io_buf(usb3_dp_com);
  2103. dp_catalog_fill_io_buf(dp_mmss_cc);
  2104. dp_catalog_fill_io_buf(hdcp_physical);
  2105. dp_catalog_fill_io_buf(dp_p1);
  2106. dp_catalog_fill_io_buf(dp_tcsr);
  2107. }
  2108. static void dp_catalog_get_io(struct dp_catalog_private *catalog)
  2109. {
  2110. struct dp_parser *parser = catalog->parser;
  2111. dp_catalog_fill_io(dp_ahb);
  2112. dp_catalog_fill_io(dp_aux);
  2113. dp_catalog_fill_io(dp_link);
  2114. dp_catalog_fill_io(dp_p0);
  2115. dp_catalog_fill_io(dp_phy);
  2116. dp_catalog_fill_io(dp_ln_tx0);
  2117. dp_catalog_fill_io(dp_ln_tx1);
  2118. dp_catalog_fill_io(dp_pll);
  2119. dp_catalog_fill_io(usb3_dp_com);
  2120. dp_catalog_fill_io(dp_mmss_cc);
  2121. dp_catalog_fill_io(hdcp_physical);
  2122. dp_catalog_fill_io(dp_p1);
  2123. dp_catalog_fill_io(dp_tcsr);
  2124. }
  2125. static void dp_catalog_set_exe_mode(struct dp_catalog *dp_catalog, char *mode)
  2126. {
  2127. struct dp_catalog_private *catalog;
  2128. if (!dp_catalog) {
  2129. DP_ERR("invalid input\n");
  2130. return;
  2131. }
  2132. catalog = container_of(dp_catalog, struct dp_catalog_private,
  2133. dp_catalog);
  2134. strlcpy(catalog->exe_mode, mode, sizeof(catalog->exe_mode));
  2135. if (!strcmp(catalog->exe_mode, "hw"))
  2136. catalog->parser->clear_io_buf(catalog->parser);
  2137. else
  2138. dp_catalog_get_io_buf(catalog);
  2139. if (!strcmp(catalog->exe_mode, "hw") ||
  2140. !strcmp(catalog->exe_mode, "all")) {
  2141. catalog->read = dp_read_hw;
  2142. catalog->write = dp_write_hw;
  2143. dp_catalog->sub->read = dp_read_sub_hw;
  2144. dp_catalog->sub->write = dp_write_sub_hw;
  2145. } else {
  2146. catalog->read = dp_read_sw;
  2147. catalog->write = dp_write_sw;
  2148. dp_catalog->sub->read = dp_read_sub_sw;
  2149. dp_catalog->sub->write = dp_write_sub_sw;
  2150. }
  2151. }
  2152. static int dp_catalog_init(struct device *dev, struct dp_catalog *dp_catalog,
  2153. struct dp_parser *parser)
  2154. {
  2155. int rc = 0;
  2156. struct dp_catalog_private *catalog = container_of(dp_catalog,
  2157. struct dp_catalog_private, dp_catalog);
  2158. switch (parser->hw_cfg.phy_version) {
  2159. case DP_PHY_VERSION_4_2_0:
  2160. dp_catalog->sub = dp_catalog_get_v420(dev, dp_catalog,
  2161. &catalog->io);
  2162. break;
  2163. case DP_PHY_VERSION_2_0_0:
  2164. dp_catalog->sub = dp_catalog_get_v200(dev, dp_catalog,
  2165. &catalog->io);
  2166. break;
  2167. default:
  2168. goto end;
  2169. }
  2170. if (IS_ERR(dp_catalog->sub)) {
  2171. rc = PTR_ERR(dp_catalog->sub);
  2172. dp_catalog->sub = NULL;
  2173. } else {
  2174. dp_catalog->sub->read = dp_read_sub_hw;
  2175. dp_catalog->sub->write = dp_write_sub_hw;
  2176. }
  2177. end:
  2178. return rc;
  2179. }
  2180. void dp_catalog_put(struct dp_catalog *dp_catalog)
  2181. {
  2182. struct dp_catalog_private *catalog;
  2183. if (!dp_catalog)
  2184. return;
  2185. catalog = container_of(dp_catalog, struct dp_catalog_private,
  2186. dp_catalog);
  2187. if (dp_catalog->sub && dp_catalog->sub->put)
  2188. dp_catalog->sub->put(dp_catalog);
  2189. catalog->parser->clear_io_buf(catalog->parser);
  2190. devm_kfree(catalog->dev, catalog);
  2191. }
  2192. struct dp_catalog *dp_catalog_get(struct device *dev, struct dp_parser *parser)
  2193. {
  2194. int rc = 0;
  2195. struct dp_catalog *dp_catalog;
  2196. struct dp_catalog_private *catalog;
  2197. struct dp_catalog_aux aux = {
  2198. .read_data = dp_catalog_aux_read_data,
  2199. .write_data = dp_catalog_aux_write_data,
  2200. .write_trans = dp_catalog_aux_write_trans,
  2201. .clear_trans = dp_catalog_aux_clear_trans,
  2202. .reset = dp_catalog_aux_reset,
  2203. .update_aux_cfg = dp_catalog_aux_update_cfg,
  2204. .enable = dp_catalog_aux_enable,
  2205. .setup = dp_catalog_aux_setup,
  2206. .get_irq = dp_catalog_aux_get_irq,
  2207. .clear_hw_interrupts = dp_catalog_aux_clear_hw_interrupts,
  2208. };
  2209. struct dp_catalog_ctrl ctrl = {
  2210. .state_ctrl = dp_catalog_ctrl_state_ctrl,
  2211. .config_ctrl = dp_catalog_ctrl_config_ctrl,
  2212. .lane_mapping = dp_catalog_ctrl_lane_mapping,
  2213. .lane_pnswap = dp_catalog_ctrl_lane_pnswap,
  2214. .mainlink_ctrl = dp_catalog_ctrl_mainlink_ctrl,
  2215. .set_pattern = dp_catalog_ctrl_set_pattern,
  2216. .reset = dp_catalog_ctrl_reset,
  2217. .usb_reset = dp_catalog_ctrl_usb_reset,
  2218. .mainlink_ready = dp_catalog_ctrl_mainlink_ready,
  2219. .enable_irq = dp_catalog_ctrl_enable_irq,
  2220. .phy_reset = dp_catalog_ctrl_phy_reset,
  2221. .phy_lane_cfg = dp_catalog_ctrl_phy_lane_cfg,
  2222. .update_vx_px = dp_catalog_ctrl_update_vx_px,
  2223. .get_interrupt = dp_catalog_ctrl_get_interrupt,
  2224. .read_hdcp_status = dp_catalog_ctrl_read_hdcp_status,
  2225. .send_phy_pattern = dp_catalog_ctrl_send_phy_pattern,
  2226. .read_phy_pattern = dp_catalog_ctrl_read_phy_pattern,
  2227. .mst_config = dp_catalog_ctrl_mst_config,
  2228. .trigger_act = dp_catalog_ctrl_trigger_act,
  2229. .read_act_complete_sts = dp_catalog_ctrl_read_act_complete_sts,
  2230. .channel_alloc = dp_catalog_ctrl_channel_alloc,
  2231. .update_rg = dp_catalog_ctrl_update_rg,
  2232. .channel_dealloc = dp_catalog_ctrl_channel_dealloc,
  2233. .fec_config = dp_catalog_ctrl_fec_config,
  2234. .mainlink_levels = dp_catalog_ctrl_mainlink_levels,
  2235. .late_phy_init = dp_catalog_ctrl_late_phy_init,
  2236. };
  2237. struct dp_catalog_hpd hpd = {
  2238. .config_hpd = dp_catalog_hpd_config_hpd,
  2239. .get_interrupt = dp_catalog_hpd_get_interrupt,
  2240. };
  2241. struct dp_catalog_audio audio = {
  2242. .init = dp_catalog_audio_init,
  2243. .config_acr = dp_catalog_audio_config_acr,
  2244. .enable = dp_catalog_audio_enable,
  2245. .config_sdp = dp_catalog_audio_config_sdp,
  2246. .set_header = dp_catalog_audio_set_header,
  2247. .get_header = dp_catalog_audio_get_header,
  2248. };
  2249. struct dp_catalog_panel panel = {
  2250. .timing_cfg = dp_catalog_panel_timing_cfg,
  2251. .config_hdr = dp_catalog_panel_config_hdr,
  2252. .config_sdp = dp_catalog_panel_config_sdp,
  2253. .tpg_config = dp_catalog_panel_tpg_cfg,
  2254. .config_spd = dp_catalog_panel_config_spd,
  2255. .config_misc = dp_catalog_panel_config_misc,
  2256. .set_colorspace = dp_catalog_panel_set_colorspace,
  2257. .config_msa = dp_catalog_panel_config_msa,
  2258. .update_transfer_unit = dp_catalog_panel_update_transfer_unit,
  2259. .config_ctrl = dp_catalog_panel_config_ctrl,
  2260. .config_dto = dp_catalog_panel_config_dto,
  2261. .dsc_cfg = dp_catalog_panel_dsc_cfg,
  2262. .pps_flush = dp_catalog_panel_pps_flush,
  2263. .dhdr_flush = dp_catalog_panel_dhdr_flush,
  2264. .dhdr_busy = dp_catalog_panel_dhdr_busy,
  2265. };
  2266. if (!dev || !parser) {
  2267. DP_ERR("invalid input\n");
  2268. rc = -EINVAL;
  2269. goto error;
  2270. }
  2271. catalog = devm_kzalloc(dev, sizeof(*catalog), GFP_KERNEL);
  2272. if (!catalog) {
  2273. rc = -ENOMEM;
  2274. goto error;
  2275. }
  2276. catalog->dev = dev;
  2277. catalog->parser = parser;
  2278. catalog->read = dp_read_hw;
  2279. catalog->write = dp_write_hw;
  2280. dp_catalog_get_io(catalog);
  2281. strlcpy(catalog->exe_mode, "hw", sizeof(catalog->exe_mode));
  2282. dp_catalog = &catalog->dp_catalog;
  2283. dp_catalog->aux = aux;
  2284. dp_catalog->ctrl = ctrl;
  2285. dp_catalog->hpd = hpd;
  2286. dp_catalog->audio = audio;
  2287. dp_catalog->panel = panel;
  2288. rc = dp_catalog_init(dev, dp_catalog, parser);
  2289. if (rc) {
  2290. dp_catalog_put(dp_catalog);
  2291. goto error;
  2292. }
  2293. dp_catalog->set_exe_mode = dp_catalog_set_exe_mode;
  2294. dp_catalog->get_reg_dump = dp_catalog_reg_dump;
  2295. return dp_catalog;
  2296. error:
  2297. return ERR_PTR(rc);
  2298. }