cfg_dp.h 59 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031
  1. /*
  2. * Copyright (c) 2018-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. /**
  20. * DOC: This file contains definitions of Data Path configuration.
  21. */
  22. #ifndef _CFG_DP_H_
  23. #define _CFG_DP_H_
  24. #include "cfg_define.h"
  25. #include "wlan_init_cfg.h"
  26. #define WLAN_CFG_MAX_CLIENTS 64
  27. #define WLAN_CFG_MAX_CLIENTS_MIN 8
  28. #define WLAN_CFG_MAX_CLIENTS_MAX 64
  29. /* Change this to a lower value to enforce scattered idle list mode */
  30. #define WLAN_CFG_MAX_ALLOC_SIZE 0x200000
  31. #define WLAN_CFG_MAX_ALLOC_SIZE_MIN 0x80000
  32. #define WLAN_CFG_MAX_ALLOC_SIZE_MAX 0x200000
  33. #if defined(QCA_LL_TX_FLOW_CONTROL_V2) || \
  34. defined(QCA_LL_PDEV_TX_FLOW_CONTROL)
  35. #define WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET 10
  36. #define WLAN_CFG_TX_FLOW_STOP_QUEUE_TH 15
  37. #else
  38. #define WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET 0
  39. #define WLAN_CFG_TX_FLOW_STOP_QUEUE_TH 0
  40. #endif
  41. #define WLAN_CFG_PER_PDEV_TX_RING_MIN 0
  42. #define WLAN_CFG_PER_PDEV_TX_RING_MAX 1
  43. #ifdef IPA_OFFLOAD
  44. /* Size of TCL TX Ring */
  45. #if defined(TX_TO_NPEERS_INC_TX_DESCS)
  46. #define WLAN_CFG_TX_RING_SIZE 2048
  47. #else
  48. #define WLAN_CFG_TX_RING_SIZE 1024
  49. #endif
  50. #define WLAN_CFG_IPA_TX_RING_SIZE_MIN 512
  51. #define WLAN_CFG_IPA_TX_RING_SIZE 1024
  52. #define WLAN_CFG_IPA_TX_RING_SIZE_MAX 0x80000
  53. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE_MIN 512
  54. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE 1024
  55. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE_MAX 0x80000
  56. #ifdef IPA_WDI3_TX_TWO_PIPES
  57. #ifdef WLAN_MEMORY_OPT
  58. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE_MIN 128
  59. #else
  60. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE_MIN 512
  61. #endif
  62. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE 1024
  63. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE_MAX 0x80000
  64. #ifdef WLAN_MEMORY_OPT
  65. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MIN 128
  66. #else
  67. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MIN 512
  68. #endif
  69. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE 1024
  70. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MAX 0x80000
  71. #endif
  72. #define WLAN_CFG_PER_PDEV_TX_RING 0
  73. #define WLAN_CFG_IPA_UC_TX_BUF_SIZE 2048
  74. #define WLAN_CFG_IPA_UC_TX_PARTITION_BASE 3000
  75. #define WLAN_CFG_IPA_UC_RX_IND_RING_COUNT 1024
  76. #else
  77. #define WLAN_CFG_TX_RING_SIZE 512
  78. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  79. #define WLAN_CFG_PER_PDEV_TX_RING 1
  80. #else
  81. #define WLAN_CFG_PER_PDEV_TX_RING 0
  82. #endif
  83. #define WLAN_CFG_IPA_UC_TX_BUF_SIZE 0
  84. #define WLAN_CFG_IPA_UC_TX_PARTITION_BASE 0
  85. #define WLAN_CFG_IPA_UC_RX_IND_RING_COUNT 0
  86. #endif /* IPA_OFFLOAD */
  87. #define WLAN_CFG_TIME_CONTROL_BP 3000
  88. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  89. #define WLAN_CFG_PER_PDEV_RX_RING 0
  90. #define WLAN_CFG_PER_PDEV_LMAC_RING 0
  91. #define WLAN_LRO_ENABLE 0
  92. #if defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_WCN6450)
  93. #define WLAN_CFG_MAC_PER_TARGET 1
  94. #else
  95. #define WLAN_CFG_MAC_PER_TARGET 2
  96. #endif
  97. #if defined(TX_TO_NPEERS_INC_TX_DESCS)
  98. #define WLAN_CFG_TX_COMP_RING_SIZE 4096
  99. /* Tx Descriptor and Tx Extension Descriptor pool sizes */
  100. #define WLAN_CFG_NUM_TX_DESC 4096
  101. #define WLAN_CFG_NUM_TX_EXT_DESC 4096
  102. #else
  103. #define WLAN_CFG_TX_COMP_RING_SIZE 1024
  104. /* Tx Descriptor and Tx Extension Descriptor pool sizes */
  105. #define WLAN_CFG_NUM_TX_DESC 1024
  106. #define WLAN_CFG_NUM_TX_EXT_DESC 1024
  107. #endif
  108. /* Interrupt Mitigation - Batch threshold in terms of number of frames */
  109. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX 1
  110. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER 1
  111. /* Interrupt Mitigation - Timer threshold in us */
  112. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX 8
  113. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER 8
  114. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  115. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX \
  116. WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING
  117. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX \
  118. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING
  119. #else
  120. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX 1
  121. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX 8
  122. #endif
  123. #endif /* WLAN_MAX_PDEVS */
  124. #define WLAN_CFG_INT_BATCH_THRESHOLD_PPE2TCL 0
  125. #define WLAN_CFG_INT_TIMER_THRESHOLD_PPE2TCL 30
  126. #ifdef NBUF_MEMORY_DEBUG
  127. #define WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT 0xFFFF
  128. #else
  129. #define WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT 0x1FFFF
  130. #endif
  131. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD \
  132. WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT
  133. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD_MIN 0
  134. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD_MAX 0x200000
  135. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD \
  136. WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT
  137. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD_MIN 100
  138. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD_MAX 0x200000
  139. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING 256
  140. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING 512
  141. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING 0
  142. #define WLAN_CFG_PER_PDEV_RX_RING_MIN 0
  143. #define WLAN_CFG_PER_PDEV_RX_RING_MAX 0
  144. #define WLAN_CFG_PER_PDEV_LMAC_RING_MIN 0
  145. #define WLAN_CFG_PER_PDEV_LMAC_RING_MAX 1
  146. #define WLAN_CFG_TX_RING_SIZE_MIN 512
  147. #define WLAN_CFG_TX_RING_SIZE_MAX 0x80000
  148. #define WLAN_CFG_TIME_CONTROL_BP_MIN 3000
  149. #define WLAN_CFG_TIME_CONTROL_BP_MAX 1800000
  150. #define WLAN_CFG_TX_COMP_RING_SIZE_MIN 512
  151. #define WLAN_CFG_TX_COMP_RING_SIZE_MAX 0x80000
  152. #define WLAN_CFG_NUM_TX_DESC_MIN 16
  153. #define WLAN_CFG_NUM_TX_DESC_MAX 0x10000
  154. #define WLAN_CFG_NUM_TX_SPL_DESC 1024
  155. #define WLAN_CFG_NUM_TX_SPL_DESC_MIN 0
  156. #define WLAN_CFG_NUM_TX_SPL_DESC_MAX 0x1000
  157. #define WLAN_CFG_NUM_TX_EXT_DESC_MIN 16
  158. #define WLAN_CFG_NUM_TX_EXT_DESC_MAX 0x80000
  159. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX_MIN 1
  160. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX_MAX 256
  161. #define WLAN_CFG_INT_BATCH_THRESHOLD_PPE2TCL_MIN 0
  162. #define WLAN_CFG_INT_BATCH_THRESHOLD_PPE2TCL_MAX 1024
  163. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX_MIN 0
  164. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX_MAX 128
  165. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING_MIN 1
  166. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING_MAX 128
  167. #define WLAN_CFG_INT_BATCH_THRESHOLD_WBM_RELEASE_RING_MIN 1
  168. #define WLAN_CFG_INT_BATCH_THRESHOLD_WBM_RELEASE_RING_MAX 128
  169. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MIN 1
  170. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MAX 1
  171. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX_MIN 8
  172. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX_MAX 1000
  173. #define WLAN_CFG_INT_TIMER_THRESHOLD_PPE2TCL_MIN 8
  174. #define WLAN_CFG_INT_TIMER_THRESHOLD_PPE2TCL_MAX 1000
  175. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX_MIN 8
  176. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX_MAX 500
  177. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MIN 8
  178. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MAX 1000
  179. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MIN 8
  180. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MAX 512
  181. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MIN 8
  182. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MAX 500
  183. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE 0x2000
  184. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE_MIN 0x2000
  185. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE_MAX 0xc000
  186. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  187. /* Per vdev pools */
  188. #define WLAN_CFG_NUM_TX_DESC_POOL 3
  189. #define WLAN_CFG_NUM_TXEXT_DESC_POOL 3
  190. #else /* QCA_LL_TX_FLOW_CONTROL_V2 */
  191. #ifdef TX_PER_PDEV_DESC_POOL
  192. #define WLAN_CFG_NUM_TX_DESC_POOL MAX_PDEV_CNT
  193. #define WLAN_CFG_NUM_TXEXT_DESC_POOL MAX_PDEV_CNT
  194. #else /* TX_PER_PDEV_DESC_POOL */
  195. #define WLAN_CFG_NUM_TX_DESC_POOL 3
  196. #define WLAN_CFG_NUM_TXEXT_DESC_POOL 3
  197. #endif /* TX_PER_PDEV_DESC_POOL */
  198. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  199. #define WLAN_CFG_NUM_TXEXT_DESC_POOL_MIN 1
  200. #define WLAN_CFG_NUM_TXEXT_DESC_POOL_MAX 4
  201. #define WLAN_CFG_HTT_PKT_TYPE 2
  202. #define WLAN_CFG_HTT_PKT_TYPE_MIN 2
  203. #define WLAN_CFG_HTT_PKT_TYPE_MAX 2
  204. #define WLAN_CFG_MAX_PEER_ID 64
  205. #define WLAN_CFG_MAX_PEER_ID_MIN 64
  206. #define WLAN_CFG_MAX_PEER_ID_MAX 64
  207. #define WLAN_CFG_RX_DEFRAG_TIMEOUT 100
  208. #define WLAN_CFG_RX_DEFRAG_TIMEOUT_MIN 100
  209. #define WLAN_CFG_RX_DEFRAG_TIMEOUT_MAX 100
  210. #define WLAN_CFG_NUM_TCL_DATA_RINGS 3
  211. #define WLAN_CFG_NUM_TCL_DATA_RINGS_MIN 1
  212. #define WLAN_CFG_NUM_TCL_DATA_RINGS_MAX MAX_TCL_DATA_RINGS
  213. #define WLAN_CFG_NUM_TX_COMP_RINGS WLAN_CFG_NUM_TCL_DATA_RINGS
  214. #define WLAN_CFG_NUM_TX_COMP_RINGS_MIN WLAN_CFG_NUM_TCL_DATA_RINGS_MIN
  215. #define WLAN_CFG_NUM_TX_COMP_RINGS_MAX WLAN_CFG_NUM_TCL_DATA_RINGS_MAX
  216. #if defined(CONFIG_BERYLLIUM)
  217. #define WLAN_CFG_NUM_REO_DEST_RING 8
  218. #else
  219. #define WLAN_CFG_NUM_REO_DEST_RING 4
  220. #endif
  221. #define WLAN_CFG_NUM_REO_DEST_RING_MIN 4
  222. #define WLAN_CFG_NUM_REO_DEST_RING_MAX MAX_REO_DEST_RINGS
  223. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS 2
  224. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MIN 1
  225. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MAX 3
  226. #define WLAN_CFG_NSS_NUM_REO_DEST_RING 2
  227. #define WLAN_CFG_NSS_NUM_REO_DEST_RING_MIN 1
  228. #define WLAN_CFG_NSS_NUM_REO_DEST_RING_MAX 3
  229. #define WLAN_CFG_WBM_RELEASE_RING_SIZE 1024
  230. #define WLAN_CFG_WBM_RELEASE_RING_SIZE_MIN 64
  231. #define WLAN_CFG_WBM_RELEASE_RING_SIZE_MAX 1024
  232. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE 512
  233. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MIN 32
  234. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MAX 512
  235. #define WLAN_CFG_TCL_STATUS_RING_SIZE 32
  236. #define WLAN_CFG_TCL_STATUS_RING_SIZE_MIN 32
  237. #define WLAN_CFG_TCL_STATUS_RING_SIZE_MAX 32
  238. #if defined(QCA_WIFI_QCA6290)
  239. #define WLAN_CFG_REO_DST_RING_SIZE 1024
  240. #else
  241. #define WLAN_CFG_REO_DST_RING_SIZE 2048
  242. #endif
  243. #define WLAN_CFG_REO_DST_RING_SIZE_MIN 8
  244. #define WLAN_CFG_REO_DST_RING_SIZE_MAX 8192
  245. #define WLAN_CFG_REO_REINJECT_RING_SIZE 128
  246. #define WLAN_CFG_REO_REINJECT_RING_SIZE_MIN 32
  247. #define WLAN_CFG_REO_REINJECT_RING_SIZE_MAX 128
  248. #define WLAN_CFG_RX_RELEASE_RING_SIZE 1024
  249. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MIN 8
  250. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  251. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  252. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MAX 1024
  253. #else
  254. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MAX 32768
  255. #endif
  256. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE 256
  257. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE_MIN 128
  258. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE_MAX 512
  259. #define WLAN_CFG_REO_CMD_RING_SIZE 128
  260. #define WLAN_CFG_REO_CMD_RING_SIZE_MIN 64
  261. #define WLAN_CFG_REO_CMD_RING_SIZE_MAX 128
  262. #define WLAN_CFG_REO_STATUS_RING_SIZE 256
  263. #define WLAN_CFG_REO_STATUS_RING_SIZE_MIN 128
  264. #define WLAN_CFG_REO_STATUS_RING_SIZE_MAX 2048
  265. #define WLAN_CFG_RXDMA_BUF_RING_SIZE 1024
  266. #ifdef WLAN_MEMORY_OPT
  267. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN 128
  268. #else
  269. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN 1024
  270. #endif
  271. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX 4096
  272. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE 4096
  273. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE_MIN 16
  274. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE_MAX 16384
  275. #define WLAN_CFG_TX_DESC_LIMIT_0 0
  276. #define WLAN_CFG_TX_DESC_LIMIT_0_MIN 4096
  277. #define WLAN_CFG_TX_DESC_LIMIT_0_MAX 32768
  278. #define WLAN_CFG_TX_DESC_LIMIT_1 0
  279. #define WLAN_CFG_TX_DESC_LIMIT_1_MIN 4096
  280. #define WLAN_CFG_TX_DESC_LIMIT_1_MAX 32768
  281. #define WLAN_CFG_TX_DESC_LIMIT_2 0
  282. #define WLAN_CFG_TX_DESC_LIMIT_2_MIN 4096
  283. #define WLAN_CFG_TX_DESC_LIMIT_2_MAX 32768
  284. #define WLAN_CFG_TX_DEVICE_LIMIT 65536
  285. #define WLAN_CFG_TX_DEVICE_LIMIT_MIN 16384
  286. #define WLAN_CFG_TX_DEVICE_LIMIT_MAX 65536
  287. #define WLAN_CFG_TX_SPL_DEVICE_LIMIT 1024
  288. #define WLAN_CFG_TX_SPL_DEVICE_LIMIT_MIN 0
  289. #define WLAN_CFG_TX_SPL_DEVICE_LIMIT_MAX 4096
  290. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE 1024
  291. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE_MIN 128
  292. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE_MAX 1024
  293. #define WLAN_CFG_TX_DESC_GLOBAL_COUNT 0xC000
  294. #define WLAN_CFG_TX_DESC_GLOBAL_COUNT_MIN 0x8000
  295. #define WLAN_CFG_TX_DESC_GLOBAL_COUNT_MAX 0x60000
  296. #define WLAN_CFG_SPCL_TX_DESC_GLOBAL_COUNT 0x400
  297. #define WLAN_CFG_SPCL_TX_DESC_GLOBAL_COUNT_MIN 0x400
  298. #define WLAN_CFG_SPCL_TX_DESC_GLOBAL_COUNT_MAX 0x1000
  299. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE 4096
  300. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MIN 16
  301. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MAX 8192
  302. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE 4096
  303. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MIN 16
  304. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MAX 8192
  305. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE 2048
  306. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MIN 48
  307. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MAX 8192
  308. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE 2048
  309. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MIN 48
  310. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MAX 8192
  311. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE 1024
  312. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MIN 16
  313. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MAX 8192
  314. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE 4096
  315. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MIN 4096
  316. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MAX 16384
  317. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE 1024
  318. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MIN 1024
  319. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MAX 8192
  320. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE 32
  321. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MIN 0
  322. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MAX 256
  323. /*
  324. * Allocate as many RX descriptors as buffers in the SW2RXDMA
  325. * ring. This value may need to be tuned later.
  326. */
  327. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  328. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 1
  329. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  330. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 1
  331. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 4096
  332. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 1024
  333. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 16384
  334. /*
  335. * For low memory AP cases using 1 will reduce the rx descriptors memory req
  336. */
  337. #elif defined(QCA_LOWMEM_CONFIG) || defined(QCA_512M_CONFIG)
  338. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 1
  339. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  340. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 3
  341. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 4096
  342. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 1024
  343. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 16384
  344. /*
  345. * AP use cases need to allocate more RX Descriptors than the number of
  346. * entries available in the SW2RXDMA buffer replenish ring. This is to account
  347. * for frames sitting in REO queues, HW-HW DMA rings etc. Hence using a
  348. * multiplication factor of 3, to allocate three times as many RX descriptors
  349. * as RX buffers.
  350. */
  351. #else
  352. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 3
  353. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  354. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 3
  355. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 12288
  356. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 4096
  357. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 16384
  358. #endif
  359. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE 16384
  360. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MIN 1
  361. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MAX 16384
  362. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_DEFAULT 128
  363. #define WLAN_CFG_PKTLOG_BUFFER_SIZE 10
  364. #define WLAN_CFG_PKTLOG_MIN_BUFFER_SIZE 1
  365. #define WLAN_CFG_PKTLOG_MAX_BUFFER_SIZE 10
  366. #ifdef IPA_OFFLOAD
  367. #define WLAN_CFG_NUM_REO_RINGS_MAP 0x7
  368. #else
  369. #define WLAN_CFG_NUM_REO_RINGS_MAP 0xF
  370. #endif
  371. #define WLAN_CFG_NUM_REO_RINGS_MAP_MIN 0x1
  372. #if defined(CONFIG_BERYLLIUM)
  373. #define WLAN_CFG_NUM_REO_RINGS_MAP_MAX 0xFF
  374. #else
  375. #define WLAN_CFG_NUM_REO_RINGS_MAP_MAX 0xF
  376. #endif
  377. #define WLAN_CFG_RADIO_0_DEFAULT_REO 0x1
  378. #define WLAN_CFG_RADIO_1_DEFAULT_REO 0x2
  379. #define WLAN_CFG_RADIO_2_DEFAULT_REO 0x3
  380. #define WLAN_CFG_RADIO_DEFAULT_REO_MIN 0x1
  381. #define WLAN_CFG_RADIO_DEFAULT_REO_MAX 0x4
  382. #define WLAN_CFG_REO2PPE_RING_SIZE 8192
  383. #define WLAN_CFG_REO2PPE_RING_SIZE_MIN 64
  384. #define WLAN_CFG_REO2PPE_RING_SIZE_MAX 16384
  385. #define WLAN_CFG_PPE2TCL_RING_SIZE 2048
  386. #define WLAN_CFG_PPE2TCL_RING_SIZE_MIN 64
  387. #define WLAN_CFG_PPE2TCL_RING_SIZE_MAX 32768
  388. #define WLAN_CFG_PPE_RELEASE_RING_SIZE 1024
  389. #define WLAN_CFG_PPE_RELEASE_RING_SIZE_MIN 64
  390. #define WLAN_CFG_PPE_RELEASE_RING_SIZE_MAX 1024
  391. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  392. #define WLAN_CFG_MLO_RX_RING_MAP 0x7
  393. #define WLAN_CFG_MLO_RX_RING_MAP_MIN 0x0
  394. #define WLAN_CFG_MLO_RX_RING_MAP_MAX 0xFF
  395. #endif
  396. #define WLAN_CFG_TX_CAPT_MAX_MEM_MIN 0
  397. #define WLAN_CFG_TX_CAPT_MAX_MEM_MAX 512
  398. #define WLAN_CFG_TX_CAPT_MAX_MEM_DEFAULT 0
  399. #define CFG_DP_MPDU_RETRY_THRESHOLD_MIN 0
  400. #define CFG_DP_MPDU_RETRY_THRESHOLD_MAX 255
  401. #define CFG_DP_MPDU_RETRY_THRESHOLD 0
  402. #define WLAN_CFG_DP_NAPI_SCALE_FACTOR 0
  403. #define WLAN_CFG_DP_NAPI_SCALE_FACTOR_MIN 0
  404. #define WLAN_CFG_DP_NAPI_SCALE_FACTOR_MAX 4
  405. #define CFG_DP_PPEDS_WIFI_SOC_CFG_NONE 0
  406. #define CFG_DP_PPEDS_WIFI_SOC_CFG_ALL 0xFF
  407. #define CFG_DP_PPEDS_WIFI_SOC_CFG_DEFAULT 0xFF
  408. #ifdef CONFIG_SAWF_STATS
  409. #define WLAN_CFG_SAWF_STATS 0x0
  410. #define WLAN_CFG_SAWF_STATS_MIN 0x0
  411. #define WLAN_CFG_SAWF_STATS_MAX 0x7
  412. #endif
  413. /*
  414. * <ini>
  415. * "dp_tx_capt_max_mem_mb"- maximum memory used by Tx capture
  416. * @Min: 0
  417. * @Max: 512 MB
  418. * @Default: 0 (disabled)
  419. *
  420. * This ini entry is used to set a max limit beyond which frames
  421. * are dropped by Tx capture. User needs to set a non-zero value
  422. * to enable it.
  423. *
  424. * Usage: External
  425. *
  426. * </ini>
  427. */
  428. #define CFG_DP_TX_CAPT_MAX_MEM_MB \
  429. CFG_INI_UINT("dp_tx_capt_max_mem_mb", \
  430. WLAN_CFG_TX_CAPT_MAX_MEM_MIN, \
  431. WLAN_CFG_TX_CAPT_MAX_MEM_MAX, \
  432. WLAN_CFG_TX_CAPT_MAX_MEM_DEFAULT, \
  433. CFG_VALUE_OR_DEFAULT, "Max Memory (in MB) used by Tx Capture")
  434. /* DP INI Declarations */
  435. #define CFG_DP_HTT_PACKET_TYPE \
  436. CFG_INI_UINT("dp_htt_packet_type", \
  437. WLAN_CFG_HTT_PKT_TYPE_MIN, \
  438. WLAN_CFG_HTT_PKT_TYPE_MAX, \
  439. WLAN_CFG_HTT_PKT_TYPE, \
  440. CFG_VALUE_OR_DEFAULT, "DP HTT packet type")
  441. #define CFG_DP_INT_BATCH_THRESHOLD_OTHER \
  442. CFG_INI_UINT("dp_int_batch_threshold_other", \
  443. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MIN, \
  444. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MAX, \
  445. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER, \
  446. CFG_VALUE_OR_DEFAULT, "DP INT batch threshold Other")
  447. #define CFG_DP_INT_BATCH_THRESHOLD_RX \
  448. CFG_INI_UINT("dp_int_batch_threshold_rx", \
  449. WLAN_CFG_INT_BATCH_THRESHOLD_RX_MIN, \
  450. WLAN_CFG_INT_BATCH_THRESHOLD_RX_MAX, \
  451. WLAN_CFG_INT_BATCH_THRESHOLD_RX, \
  452. CFG_VALUE_OR_DEFAULT, "DP INT batch threshold Rx")
  453. #define CFG_DP_INT_BATCH_THRESHOLD_TX \
  454. CFG_INI_UINT("dp_int_batch_threshold_tx", \
  455. WLAN_CFG_INT_BATCH_THRESHOLD_TX_MIN, \
  456. WLAN_CFG_INT_BATCH_THRESHOLD_TX_MAX, \
  457. WLAN_CFG_INT_BATCH_THRESHOLD_TX, \
  458. CFG_VALUE_OR_DEFAULT, "DP INT threshold Tx")
  459. #define CFG_DP_INT_BATCH_THRESHOLD_PPE2TCL \
  460. CFG_INI_UINT("dp_int_batch_threshold_ppe2tcl", \
  461. WLAN_CFG_INT_BATCH_THRESHOLD_PPE2TCL_MIN, \
  462. WLAN_CFG_INT_BATCH_THRESHOLD_PPE2TCL_MAX, \
  463. WLAN_CFG_INT_BATCH_THRESHOLD_PPE2TCL, \
  464. CFG_VALUE_OR_DEFAULT, "DP INT batch threshold ppe2tcl")
  465. #define CFG_DP_INT_TIMER_THRESHOLD_PPE2TCL \
  466. CFG_INI_UINT("dp_int_timer_threshold_ppe2tcl", \
  467. WLAN_CFG_INT_TIMER_THRESHOLD_PPE2TCL_MIN, \
  468. WLAN_CFG_INT_TIMER_THRESHOLD_PPE2TCL_MAX, \
  469. WLAN_CFG_INT_TIMER_THRESHOLD_PPE2TCL, \
  470. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold ppe2tcl")
  471. #define CFG_DP_INT_TIMER_THRESHOLD_OTHER \
  472. CFG_INI_UINT("dp_int_timer_threshold_other", \
  473. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MIN, \
  474. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MAX, \
  475. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER, \
  476. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Other")
  477. #define CFG_DP_INT_TIMER_THRESHOLD_RX \
  478. CFG_INI_UINT("dp_int_timer_threshold_rx", \
  479. WLAN_CFG_INT_TIMER_THRESHOLD_RX_MIN, \
  480. WLAN_CFG_INT_TIMER_THRESHOLD_RX_MAX, \
  481. WLAN_CFG_INT_TIMER_THRESHOLD_RX, \
  482. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Rx")
  483. #define CFG_DP_INT_TIMER_THRESHOLD_REO_RING \
  484. CFG_INI_UINT("dp_int_timer_threshold_reo_ring", \
  485. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MIN, \
  486. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MAX, \
  487. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING, \
  488. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Reo ring")
  489. #define CFG_DP_INT_TIMER_THRESHOLD_WBM_RELEASE_RING \
  490. CFG_INI_UINT("dp_int_timer_threshold_wbm_release_ring", \
  491. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MIN, \
  492. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MAX, \
  493. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING, \
  494. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold wbm release ring")
  495. #define CFG_DP_INT_TIMER_THRESHOLD_TX \
  496. CFG_INI_UINT("dp_int_timer_threshold_tx", \
  497. WLAN_CFG_INT_TIMER_THRESHOLD_TX_MIN, \
  498. WLAN_CFG_INT_TIMER_THRESHOLD_TX_MAX, \
  499. WLAN_CFG_INT_TIMER_THRESHOLD_TX, \
  500. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Tx")
  501. #define CFG_DP_MAX_ALLOC_SIZE \
  502. CFG_INI_UINT("dp_max_alloc_size", \
  503. WLAN_CFG_MAX_ALLOC_SIZE_MIN, \
  504. WLAN_CFG_MAX_ALLOC_SIZE_MAX, \
  505. WLAN_CFG_MAX_ALLOC_SIZE, \
  506. CFG_VALUE_OR_DEFAULT, "DP Max Alloc Size")
  507. #define CFG_DP_MAX_CLIENTS \
  508. CFG_INI_UINT("dp_max_clients", \
  509. WLAN_CFG_MAX_CLIENTS_MIN, \
  510. WLAN_CFG_MAX_CLIENTS_MAX, \
  511. WLAN_CFG_MAX_CLIENTS, \
  512. CFG_VALUE_OR_DEFAULT, "DP Max Clients")
  513. #define CFG_DP_MAX_PEER_ID \
  514. CFG_INI_UINT("dp_max_peer_id", \
  515. WLAN_CFG_MAX_PEER_ID_MIN, \
  516. WLAN_CFG_MAX_PEER_ID_MAX, \
  517. WLAN_CFG_MAX_PEER_ID, \
  518. CFG_VALUE_OR_DEFAULT, "DP Max Peer ID")
  519. #define CFG_DP_REO_DEST_RINGS \
  520. CFG_INI_UINT("dp_reo_dest_rings", \
  521. WLAN_CFG_NUM_REO_DEST_RING_MIN, \
  522. WLAN_CFG_NUM_REO_DEST_RING_MAX, \
  523. WLAN_CFG_NUM_REO_DEST_RING, \
  524. CFG_VALUE_OR_DEFAULT, "DP REO Destination Rings")
  525. #define CFG_DP_TX_COMP_RINGS \
  526. CFG_INI_UINT("dp_tx_comp_rings", \
  527. WLAN_CFG_NUM_TX_COMP_RINGS_MIN, \
  528. WLAN_CFG_NUM_TX_COMP_RINGS_MAX, \
  529. WLAN_CFG_NUM_TX_COMP_RINGS, \
  530. CFG_VALUE_OR_DEFAULT, "DP Tx Comp Rings")
  531. #define CFG_DP_TCL_DATA_RINGS \
  532. CFG_INI_UINT("dp_tcl_data_rings", \
  533. WLAN_CFG_NUM_TCL_DATA_RINGS_MIN, \
  534. WLAN_CFG_NUM_TCL_DATA_RINGS_MAX, \
  535. WLAN_CFG_NUM_TCL_DATA_RINGS, \
  536. CFG_VALUE_OR_DEFAULT, "DP TCL Data Rings")
  537. #define CFG_DP_NSS_REO_DEST_RINGS \
  538. CFG_INI_UINT("dp_nss_reo_dest_rings", \
  539. WLAN_CFG_NSS_NUM_REO_DEST_RING_MIN, \
  540. WLAN_CFG_NSS_NUM_REO_DEST_RING_MAX, \
  541. WLAN_CFG_NSS_NUM_REO_DEST_RING, \
  542. CFG_VALUE_OR_DEFAULT, "DP NSS REO Destination Rings")
  543. #define CFG_DP_NSS_TCL_DATA_RINGS \
  544. CFG_INI_UINT("dp_nss_tcl_data_rings", \
  545. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MIN, \
  546. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MAX, \
  547. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS, \
  548. CFG_VALUE_OR_DEFAULT, "DP NSS TCL Data Rings")
  549. #define CFG_DP_TX_DESC \
  550. CFG_INI_UINT("dp_tx_desc", \
  551. WLAN_CFG_NUM_TX_DESC_MIN, \
  552. WLAN_CFG_NUM_TX_DESC_MAX, \
  553. WLAN_CFG_NUM_TX_DESC, \
  554. CFG_VALUE_OR_DEFAULT, "DP Tx Descriptors")
  555. #define CFG_DP_TX_SPL_DESC \
  556. CFG_INI_UINT("dp_tx_spl_desc", \
  557. WLAN_CFG_NUM_TX_SPL_DESC_MIN, \
  558. WLAN_CFG_NUM_TX_SPL_DESC_MAX, \
  559. WLAN_CFG_NUM_TX_SPL_DESC, \
  560. CFG_VALUE_OR_DEFAULT, "DP Tx Special Descriptors")
  561. #define CFG_DP_TX_EXT_DESC \
  562. CFG_INI_UINT("dp_tx_ext_desc", \
  563. WLAN_CFG_NUM_TX_EXT_DESC_MIN, \
  564. WLAN_CFG_NUM_TX_EXT_DESC_MAX, \
  565. WLAN_CFG_NUM_TX_EXT_DESC, \
  566. CFG_VALUE_OR_DEFAULT, "DP Tx Ext Descriptors")
  567. #define CFG_DP_TX_EXT_DESC_POOLS \
  568. CFG_INI_UINT("dp_tx_ext_desc_pool", \
  569. WLAN_CFG_NUM_TXEXT_DESC_POOL_MIN, \
  570. WLAN_CFG_NUM_TXEXT_DESC_POOL_MAX, \
  571. WLAN_CFG_NUM_TXEXT_DESC_POOL, \
  572. CFG_VALUE_OR_DEFAULT, "DP Tx Ext Descriptors Pool")
  573. #define CFG_DP_PDEV_RX_RING \
  574. CFG_INI_UINT("dp_pdev_rx_ring", \
  575. WLAN_CFG_PER_PDEV_RX_RING_MIN, \
  576. WLAN_CFG_PER_PDEV_RX_RING_MAX, \
  577. WLAN_CFG_PER_PDEV_RX_RING, \
  578. CFG_VALUE_OR_DEFAULT, "DP PDEV Rx Ring")
  579. #define CFG_DP_PDEV_TX_RING \
  580. CFG_INI_UINT("dp_pdev_tx_ring", \
  581. WLAN_CFG_PER_PDEV_TX_RING_MIN, \
  582. WLAN_CFG_PER_PDEV_TX_RING_MAX, \
  583. WLAN_CFG_PER_PDEV_TX_RING, \
  584. CFG_VALUE_OR_DEFAULT, \
  585. "DP PDEV Tx Ring")
  586. #define CFG_DP_RX_DEFRAG_TIMEOUT \
  587. CFG_INI_UINT("dp_rx_defrag_timeout", \
  588. WLAN_CFG_RX_DEFRAG_TIMEOUT_MIN, \
  589. WLAN_CFG_RX_DEFRAG_TIMEOUT_MAX, \
  590. WLAN_CFG_RX_DEFRAG_TIMEOUT, \
  591. CFG_VALUE_OR_DEFAULT, "DP Rx Defrag Timeout")
  592. #define CFG_DP_TX_COMPL_RING_SIZE \
  593. CFG_INI_UINT("dp_tx_compl_ring_size", \
  594. WLAN_CFG_TX_COMP_RING_SIZE_MIN, \
  595. WLAN_CFG_TX_COMP_RING_SIZE_MAX, \
  596. WLAN_CFG_TX_COMP_RING_SIZE, \
  597. CFG_VALUE_OR_DEFAULT, "DP Tx Completion Ring Size")
  598. #define CFG_DP_TX_RING_SIZE \
  599. CFG_INI_UINT("dp_tx_ring_size", \
  600. WLAN_CFG_TX_RING_SIZE_MIN,\
  601. WLAN_CFG_TX_RING_SIZE_MAX,\
  602. WLAN_CFG_TX_RING_SIZE,\
  603. CFG_VALUE_OR_DEFAULT, "DP Tx Ring Size")
  604. #define CFG_DP_NSS_COMP_RING_SIZE \
  605. CFG_INI_UINT("dp_nss_comp_ring_size", \
  606. WLAN_CFG_NSS_TX_COMP_RING_SIZE_MIN, \
  607. WLAN_CFG_NSS_TX_COMP_RING_SIZE_MAX, \
  608. WLAN_CFG_NSS_TX_COMP_RING_SIZE, \
  609. CFG_VALUE_OR_DEFAULT, "DP NSS completion Ring Size")
  610. #define CFG_DP_PDEV_LMAC_RING \
  611. CFG_INI_UINT("dp_pdev_lmac_ring", \
  612. WLAN_CFG_PER_PDEV_LMAC_RING_MIN, \
  613. WLAN_CFG_PER_PDEV_LMAC_RING_MAX, \
  614. WLAN_CFG_PER_PDEV_LMAC_RING, \
  615. CFG_VALUE_OR_DEFAULT, "DP pdev LMAC ring")
  616. #define CFG_DP_TIME_CONTROL_BP \
  617. CFG_INI_UINT("dp_time_control_bp", \
  618. WLAN_CFG_TIME_CONTROL_BP_MIN,\
  619. WLAN_CFG_TIME_CONTROL_BP_MAX,\
  620. WLAN_CFG_TIME_CONTROL_BP,\
  621. CFG_VALUE_OR_DEFAULT, "DP time control back pressure")
  622. #ifdef CONFIG_SAWF_STATS
  623. #define CFG_DP_SAWF_STATS \
  624. CFG_INI_UINT("dp_sawf_stats", \
  625. WLAN_CFG_SAWF_STATS_MIN,\
  626. WLAN_CFG_SAWF_STATS_MAX,\
  627. WLAN_CFG_SAWF_STATS,\
  628. CFG_VALUE_OR_DEFAULT, "DP sawf stats config")
  629. #define CFG_DP_SAWF_STATS_CONFIG CFG(CFG_DP_SAWF_STATS)
  630. #else
  631. #define CFG_DP_SAWF_STATS_CONFIG
  632. #endif
  633. /*
  634. * <ini>
  635. * dp_rx_pending_hl_threshold - High threshold of frame number to start
  636. * frame dropping scheme
  637. * @Min: 0
  638. * @Max: 524288
  639. * @Default: 393216
  640. *
  641. * This ini entry is used to set a high limit threshold to start frame
  642. * dropping scheme
  643. *
  644. * Usage: External
  645. *
  646. * </ini>
  647. */
  648. #define CFG_DP_RX_PENDING_HL_THRESHOLD \
  649. CFG_INI_UINT("dp_rx_pending_hl_threshold", \
  650. WLAN_CFG_RX_PENDING_HL_THRESHOLD_MIN, \
  651. WLAN_CFG_RX_PENDING_HL_THRESHOLD_MAX, \
  652. WLAN_CFG_RX_PENDING_HL_THRESHOLD, \
  653. CFG_VALUE_OR_DEFAULT, "DP rx pending hl threshold")
  654. /*
  655. * <ini>
  656. * dp_rx_pending_lo_threshold - Low threshold of frame number to stop
  657. * frame dropping scheme
  658. * @Min: 100
  659. * @Max: 524288
  660. * @Default: 393216
  661. *
  662. * This ini entry is used to set a low limit threshold to stop frame
  663. * dropping scheme
  664. *
  665. * Usage: External
  666. *
  667. * </ini>
  668. */
  669. #define CFG_DP_RX_PENDING_LO_THRESHOLD \
  670. CFG_INI_UINT("dp_rx_pending_lo_threshold", \
  671. WLAN_CFG_RX_PENDING_LO_THRESHOLD_MIN, \
  672. WLAN_CFG_RX_PENDING_LO_THRESHOLD_MAX, \
  673. WLAN_CFG_RX_PENDING_LO_THRESHOLD, \
  674. CFG_VALUE_OR_DEFAULT, "DP rx pending lo threshold")
  675. #define CFG_DP_BASE_HW_MAC_ID \
  676. CFG_INI_UINT("dp_base_hw_macid", \
  677. 0, 1, 1, \
  678. CFG_VALUE_OR_DEFAULT, "DP Base HW Mac ID")
  679. #define CFG_DP_RX_HASH \
  680. CFG_INI_BOOL("dp_rx_hash", true, \
  681. "DP Rx Hash")
  682. #define CFG_DP_TSO \
  683. CFG_INI_BOOL("TSOEnable", false, \
  684. "DP TSO Enabled")
  685. #define CFG_DP_LRO \
  686. CFG_INI_BOOL("LROEnable", WLAN_LRO_ENABLE, \
  687. "DP LRO Enable")
  688. #ifdef WLAN_USE_CONFIG_PARAMS
  689. /*
  690. * <ini>
  691. * dp_tx_desc_use_512p - Use 512M tx descriptor size
  692. * @Min: 0
  693. * @Max: 1
  694. * @Default: 0
  695. *
  696. * This ini entry is used as flag to use 512M tx descriptor size or not
  697. *
  698. * Usage: Internal
  699. *
  700. * </ini>
  701. */
  702. #define CFG_DP_TX_DESC_512P \
  703. CFG_INI_BOOL("dp_tx_desc_use_512p", false, \
  704. "DP TX DESC PINE SPECIFIC")
  705. /*
  706. * <ini>
  707. * dp_nss_3radio_ring - Use 3 Radio NSS comp ring size
  708. * @Min: 0
  709. * @Max: 1
  710. * @Default: 0
  711. *
  712. * This ini entry is used as flag to use 3 Radio NSS com ring size or not
  713. *
  714. * Usage: Internal
  715. *
  716. * </ini>
  717. */
  718. #define CFG_DP_NSS_3RADIO_RING \
  719. CFG_INI_BOOL("dp_nss_3radio_ring", false, \
  720. "DP NSS 3 RADIO RING SIZE")
  721. /*
  722. * <ini>
  723. * dp_mon_ring_per_512M - Update monitor status ring as 512M profile
  724. * @Min: 0
  725. * @Max: 1
  726. * @Default: 0
  727. *
  728. * This ini entry is used as flag to update monitor status ring as 512M profile
  729. *
  730. * Usage: Internal
  731. *
  732. * </ini>
  733. */
  734. #define CFG_DP_MON_STATUS_512M \
  735. CFG_INI_BOOL("dp_mon_ring_per_512M", false, \
  736. "DP MON STATUS RING SIZE PER 512M PROFILE")
  737. /*
  738. * <ini>
  739. * dp_mon_2chain_ring - Reduce monitor rings size as for 2 Chains case
  740. * @Min: 0
  741. * @Max: 1
  742. * @Default: 0
  743. *
  744. * This ini entry is used as flag to reduce monitor rings size as those used
  745. * in case of 2 Tx/RxChains
  746. *
  747. * Usage: Internal
  748. *
  749. * </ini>
  750. */
  751. #define CFG_DP_MON_2CHAIN_RING \
  752. CFG_INI_BOOL("dp_mon_2chain_ring", false, \
  753. "DP MON UPDATE RINGS FOR 2CHAIN")
  754. /*
  755. * <ini>
  756. * dp_mon_4chain_ring - Update monitor rings size for 4 Chains case
  757. * @Min: 0
  758. * @Max: 1
  759. * @Default: 0
  760. *
  761. * This ini entry is used as flag to reduce monitor rings size as those used
  762. * in case of 4 Tx/RxChains
  763. *
  764. * Usage: Internal
  765. *
  766. * </ini>
  767. */
  768. #define CFG_DP_MON_4CHAIN_RING \
  769. CFG_INI_BOOL("dp_mon_4chain_ring", false, \
  770. "DP MON UPDATE RINGS FOR 4CHAIN")
  771. /*
  772. * <ini>
  773. * dp_4radip_rdp_reo - Update RDP REO map based on 4 radio config
  774. * @Min: 0
  775. * @Max: 1
  776. * @Default: 0
  777. *
  778. * This ini entry is used as flag to update RDP reo map based on 4 Radio config
  779. *
  780. * Usage: Internal
  781. *
  782. * </ini>
  783. */
  784. #define CFG_DP_4RADIO_RDP_REO \
  785. CFG_INI_BOOL("dp_nss_4radio_rdp_reo", \
  786. false, "Update REO destination mapping for 4radio")
  787. #define CFG_DP_INI_SECTION_PARAMS \
  788. CFG(CFG_DP_NSS_3RADIO_RING) \
  789. CFG(CFG_DP_TX_DESC_512P) \
  790. CFG(CFG_DP_MON_STATUS_512M) \
  791. CFG(CFG_DP_MON_2CHAIN_RING) \
  792. CFG(CFG_DP_MON_4CHAIN_RING) \
  793. CFG(CFG_DP_4RADIO_RDP_REO)
  794. #else
  795. #define CFG_DP_INI_SECTION_PARAMS
  796. #endif
  797. /*
  798. * <ini>
  799. * CFG_DP_SG - Enable the SG feature standalonely
  800. * @Min: 0
  801. * @Max: 1
  802. * @Default: 1
  803. *
  804. * This ini entry is used to enable/disable SG feature standalonely.
  805. * Also does Rome support SG on TX, lithium does not.
  806. * For example the lithium does not support SG on UDP frames.
  807. * Which is able to handle SG only for TSO frames(in case TSO is enabled).
  808. *
  809. * Usage: External
  810. *
  811. * </ini>
  812. */
  813. #define CFG_DP_SG \
  814. CFG_INI_BOOL("dp_sg_support", false, \
  815. "DP SG Enable")
  816. #define WLAN_CFG_GRO_ENABLE_MIN 0
  817. #define WLAN_CFG_GRO_ENABLE_MAX 3
  818. #define WLAN_CFG_GRO_ENABLE_DEFAULT 0
  819. #define DP_GRO_ENABLE_BIT_SET BIT(0)
  820. #define DP_TC_BASED_DYNAMIC_GRO BIT(1)
  821. /*
  822. * <ini>
  823. * CFG_DP_GRO - Enable the GRO feature standalonely
  824. * @Min: 0
  825. * @Max: 3
  826. * @Default: 0
  827. *
  828. * This ini entry is used to enable/disable GRO feature standalonely.
  829. * Value 0: Disable GRO feature
  830. * Value 1: Enable GRO feature always
  831. * Value 3: Enable GRO dynamic feature where TC rule can control GRO
  832. * behavior
  833. *
  834. * Usage: External
  835. *
  836. * </ini>
  837. */
  838. #define CFG_DP_GRO \
  839. CFG_INI_UINT("GROEnable", \
  840. WLAN_CFG_GRO_ENABLE_MIN, \
  841. WLAN_CFG_GRO_ENABLE_MAX, \
  842. WLAN_CFG_GRO_ENABLE_DEFAULT, \
  843. CFG_VALUE_OR_DEFAULT, "DP GRO Enable")
  844. #define WLAN_CFG_TC_INGRESS_PRIO_MIN 0
  845. #define WLAN_CFG_TC_INGRESS_PRIO_MAX 0xFFFF
  846. #define WLAN_CFG_TC_INGRESS_PRIO_DEFAULT 0
  847. #define CFG_DP_TC_INGRESS_PRIO \
  848. CFG_INI_UINT("tc_ingress_prio", \
  849. WLAN_CFG_TC_INGRESS_PRIO_MIN, \
  850. WLAN_CFG_TC_INGRESS_PRIO_MAX, \
  851. WLAN_CFG_TC_INGRESS_PRIO_DEFAULT, \
  852. CFG_VALUE_OR_DEFAULT, "DP tc ingress prio")
  853. #define CFG_DP_OL_TX_CSUM \
  854. CFG_INI_BOOL("dp_offload_tx_csum_support", false, \
  855. "DP tx csum Enable")
  856. #define CFG_DP_OL_RX_CSUM \
  857. CFG_INI_BOOL("dp_offload_rx_csum_support", false, \
  858. "DP rx csum Enable")
  859. #define CFG_DP_RAWMODE \
  860. CFG_INI_BOOL("dp_rawmode_support", false, \
  861. "DP rawmode Enable")
  862. #define CFG_DP_PEER_FLOW_CTRL \
  863. CFG_INI_BOOL("dp_peer_flow_control_support", false, \
  864. "DP peer flow ctrl Enable")
  865. #define CFG_DP_NAPI \
  866. CFG_INI_BOOL("dp_napi_enabled", PLATFORM_VALUE(true, false), \
  867. "DP Napi Enabled")
  868. /*
  869. * <ini>
  870. * gEnableP2pIpTcpUdpChecksumOffload - Enable checksum offload for P2P mode
  871. * @Min: 0
  872. * @Max: 1
  873. * @Default: 1
  874. *
  875. * This ini entry is used to enable/disable TX checksum(UDP/TCP) for P2P modes.
  876. * This includes P2P device mode, P2P client mode and P2P GO mode.
  877. * The feature is enabled by default. To disable TX checksum for P2P, add the
  878. * following entry in ini file:
  879. * gEnableP2pIpTcpUdpChecksumOffload=0
  880. *
  881. * Usage: External
  882. *
  883. * </ini>
  884. */
  885. #define CFG_DP_P2P_TCP_UDP_CKSUM_OFFLOAD \
  886. CFG_INI_BOOL("gEnableP2pIpTcpUdpChecksumOffload", true, \
  887. "DP TCP UDP Checksum Offload for P2P mode (device/cli/go)")
  888. /*
  889. * <ini>
  890. * gEnableNanIpTcpUdpChecksumOffload - Enable checksum offload for NAN mode
  891. * @Min: 0
  892. * @Max: 1
  893. * @Default: 1
  894. *
  895. * Usage: External
  896. *
  897. * </ini>
  898. */
  899. #define CFG_DP_NAN_TCP_UDP_CKSUM_OFFLOAD \
  900. CFG_INI_BOOL("gEnableNanIpTcpUdpChecksumOffload", true, \
  901. "DP TCP UDP Checksum Offload for NAN mode")
  902. /*
  903. * <ini>
  904. * gEnableIpTcpUdpChecksumOffload - Enable checksum offload
  905. * @Min: 0
  906. * @Max: 1
  907. * @Default: 1
  908. *
  909. * Usage: External
  910. *
  911. * </ini>
  912. */
  913. #define CFG_DP_TCP_UDP_CKSUM_OFFLOAD \
  914. CFG_INI_BOOL("gEnableIpTcpUdpChecksumOffload", true, \
  915. "DP TCP UDP Checksum Offload")
  916. #define CFG_DP_DEFRAG_TIMEOUT_CHECK \
  917. CFG_INI_BOOL("dp_defrag_timeout_check", true, \
  918. "DP Defrag Timeout Check")
  919. #define CFG_DP_WBM_RELEASE_RING \
  920. CFG_INI_UINT("dp_wbm_release_ring", \
  921. WLAN_CFG_WBM_RELEASE_RING_SIZE_MIN, \
  922. WLAN_CFG_WBM_RELEASE_RING_SIZE_MAX, \
  923. WLAN_CFG_WBM_RELEASE_RING_SIZE, \
  924. CFG_VALUE_OR_DEFAULT, "DP WBM Release Ring")
  925. #define CFG_DP_TCL_CMD_CREDIT_RING \
  926. CFG_INI_UINT("dp_tcl_cmd_credit_ring", \
  927. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MIN, \
  928. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MAX, \
  929. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE, \
  930. CFG_VALUE_OR_DEFAULT, "DP TCL Cmd_Credit ring")
  931. #define CFG_DP_TCL_STATUS_RING \
  932. CFG_INI_UINT("dp_tcl_status_ring",\
  933. WLAN_CFG_TCL_STATUS_RING_SIZE_MIN, \
  934. WLAN_CFG_TCL_STATUS_RING_SIZE_MAX, \
  935. WLAN_CFG_TCL_STATUS_RING_SIZE, \
  936. CFG_VALUE_OR_DEFAULT, "DP TCL status ring")
  937. #define CFG_DP_REO_REINJECT_RING \
  938. CFG_INI_UINT("dp_reo_reinject_ring", \
  939. WLAN_CFG_REO_REINJECT_RING_SIZE_MIN, \
  940. WLAN_CFG_REO_REINJECT_RING_SIZE_MAX, \
  941. WLAN_CFG_REO_REINJECT_RING_SIZE, \
  942. CFG_VALUE_OR_DEFAULT, "DP REO reinject ring")
  943. #define CFG_DP_RX_RELEASE_RING \
  944. CFG_INI_UINT("dp_rx_release_ring", \
  945. WLAN_CFG_RX_RELEASE_RING_SIZE_MIN, \
  946. WLAN_CFG_RX_RELEASE_RING_SIZE_MAX, \
  947. WLAN_CFG_RX_RELEASE_RING_SIZE, \
  948. CFG_VALUE_OR_DEFAULT, "DP Rx release ring")
  949. #define CFG_DP_RX_DESTINATION_RING \
  950. CFG_INI_UINT("dp_reo_dst_ring", \
  951. WLAN_CFG_REO_DST_RING_SIZE_MIN, \
  952. WLAN_CFG_REO_DST_RING_SIZE_MAX, \
  953. WLAN_CFG_REO_DST_RING_SIZE, \
  954. CFG_VALUE_OR_DEFAULT, "DP REO destination ring")
  955. #define CFG_DP_REO_EXCEPTION_RING \
  956. CFG_INI_UINT("dp_reo_exception_ring", \
  957. WLAN_CFG_REO_EXCEPTION_RING_SIZE_MIN, \
  958. WLAN_CFG_REO_EXCEPTION_RING_SIZE_MAX, \
  959. WLAN_CFG_REO_EXCEPTION_RING_SIZE, \
  960. CFG_VALUE_OR_DEFAULT, "DP REO exception ring")
  961. #define CFG_DP_REO_CMD_RING \
  962. CFG_INI_UINT("dp_reo_cmd_ring", \
  963. WLAN_CFG_REO_CMD_RING_SIZE_MIN, \
  964. WLAN_CFG_REO_CMD_RING_SIZE_MAX, \
  965. WLAN_CFG_REO_CMD_RING_SIZE, \
  966. CFG_VALUE_OR_DEFAULT, "DP REO command ring")
  967. #define CFG_DP_REO_STATUS_RING \
  968. CFG_INI_UINT("dp_reo_status_ring", \
  969. WLAN_CFG_REO_STATUS_RING_SIZE_MIN, \
  970. WLAN_CFG_REO_STATUS_RING_SIZE_MAX, \
  971. WLAN_CFG_REO_STATUS_RING_SIZE, \
  972. CFG_VALUE_OR_DEFAULT, "DP REO status ring")
  973. #define CFG_DP_RXDMA_BUF_RING \
  974. CFG_INI_UINT("dp_rxdma_buf_ring", \
  975. WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN, \
  976. WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX, \
  977. WLAN_CFG_RXDMA_BUF_RING_SIZE, \
  978. CFG_VALUE_OR_DEFAULT, "DP RXDMA buffer ring")
  979. #define CFG_DP_RXDMA_REFILL_RING \
  980. CFG_INI_UINT("dp_rxdma_refill_ring", \
  981. WLAN_CFG_RXDMA_REFILL_RING_SIZE_MIN, \
  982. WLAN_CFG_RXDMA_REFILL_RING_SIZE_MAX, \
  983. WLAN_CFG_RXDMA_REFILL_RING_SIZE, \
  984. CFG_VALUE_OR_DEFAULT, "DP RXDMA refilll ring")
  985. #define CFG_DP_RXDMA_REFILL_LT_DISABLE \
  986. CFG_INI_BOOL("dp_disable_rx_buf_low_threshold", false, \
  987. "Disable Low threshold interrupts for Rx Refill ring")
  988. #define CFG_DP_TX_DESC_LIMIT_0 \
  989. CFG_INI_UINT("dp_tx_desc_limit_0", \
  990. WLAN_CFG_TX_DESC_LIMIT_0_MIN, \
  991. WLAN_CFG_TX_DESC_LIMIT_0_MAX, \
  992. WLAN_CFG_TX_DESC_LIMIT_0, \
  993. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 0")
  994. #define CFG_DP_TX_DESC_LIMIT_1 \
  995. CFG_INI_UINT("dp_tx_desc_limit_1", \
  996. WLAN_CFG_TX_DESC_LIMIT_1_MIN, \
  997. WLAN_CFG_TX_DESC_LIMIT_1_MAX, \
  998. WLAN_CFG_TX_DESC_LIMIT_1, \
  999. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 1")
  1000. #define CFG_DP_TX_DESC_LIMIT_2 \
  1001. CFG_INI_UINT("dp_tx_desc_limit_2", \
  1002. WLAN_CFG_TX_DESC_LIMIT_2_MIN, \
  1003. WLAN_CFG_TX_DESC_LIMIT_2_MAX, \
  1004. WLAN_CFG_TX_DESC_LIMIT_2, \
  1005. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 2")
  1006. #define CFG_DP_TX_DEVICE_LIMIT \
  1007. CFG_INI_UINT("dp_tx_device_limit", \
  1008. WLAN_CFG_TX_DEVICE_LIMIT_MIN, \
  1009. WLAN_CFG_TX_DEVICE_LIMIT_MAX, \
  1010. WLAN_CFG_TX_DEVICE_LIMIT, \
  1011. CFG_VALUE_OR_DEFAULT, "DP TX DEVICE limit")
  1012. #define CFG_DP_TX_SPL_DEVICE_LIMIT \
  1013. CFG_INI_UINT("dp_tx_spl_device_limit", \
  1014. WLAN_CFG_TX_SPL_DEVICE_LIMIT_MIN, \
  1015. WLAN_CFG_TX_SPL_DEVICE_LIMIT_MAX, \
  1016. WLAN_CFG_TX_SPL_DEVICE_LIMIT, \
  1017. CFG_VALUE_OR_DEFAULT, "DP TX Special DEVICE limit")
  1018. #define CFG_DP_TX_SW_INTERNODE_QUEUE \
  1019. CFG_INI_UINT("dp_tx_sw_internode_queue", \
  1020. WLAN_CFG_TX_SW_INTERNODE_QUEUE_MIN, \
  1021. WLAN_CFG_TX_SW_INTERNODE_QUEUE_MAX, \
  1022. WLAN_CFG_TX_SW_INTERNODE_QUEUE, \
  1023. CFG_VALUE_OR_DEFAULT, "DP TX SW internode queue")
  1024. #define CFG_DP_TX_DESC_GLOBAL_COUNT \
  1025. CFG_INI_UINT("dp_tx_desc_global", \
  1026. WLAN_CFG_TX_DESC_GLOBAL_COUNT_MIN, \
  1027. WLAN_CFG_TX_DESC_GLOBAL_COUNT_MAX, \
  1028. WLAN_CFG_TX_DESC_GLOBAL_COUNT, \
  1029. CFG_VALUE_OR_DEFAULT, "DP Global TX descriptor count")
  1030. #define CFG_DP_SPCL_TX_DESC_GLOBAL_COUNT \
  1031. CFG_INI_UINT("dp_spcl_tx_desc_global", \
  1032. WLAN_CFG_SPCL_TX_DESC_GLOBAL_COUNT_MIN, \
  1033. WLAN_CFG_SPCL_TX_DESC_GLOBAL_COUNT_MAX, \
  1034. WLAN_CFG_SPCL_TX_DESC_GLOBAL_COUNT, \
  1035. CFG_VALUE_OR_DEFAULT, "DP Global special TX descriptor count")
  1036. #define CFG_DP_RXDMA_MONITOR_BUF_RING \
  1037. CFG_INI_UINT("dp_rxdma_monitor_buf_ring", \
  1038. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MIN, \
  1039. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MAX, \
  1040. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE, \
  1041. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor buffer ring")
  1042. #define CFG_DP_TX_MONITOR_BUF_RING \
  1043. CFG_INI_UINT("dp_tx_monitor_buf_ring", \
  1044. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MIN, \
  1045. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MAX, \
  1046. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE, \
  1047. CFG_VALUE_OR_DEFAULT, "DP TX monitor buffer ring")
  1048. #define CFG_DP_RXDMA_MONITOR_DST_RING \
  1049. CFG_INI_UINT("dp_rxdma_monitor_dst_ring", \
  1050. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MIN, \
  1051. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MAX, \
  1052. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE, \
  1053. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor destination ring")
  1054. #define CFG_DP_TX_MONITOR_DST_RING \
  1055. CFG_INI_UINT("dp_tx_monitor_dst_ring", \
  1056. WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MIN, \
  1057. WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MAX, \
  1058. WLAN_CFG_TX_MONITOR_DST_RING_SIZE, \
  1059. CFG_VALUE_OR_DEFAULT, "DP TX monitor destination ring")
  1060. #define CFG_DP_RXDMA_MONITOR_STATUS_RING \
  1061. CFG_INI_UINT("dp_rxdma_monitor_status_ring", \
  1062. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MIN, \
  1063. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MAX, \
  1064. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE, \
  1065. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor status ring")
  1066. #define CFG_DP_RXDMA_MONITOR_DESC_RING \
  1067. CFG_INI_UINT("dp_rxdma_monitor_desc_ring", \
  1068. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MIN, \
  1069. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MAX, \
  1070. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE, \
  1071. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor destination ring")
  1072. #define CFG_DP_RXDMA_ERR_DST_RING \
  1073. CFG_INI_UINT("dp_rxdma_err_dst_ring", \
  1074. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MIN, \
  1075. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MAX, \
  1076. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE, \
  1077. CFG_VALUE_OR_DEFAULT, "RXDMA err destination ring")
  1078. #define CFG_DP_PER_PKT_LOGGING \
  1079. CFG_INI_UINT("enable_verbose_debug", \
  1080. 0, 0xffff, 0, \
  1081. CFG_VALUE_OR_DEFAULT, "Enable excessive per packet logging")
  1082. #define CFG_DP_TX_FLOW_START_QUEUE_OFFSET \
  1083. CFG_INI_UINT("TxFlowStartQueueOffset", \
  1084. 0, 30, WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET, \
  1085. CFG_VALUE_OR_DEFAULT, "Start queue offset")
  1086. #define CFG_DP_TX_FLOW_STOP_QUEUE_TH \
  1087. CFG_INI_UINT("TxFlowStopQueueThreshold", \
  1088. 0, 50, 15, \
  1089. CFG_VALUE_OR_DEFAULT, "Stop queue Threshold")
  1090. #define CFG_DP_IPA_UC_TX_BUF_SIZE \
  1091. CFG_INI_UINT("IpaUcTxBufSize", \
  1092. 0, 4096, WLAN_CFG_IPA_UC_TX_BUF_SIZE, \
  1093. CFG_VALUE_OR_DEFAULT, "IPA tx buffer size")
  1094. #define CFG_DP_IPA_UC_TX_PARTITION_BASE \
  1095. CFG_INI_UINT("IpaUcTxPartitionBase", \
  1096. 0, 9000, WLAN_CFG_IPA_UC_TX_PARTITION_BASE, \
  1097. CFG_VALUE_OR_DEFAULT, "IPA tx partition base")
  1098. #define CFG_DP_IPA_UC_RX_IND_RING_COUNT \
  1099. CFG_INI_UINT("IpaUcRxIndRingCount", \
  1100. 0, 2048, WLAN_CFG_IPA_UC_RX_IND_RING_COUNT, \
  1101. CFG_VALUE_OR_DEFAULT, "IPA rx indication ring count")
  1102. #define CFG_DP_AP_STA_SECURITY_SEPERATION \
  1103. CFG_INI_BOOL("gDisableIntraBssFwd", \
  1104. false, "Disable intrs BSS Rx packets")
  1105. #define CFG_DP_ENABLE_DATA_STALL_DETECTION \
  1106. CFG_INI_UINT("gEnableDataStallDetection", \
  1107. 0, 0xFFFFFFFF, 0x1, \
  1108. CFG_VALUE_OR_DEFAULT, "Enable/Disable Data stall detection")
  1109. #define CFG_DP_RX_SW_DESC_WEIGHT \
  1110. CFG_INI_UINT("dp_rx_sw_desc_weight", \
  1111. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN, \
  1112. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX, \
  1113. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE, \
  1114. CFG_VALUE_OR_DEFAULT, "DP RX SW DESC weight")
  1115. #define CFG_DP_RX_SW_DESC_NUM \
  1116. CFG_INI_UINT("dp_rx_sw_desc_num", \
  1117. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN, \
  1118. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX, \
  1119. WLAN_CFG_RX_SW_DESC_NUM_SIZE, \
  1120. CFG_VALUE_OR_DEFAULT, "DP RX SW DESC num")
  1121. #define CFG_DP_RX_FLOW_SEARCH_TABLE_SIZE \
  1122. CFG_INI_UINT("dp_rx_flow_search_table_size", \
  1123. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MIN, \
  1124. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MAX, \
  1125. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_DEFAULT, \
  1126. CFG_VALUE_OR_DEFAULT, \
  1127. "DP Rx Flow Search Table Size in number of entries")
  1128. #define CFG_DP_RX_FLOW_TAG_ENABLE \
  1129. CFG_INI_BOOL("dp_rx_flow_tag_enable", false, \
  1130. "Enable/Disable DP Rx Flow Tag")
  1131. #define CFG_DP_RX_FLOW_SEARCH_TABLE_PER_PDEV \
  1132. CFG_INI_BOOL("dp_rx_per_pdev_flow_search", false, \
  1133. "DP Rx Flow Search Table Is Per PDev")
  1134. #define CFG_DP_RX_MON_PROTOCOL_FLOW_TAG_ENABLE \
  1135. CFG_INI_BOOL("dp_rx_monitor_protocol_flow_tag_enable", true, \
  1136. "Enable/Disable Rx Protocol & Flow tags in Monitor mode")
  1137. #define CFG_DP_TX_PER_PKT_VDEV_ID_CHECK \
  1138. CFG_INI_BOOL("dp_tx_allow_per_pkt_vdev_id_check", false, \
  1139. "Enable/Disable tx Per Pkt vdev id check")
  1140. #define CFG_DP_HANDLE_INVALID_DECAP_TYPE_DISABLE \
  1141. CFG_INI_BOOL("dp_handle_invalid_decap_type_disable", false, \
  1142. "Enable/Disable DP TLV out of order WAR")
  1143. #define CFG_DP_TXMON_SW_PEER_FILTERING \
  1144. CFG_INI_BOOL("tx_litemon_sw_peer_filtering", false, \
  1145. "Enable SW based tx monitor peer fitlering")
  1146. #define CFG_DP_POINTER_TIMER_THRESHOLD_RX \
  1147. CFG_INI_UINT("dp_rx_ptr_timer_threshold", \
  1148. 0, 0xFFFF, 0, \
  1149. CFG_VALUE_OR_DEFAULT, "RX pointer update timer threshold")
  1150. #define CFG_DP_POINTER_NUM_THRESHOLD_RX \
  1151. CFG_INI_UINT("dp_rx_ptr_num_threshold", \
  1152. 0, 63, 0, \
  1153. CFG_VALUE_OR_DEFAULT, "RX pointer update entries number threshold")
  1154. /*
  1155. * <ini>
  1156. * dp_rx_fisa_enable - Control Rx datapath FISA
  1157. * @Min: 0
  1158. * @Max: 1
  1159. * @Default: 1
  1160. *
  1161. * This ini is used to enable DP Rx FISA feature
  1162. *
  1163. * Related: dp_rx_flow_search_table_size
  1164. *
  1165. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  1166. *
  1167. * Usage: Internal
  1168. *
  1169. * </ini>
  1170. */
  1171. #define CFG_DP_RX_FISA_ENABLE \
  1172. CFG_INI_BOOL("dp_rx_fisa_enable", true, \
  1173. "Enable/Disable DP Rx FISA")
  1174. /*
  1175. * <ini>
  1176. * dp_rx_fisa_lru_del_enable - Control Rx datapath FISA
  1177. * @Min: 0
  1178. * @Max: 1
  1179. * @Default: 1
  1180. *
  1181. * This ini is used to enable DP Rx FISA lru deletion feature
  1182. *
  1183. * Related: dp_rx_fisa_enable
  1184. *
  1185. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  1186. *
  1187. * Usage: Internal
  1188. *
  1189. * </ini>
  1190. */
  1191. #define CFG_DP_RX_FISA_LRU_DEL_ENABLE \
  1192. CFG_INI_BOOL("dp_rx_fisa_lru_del_enable", true, \
  1193. "Enable/Disable DP Rx FISA LRU deletion")
  1194. #define CFG_DP_RXDMA_MONITOR_RX_DROP_THRESHOLD \
  1195. CFG_INI_UINT("mon_drop_thresh", \
  1196. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MIN, \
  1197. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MAX, \
  1198. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE, \
  1199. CFG_VALUE_OR_DEFAULT, "RXDMA monitor rx drop threshold")
  1200. #define CFG_DP_PKTLOG_BUFFER_SIZE \
  1201. CFG_INI_UINT("PktlogBufSize", \
  1202. WLAN_CFG_PKTLOG_MIN_BUFFER_SIZE, \
  1203. WLAN_CFG_PKTLOG_MAX_BUFFER_SIZE, \
  1204. WLAN_CFG_PKTLOG_BUFFER_SIZE, \
  1205. CFG_VALUE_OR_DEFAULT, "Packet Log buffer size")
  1206. #define CFG_DP_FULL_MON_MODE \
  1207. CFG_INI_BOOL("full_mon_mode", \
  1208. false, "Full Monitor mode support")
  1209. #define CFG_DP_REO_RINGS_MAP \
  1210. CFG_INI_UINT("dp_reo_rings_map", \
  1211. WLAN_CFG_NUM_REO_RINGS_MAP_MIN, \
  1212. WLAN_CFG_NUM_REO_RINGS_MAP_MAX, \
  1213. WLAN_CFG_NUM_REO_RINGS_MAP, \
  1214. CFG_VALUE_OR_DEFAULT, "REO Destination Rings Mapping")
  1215. #define CFG_DP_RX_RADIO_0_DEFAULT_REO \
  1216. CFG_INI_UINT("dp_rx_radio0_default_reo", \
  1217. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1218. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1219. WLAN_CFG_RADIO_0_DEFAULT_REO, \
  1220. CFG_VALUE_OR_DEFAULT, "Radio0 to REO destination default mapping")
  1221. #define CFG_DP_RX_RADIO_1_DEFAULT_REO \
  1222. CFG_INI_UINT("dp_rx_radio1_default_reo", \
  1223. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1224. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1225. WLAN_CFG_RADIO_1_DEFAULT_REO, \
  1226. CFG_VALUE_OR_DEFAULT, "Radio1 to REO destination default mapping")
  1227. #define CFG_DP_RX_RADIO_2_DEFAULT_REO \
  1228. CFG_INI_UINT("dp_rx_radio2_default_reo", \
  1229. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1230. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1231. WLAN_CFG_RADIO_2_DEFAULT_REO, \
  1232. CFG_VALUE_OR_DEFAULT, "Radio2 to REO destination default mapping")
  1233. #define CFG_DP_PEER_EXT_STATS \
  1234. CFG_INI_BOOL("peer_ext_stats", \
  1235. false, "Peer extended stats")
  1236. #if defined QCA_ENHANCED_STATS_SUPPORT || defined DP_MLO_LINK_STATS_SUPPORT
  1237. #define DEFAULT_PEER_LINK_STATS_VALUE true
  1238. #else
  1239. #define DEFAULT_PEER_LINK_STATS_VALUE false
  1240. #endif /* QCA_ENHANCED_STATS_SUPPORT */
  1241. #define CFG_DP_PEER_LINK_STATS \
  1242. CFG_INI_BOOL("peer_link_stats", \
  1243. DEFAULT_PEER_LINK_STATS_VALUE, "Peer Link stats")
  1244. #define CFG_DP_PEER_JITTER_STATS \
  1245. CFG_INI_BOOL("peer_jitter_stats", \
  1246. false, "Peer Jitter stats")
  1247. #define CFG_DP_NAPI_SCALE_FACTOR \
  1248. CFG_INI_UINT("dp_napi_scale_factor", \
  1249. WLAN_CFG_DP_NAPI_SCALE_FACTOR_MIN, \
  1250. WLAN_CFG_DP_NAPI_SCALE_FACTOR_MAX, \
  1251. WLAN_CFG_DP_NAPI_SCALE_FACTOR, \
  1252. CFG_VALUE_OR_DEFAULT, "NAPI scale factor for DP")
  1253. /*
  1254. * <ini>
  1255. * legacy_mode_csum_disable - Disable csum offload for legacy 802.11abg modes
  1256. * @Min: 0
  1257. * @Max: 1
  1258. * @Default: Default value indicating if checksum should be disabled for
  1259. * legacy WLAN modes
  1260. *
  1261. * This ini is used to disable HW checksum offload capability for legacy
  1262. * connections
  1263. *
  1264. * Related: gEnableIpTcpUdpChecksumOffload should be enabled
  1265. *
  1266. * Usage: Internal
  1267. *
  1268. * </ini>
  1269. */
  1270. #ifndef DP_LEGACY_MODE_CSM_DEFAULT_DISABLE
  1271. #define DP_LEGACY_MODE_CSM_DEFAULT_DISABLE 1
  1272. #endif
  1273. #define CFG_DP_LEGACY_MODE_CSUM_DISABLE \
  1274. CFG_INI_BOOL("legacy_mode_csum_disable", \
  1275. DP_LEGACY_MODE_CSM_DEFAULT_DISABLE, \
  1276. "Enable/Disable legacy mode checksum")
  1277. #define CFG_DP_RX_BUFF_POOL_ENABLE \
  1278. CFG_INI_BOOL("dp_rx_buff_prealloc_pool", false, \
  1279. "Enable/Disable DP RX emergency buffer pool support")
  1280. #define CFG_DP_RX_REFILL_BUFF_POOL_ENABLE \
  1281. CFG_INI_BOOL("dp_rx_refill_buff_pool", false, \
  1282. "Enable/Disable DP RX refill buffer pool support")
  1283. #define CFG_DP_POLL_MODE_ENABLE \
  1284. CFG_INI_BOOL("dp_poll_mode_enable", false, \
  1285. "Enable/Disable Polling mode for data path")
  1286. #define CFG_DP_RX_FST_IN_CMEM \
  1287. CFG_INI_BOOL("dp_rx_fst_in_cmem", false, \
  1288. "Enable/Disable flow search table in CMEM")
  1289. /*
  1290. * <ini>
  1291. * gEnableSWLM - Control DP Software latency manager
  1292. * @Min: 0
  1293. * @Max: 1
  1294. * @Default: 0
  1295. *
  1296. * This ini is used to enable DP Software latency Manager
  1297. *
  1298. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  1299. *
  1300. * Usage: Internal
  1301. *
  1302. * </ini>
  1303. */
  1304. #define CFG_DP_SWLM_ENABLE \
  1305. CFG_INI_BOOL("gEnableSWLM", false, \
  1306. "Enable/Disable DP SWLM")
  1307. /*
  1308. * <ini>
  1309. * wow_check_rx_pending_enable - control to check RX frames pending in Wow
  1310. * @Min: 0
  1311. * @Max: 1
  1312. * @Default: 0
  1313. *
  1314. * This ini is used to control DP Software to perform RX pending check
  1315. * before entering WoW mode
  1316. *
  1317. * Usage: Internal
  1318. *
  1319. * </ini>
  1320. */
  1321. #define CFG_DP_WOW_CHECK_RX_PENDING \
  1322. CFG_INI_BOOL("wow_check_rx_pending_enable", \
  1323. false, \
  1324. "enable rx frame pending check in WoW mode")
  1325. #define CFG_DP_DELAY_MON_REPLENISH \
  1326. CFG_INI_BOOL("delay_mon_replenish", \
  1327. true, "Delay Monitor Replenish")
  1328. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  1329. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MIN 500
  1330. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MAX 2000
  1331. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER 500
  1332. #define CFG_DP_VDEV_STATS_HW_OFFLOAD_CONFIG \
  1333. CFG_INI_BOOL("vdev_stats_hw_offload_config", \
  1334. false, "Offload vdev stats to HW")
  1335. #define CFG_DP_VDEV_STATS_HW_OFFLOAD_TIMER \
  1336. CFG_INI_UINT("vdev_stats_hw_offload_timer", \
  1337. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MIN, \
  1338. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MAX, \
  1339. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER, \
  1340. CFG_VALUE_OR_DEFAULT, \
  1341. "vdev stats hw offload timer duration")
  1342. #define CFG_DP_VDEV_STATS_HW_OFFLOAD \
  1343. CFG(CFG_DP_VDEV_STATS_HW_OFFLOAD_CONFIG) \
  1344. CFG(CFG_DP_VDEV_STATS_HW_OFFLOAD_TIMER)
  1345. #else
  1346. #define CFG_DP_VDEV_STATS_HW_OFFLOAD
  1347. #endif
  1348. /*
  1349. * <ini>
  1350. * ghw_cc_enable - enable HW cookie conversion by register
  1351. * @Min: 0
  1352. * @Max: 1
  1353. * @Default: 1
  1354. *
  1355. * This ini is used to control HW based 20 bits cookie to 64 bits
  1356. * Desc virtual address conversion
  1357. *
  1358. * Usage: Internal
  1359. *
  1360. * </ini>
  1361. */
  1362. #define CFG_DP_HW_CC_ENABLE \
  1363. CFG_INI_BOOL("ghw_cc_enable", \
  1364. true, "Enable/Disable HW cookie conversion")
  1365. #ifdef IPA_OFFLOAD
  1366. /*
  1367. * <ini>
  1368. * dp_ipa_tx_ring_size - Set tcl ring size for IPA
  1369. * @Min: 1024
  1370. * @Max: 8096
  1371. * @Default: 1024
  1372. *
  1373. * This ini sets the tcl ring size for IPA
  1374. *
  1375. * Related: N/A
  1376. *
  1377. * Supported Feature: IPA
  1378. *
  1379. * Usage: Internal
  1380. *
  1381. * </ini>
  1382. */
  1383. #define CFG_DP_IPA_TX_RING_SIZE \
  1384. CFG_INI_UINT("dp_ipa_tx_ring_size", \
  1385. WLAN_CFG_IPA_TX_RING_SIZE_MIN, \
  1386. WLAN_CFG_IPA_TX_RING_SIZE_MAX, \
  1387. WLAN_CFG_IPA_TX_RING_SIZE, \
  1388. CFG_VALUE_OR_DEFAULT, "IPA TCL ring size")
  1389. /*
  1390. * <ini>
  1391. * dp_ipa_tx_comp_ring_size - Set tx comp ring size for IPA
  1392. * @Min: 1024
  1393. * @Max: 8096
  1394. * @Default: 1024
  1395. *
  1396. * This ini sets the tx comp ring size for IPA
  1397. *
  1398. * Related: N/A
  1399. *
  1400. * Supported Feature: IPA
  1401. *
  1402. * Usage: Internal
  1403. *
  1404. * </ini>
  1405. */
  1406. #define CFG_DP_IPA_TX_COMP_RING_SIZE \
  1407. CFG_INI_UINT("dp_ipa_tx_comp_ring_size", \
  1408. WLAN_CFG_IPA_TX_COMP_RING_SIZE_MIN, \
  1409. WLAN_CFG_IPA_TX_COMP_RING_SIZE_MAX, \
  1410. WLAN_CFG_IPA_TX_COMP_RING_SIZE, \
  1411. CFG_VALUE_OR_DEFAULT, "IPA tx comp ring size")
  1412. #ifdef IPA_WDI3_TX_TWO_PIPES
  1413. /*
  1414. * <ini>
  1415. * dp_ipa_tx_alt_ring_size - Set alt tcl ring size for IPA
  1416. * @Min: 1024
  1417. * @Max: 8096
  1418. * @Default: 1024
  1419. *
  1420. * This ini sets the alt tcl ring size for IPA
  1421. *
  1422. * Related: N/A
  1423. *
  1424. * Supported Feature: IPA
  1425. *
  1426. * Usage: Internal
  1427. *
  1428. * </ini>
  1429. */
  1430. #define CFG_DP_IPA_TX_ALT_RING_SIZE \
  1431. CFG_INI_UINT("dp_ipa_tx_alt_ring_size", \
  1432. WLAN_CFG_IPA_TX_ALT_RING_SIZE_MIN, \
  1433. WLAN_CFG_IPA_TX_ALT_RING_SIZE_MAX, \
  1434. WLAN_CFG_IPA_TX_ALT_RING_SIZE, \
  1435. CFG_VALUE_OR_DEFAULT, \
  1436. "DP IPA TX Alternative Ring Size")
  1437. /*
  1438. * <ini>
  1439. * dp_ipa_tx_alt_comp_ring_size - Set tx alt comp ring size for IPA
  1440. * @Min: 1024
  1441. * @Max: 8096
  1442. * @Default: 1024
  1443. *
  1444. * This ini sets the tx alt comp ring size for IPA
  1445. *
  1446. * Related: N/A
  1447. *
  1448. * Supported Feature: IPA
  1449. *
  1450. * Usage: Internal
  1451. *
  1452. * </ini>
  1453. */
  1454. #define CFG_DP_IPA_TX_ALT_COMP_RING_SIZE \
  1455. CFG_INI_UINT("dp_ipa_tx_alt_comp_ring_size", \
  1456. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MIN, \
  1457. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MAX, \
  1458. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE, \
  1459. CFG_VALUE_OR_DEFAULT, \
  1460. "DP IPA TX Alternative Completion Ring Size")
  1461. #define CFG_DP_IPA_TX_ALT_RING_CFG \
  1462. CFG(CFG_DP_IPA_TX_ALT_RING_SIZE) \
  1463. CFG(CFG_DP_IPA_TX_ALT_COMP_RING_SIZE)
  1464. #else
  1465. #define CFG_DP_IPA_TX_ALT_RING_CFG
  1466. #endif
  1467. #define CFG_DP_IPA_TX_RING_CFG \
  1468. CFG(CFG_DP_IPA_TX_RING_SIZE) \
  1469. CFG(CFG_DP_IPA_TX_COMP_RING_SIZE)
  1470. #else
  1471. #define CFG_DP_IPA_TX_RING_CFG
  1472. #define CFG_DP_IPA_TX_ALT_RING_CFG
  1473. #endif
  1474. #ifdef WLAN_SUPPORT_PPEDS
  1475. #define WLAN_CFG_NUM_PPEDS_TX_DESC_MIN 16
  1476. #define WLAN_CFG_NUM_PPEDS_TX_DESC_MAX 0x8000
  1477. #define WLAN_CFG_NUM_PPEDS_TX_DESC 0x8000
  1478. #define WLAN_CFG_NUM_PPEDS_TX_CMP_NAPI_MIN 8
  1479. #define WLAN_CFG_NUM_PPEDS_TX_CMP_NAPI_MAX 256
  1480. #define WLAN_CFG_NUM_PPEDS_TX_CMP_NAPI 64
  1481. #define WLAN_CFG_PPEDS_TX_DESC_HOTLIST_LEN_MIN 0
  1482. #define WLAN_CFG_PPEDS_TX_DESC_HOTLIST_LEN_MAX 0x2000
  1483. #define WLAN_CFG_PPEDS_TX_DESC_HOTLIST_LEN 0x400
  1484. #define CFG_DP_PPEDS_TX_DESC \
  1485. CFG_INI_UINT("dp_ppeds_tx_desc", \
  1486. WLAN_CFG_NUM_PPEDS_TX_DESC_MIN, \
  1487. WLAN_CFG_NUM_PPEDS_TX_DESC_MAX, \
  1488. WLAN_CFG_NUM_PPEDS_TX_DESC, \
  1489. CFG_VALUE_OR_DEFAULT, "DP PPEDS Tx Descriptors")
  1490. #define CFG_DP_PPEDS_TX_DESC_HOTLIST_LEN \
  1491. CFG_INI_UINT("dp_ppeds_tx_desc_hotlist_len", \
  1492. WLAN_CFG_PPEDS_TX_DESC_HOTLIST_LEN_MIN, \
  1493. WLAN_CFG_PPEDS_TX_DESC_HOTLIST_LEN_MAX, \
  1494. WLAN_CFG_PPEDS_TX_DESC_HOTLIST_LEN, \
  1495. CFG_VALUE_OR_DEFAULT, "DP PPEDS Tx Desc hotlist length")
  1496. #define CFG_DP_PPEDS_TX_CMP_NAPI_BUDGET \
  1497. CFG_INI_UINT("dp_ppeds_tx_cmp_napi_budget", \
  1498. WLAN_CFG_NUM_PPEDS_TX_CMP_NAPI_MIN, \
  1499. WLAN_CFG_NUM_PPEDS_TX_CMP_NAPI_MAX, \
  1500. WLAN_CFG_NUM_PPEDS_TX_CMP_NAPI, \
  1501. CFG_VALUE_OR_DEFAULT, "DP PPEDS Tx Comp handler napi budget")
  1502. #define CFG_DP_PPEDS_ENABLE \
  1503. CFG_INI_BOOL("ppe_ds_enable", true, \
  1504. "DP ppe enable flag")
  1505. #define CFG_DP_REO2PPE_RING \
  1506. CFG_INI_UINT("dp_reo2ppe_ring", \
  1507. WLAN_CFG_REO2PPE_RING_SIZE_MIN, \
  1508. WLAN_CFG_REO2PPE_RING_SIZE_MAX, \
  1509. WLAN_CFG_REO2PPE_RING_SIZE, \
  1510. CFG_VALUE_OR_DEFAULT, "DP REO2PPE ring")
  1511. #define CFG_DP_PPE2TCL_RING \
  1512. CFG_INI_UINT("dp_ppe2tcl_ring", \
  1513. WLAN_CFG_PPE2TCL_RING_SIZE_MIN, \
  1514. WLAN_CFG_PPE2TCL_RING_SIZE_MAX, \
  1515. WLAN_CFG_PPE2TCL_RING_SIZE, \
  1516. CFG_VALUE_OR_DEFAULT, "DP PPE2TCL rings")
  1517. #define CFG_DP_PPEDS_WIFI_SOC_CFG \
  1518. CFG_INI_UINT("ppeds_wifi_soc_cfg", \
  1519. CFG_DP_PPEDS_WIFI_SOC_CFG_NONE, \
  1520. CFG_DP_PPEDS_WIFI_SOC_CFG_ALL, \
  1521. CFG_DP_PPEDS_WIFI_SOC_CFG_DEFAULT, \
  1522. CFG_VALUE_OR_DEFAULT, "PPEDS enable per WiFi SoC")
  1523. #define CFG_DP_PPEDS_CONFIG \
  1524. CFG(CFG_DP_PPEDS_TX_CMP_NAPI_BUDGET) \
  1525. CFG(CFG_DP_PPEDS_TX_DESC_HOTLIST_LEN) \
  1526. CFG(CFG_DP_PPEDS_TX_DESC) \
  1527. CFG(CFG_DP_PPEDS_ENABLE) \
  1528. CFG(CFG_DP_REO2PPE_RING) \
  1529. CFG(CFG_DP_PPE2TCL_RING) \
  1530. CFG(CFG_DP_PPEDS_WIFI_SOC_CFG)
  1531. #else
  1532. #define CFG_DP_PPEDS_CONFIG
  1533. #define WLAN_CFG_NUM_PPEDS_TX_DESC_MAX 0
  1534. #endif
  1535. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  1536. /*
  1537. * <ini>
  1538. * dp_chip0_rx_ring_map - Set Rx ring map for CHIP 0
  1539. * @Min: 0x0
  1540. * @Max: 0xFF
  1541. * @Default: 0xF
  1542. *
  1543. * This ini sets Rx ring map for CHIP 0
  1544. *
  1545. * Usage: Internal
  1546. *
  1547. * </ini>
  1548. */
  1549. #define CFG_DP_MLO_RX_RING_MAP \
  1550. CFG_INI_UINT("dp_mlo_reo_rings_map", \
  1551. WLAN_CFG_MLO_RX_RING_MAP_MIN, \
  1552. WLAN_CFG_MLO_RX_RING_MAP_MAX, \
  1553. WLAN_CFG_MLO_RX_RING_MAP, \
  1554. CFG_VALUE_OR_DEFAULT, "DP MLO Rx ring map")
  1555. #define CFG_DP_MLO_CONFIG \
  1556. CFG(CFG_DP_MLO_RX_RING_MAP)
  1557. #else
  1558. #define CFG_DP_MLO_CONFIG
  1559. #endif
  1560. /*
  1561. * <ini>
  1562. * dp_mpdu_retry_threshold_1 - threshold to increment mpdu success with retries
  1563. * @Min: 0
  1564. * @Max: 255
  1565. * @Default: 0
  1566. *
  1567. * This ini entry is used to set first threshold to increment the value of
  1568. * mpdu_success_with_retries
  1569. *
  1570. * Usage: Internal
  1571. *
  1572. * </ini>
  1573. */
  1574. #define CFG_DP_MPDU_RETRY_THRESHOLD_1 \
  1575. CFG_INI_UINT("dp_mpdu_retry_threshold_1", \
  1576. CFG_DP_MPDU_RETRY_THRESHOLD_MIN, \
  1577. CFG_DP_MPDU_RETRY_THRESHOLD_MAX, \
  1578. CFG_DP_MPDU_RETRY_THRESHOLD, \
  1579. CFG_VALUE_OR_DEFAULT, "DP mpdu retry threshold 1")
  1580. /*
  1581. * <ini>
  1582. * dp_mpdu_retry_threshold_2 - threshold to increment mpdu success with retries
  1583. * @Min: 0
  1584. * @Max: 255
  1585. * @Default: 0
  1586. *
  1587. * This ini entry is used to set second threshold to increment the value of
  1588. * mpdu_success_with_retries
  1589. *
  1590. * Usage: Internal
  1591. *
  1592. * </ini>
  1593. */
  1594. #define CFG_DP_MPDU_RETRY_THRESHOLD_2 \
  1595. CFG_INI_UINT("dp_mpdu_retry_threshold_2", \
  1596. CFG_DP_MPDU_RETRY_THRESHOLD_MIN, \
  1597. CFG_DP_MPDU_RETRY_THRESHOLD_MAX, \
  1598. CFG_DP_MPDU_RETRY_THRESHOLD, \
  1599. CFG_VALUE_OR_DEFAULT, "DP mpdu retry threshold 2")
  1600. #ifdef QCA_SUPPORT_TX_MIN_RATES_FOR_SPECIAL_FRAMES
  1601. /* Macro enabling support marking of notify frames by host */
  1602. #define DP_MARK_NOTIFY_FRAME_SUPPORT 1
  1603. #else
  1604. #define DP_MARK_NOTIFY_FRAME_SUPPORT 0
  1605. #endif /* QCA_SUPPORT_TX_MIN_RATES_FOR_SPECIAL_FRAMES */
  1606. /*
  1607. * <ini>
  1608. * Host DP AST entries database - Enable/Disable
  1609. *
  1610. * @Default: 0
  1611. *
  1612. * This ini enables/disables AST entries database on host
  1613. *
  1614. * Usage: Internal
  1615. *
  1616. * </ini>
  1617. */
  1618. #define CFG_DP_HOST_AST_DB_ENABLE \
  1619. CFG_INI_BOOL("host_ast_db_enable", false, \
  1620. "Host AST entries database Enable/Disable")
  1621. #ifdef DP_TX_PACKET_INSPECT_FOR_ILP
  1622. /*
  1623. * <ini>
  1624. * TX packet inspect for ILP - Enable/Disable
  1625. *
  1626. * @Default: true
  1627. *
  1628. * This ini enable/disables TX packet inspection for ILP feature
  1629. *
  1630. * Usage: Internal
  1631. *
  1632. * </ini>
  1633. */
  1634. #define CFG_TX_PKT_INSPECT_FOR_ILP \
  1635. CFG_INI_BOOL("tx_pkt_inspect_for_ilp", true, \
  1636. "TX packet inspect for ILP")
  1637. #define CFG_TX_PKT_INSPECT_FOR_ILP_CFG CFG(CFG_TX_PKT_INSPECT_FOR_ILP)
  1638. #else
  1639. #define CFG_TX_PKT_INSPECT_FOR_ILP_CFG
  1640. #endif
  1641. #define CFG_DP \
  1642. CFG(CFG_DP_HTT_PACKET_TYPE) \
  1643. CFG(CFG_DP_INT_BATCH_THRESHOLD_OTHER) \
  1644. CFG(CFG_DP_INT_BATCH_THRESHOLD_PPE2TCL) \
  1645. CFG(CFG_DP_INT_BATCH_THRESHOLD_RX) \
  1646. CFG(CFG_DP_INT_BATCH_THRESHOLD_TX) \
  1647. CFG(CFG_DP_INT_TIMER_THRESHOLD_PPE2TCL) \
  1648. CFG(CFG_DP_INT_TIMER_THRESHOLD_OTHER) \
  1649. CFG(CFG_DP_INT_TIMER_THRESHOLD_RX) \
  1650. CFG(CFG_DP_INT_TIMER_THRESHOLD_TX) \
  1651. CFG(CFG_DP_MAX_ALLOC_SIZE) \
  1652. CFG(CFG_DP_MAX_CLIENTS) \
  1653. CFG(CFG_DP_MAX_PEER_ID) \
  1654. CFG(CFG_DP_REO_DEST_RINGS) \
  1655. CFG(CFG_DP_TX_COMP_RINGS) \
  1656. CFG(CFG_DP_TCL_DATA_RINGS) \
  1657. CFG(CFG_DP_NSS_REO_DEST_RINGS) \
  1658. CFG(CFG_DP_NSS_TCL_DATA_RINGS) \
  1659. CFG(CFG_DP_TX_DESC) \
  1660. CFG(CFG_DP_TX_SPL_DESC) \
  1661. CFG(CFG_DP_TX_EXT_DESC) \
  1662. CFG(CFG_DP_TX_EXT_DESC_POOLS) \
  1663. CFG(CFG_DP_PDEV_RX_RING) \
  1664. CFG(CFG_DP_PDEV_TX_RING) \
  1665. CFG(CFG_DP_RX_DEFRAG_TIMEOUT) \
  1666. CFG(CFG_DP_TX_COMPL_RING_SIZE) \
  1667. CFG(CFG_DP_TX_RING_SIZE) \
  1668. CFG(CFG_DP_NSS_COMP_RING_SIZE) \
  1669. CFG(CFG_DP_PDEV_LMAC_RING) \
  1670. CFG(CFG_DP_TIME_CONTROL_BP) \
  1671. CFG(CFG_DP_BASE_HW_MAC_ID) \
  1672. CFG(CFG_DP_RX_HASH) \
  1673. CFG(CFG_DP_TSO) \
  1674. CFG(CFG_DP_LRO) \
  1675. CFG(CFG_DP_SG) \
  1676. CFG(CFG_DP_GRO) \
  1677. CFG(CFG_DP_TC_INGRESS_PRIO) \
  1678. CFG(CFG_DP_OL_TX_CSUM) \
  1679. CFG(CFG_DP_OL_RX_CSUM) \
  1680. CFG(CFG_DP_RAWMODE) \
  1681. CFG(CFG_DP_PEER_FLOW_CTRL) \
  1682. CFG(CFG_DP_NAPI) \
  1683. CFG(CFG_DP_TCP_UDP_CKSUM_OFFLOAD) \
  1684. CFG(CFG_DP_NAN_TCP_UDP_CKSUM_OFFLOAD) \
  1685. CFG(CFG_DP_P2P_TCP_UDP_CKSUM_OFFLOAD) \
  1686. CFG(CFG_DP_DEFRAG_TIMEOUT_CHECK) \
  1687. CFG(CFG_DP_WBM_RELEASE_RING) \
  1688. CFG(CFG_DP_TCL_CMD_CREDIT_RING) \
  1689. CFG(CFG_DP_TCL_STATUS_RING) \
  1690. CFG(CFG_DP_REO_REINJECT_RING) \
  1691. CFG(CFG_DP_RX_RELEASE_RING) \
  1692. CFG(CFG_DP_REO_EXCEPTION_RING) \
  1693. CFG(CFG_DP_RX_DESTINATION_RING) \
  1694. CFG(CFG_DP_REO_CMD_RING) \
  1695. CFG(CFG_DP_REO_STATUS_RING) \
  1696. CFG(CFG_DP_RXDMA_BUF_RING) \
  1697. CFG(CFG_DP_RXDMA_REFILL_RING) \
  1698. CFG(CFG_DP_RXDMA_REFILL_LT_DISABLE) \
  1699. CFG(CFG_DP_TX_DESC_LIMIT_0) \
  1700. CFG(CFG_DP_TX_DESC_LIMIT_1) \
  1701. CFG(CFG_DP_TX_DESC_LIMIT_2) \
  1702. CFG(CFG_DP_TX_DEVICE_LIMIT) \
  1703. CFG(CFG_DP_TX_SPL_DEVICE_LIMIT) \
  1704. CFG(CFG_DP_TX_SW_INTERNODE_QUEUE) \
  1705. CFG(CFG_DP_TX_DESC_GLOBAL_COUNT) \
  1706. CFG(CFG_DP_SPCL_TX_DESC_GLOBAL_COUNT) \
  1707. CFG(CFG_DP_RXDMA_MONITOR_BUF_RING) \
  1708. CFG(CFG_DP_RXDMA_MONITOR_DST_RING) \
  1709. CFG(CFG_DP_RXDMA_MONITOR_STATUS_RING) \
  1710. CFG(CFG_DP_RXDMA_MONITOR_DESC_RING) \
  1711. CFG(CFG_DP_RXDMA_ERR_DST_RING) \
  1712. CFG(CFG_DP_PER_PKT_LOGGING) \
  1713. CFG(CFG_DP_TX_FLOW_START_QUEUE_OFFSET) \
  1714. CFG(CFG_DP_TX_FLOW_STOP_QUEUE_TH) \
  1715. CFG(CFG_DP_IPA_UC_TX_BUF_SIZE) \
  1716. CFG(CFG_DP_IPA_UC_TX_PARTITION_BASE) \
  1717. CFG(CFG_DP_IPA_UC_RX_IND_RING_COUNT) \
  1718. CFG(CFG_DP_AP_STA_SECURITY_SEPERATION) \
  1719. CFG(CFG_DP_ENABLE_DATA_STALL_DETECTION) \
  1720. CFG(CFG_DP_RX_SW_DESC_WEIGHT) \
  1721. CFG(CFG_DP_RX_SW_DESC_NUM) \
  1722. CFG(CFG_DP_RX_FLOW_SEARCH_TABLE_SIZE) \
  1723. CFG(CFG_DP_RX_FLOW_TAG_ENABLE) \
  1724. CFG(CFG_DP_RX_FLOW_SEARCH_TABLE_PER_PDEV) \
  1725. CFG(CFG_DP_RX_MON_PROTOCOL_FLOW_TAG_ENABLE) \
  1726. CFG(CFG_DP_RXDMA_MONITOR_RX_DROP_THRESHOLD) \
  1727. CFG(CFG_DP_PKTLOG_BUFFER_SIZE) \
  1728. CFG(CFG_DP_RX_FISA_ENABLE) \
  1729. CFG(CFG_DP_RX_FISA_LRU_DEL_ENABLE) \
  1730. CFG(CFG_DP_FULL_MON_MODE) \
  1731. CFG(CFG_DP_REO_RINGS_MAP) \
  1732. CFG(CFG_DP_PEER_EXT_STATS) \
  1733. CFG(CFG_DP_PEER_JITTER_STATS) \
  1734. CFG(CFG_DP_PEER_LINK_STATS) \
  1735. CFG(CFG_DP_RX_BUFF_POOL_ENABLE) \
  1736. CFG(CFG_DP_RX_REFILL_BUFF_POOL_ENABLE) \
  1737. CFG(CFG_DP_RX_PENDING_HL_THRESHOLD) \
  1738. CFG(CFG_DP_RX_PENDING_LO_THRESHOLD) \
  1739. CFG(CFG_DP_LEGACY_MODE_CSUM_DISABLE) \
  1740. CFG(CFG_DP_POLL_MODE_ENABLE) \
  1741. CFG(CFG_DP_SWLM_ENABLE) \
  1742. CFG(CFG_DP_TX_PER_PKT_VDEV_ID_CHECK) \
  1743. CFG(CFG_DP_RX_FST_IN_CMEM) \
  1744. CFG(CFG_DP_RX_RADIO_0_DEFAULT_REO) \
  1745. CFG(CFG_DP_RX_RADIO_1_DEFAULT_REO) \
  1746. CFG(CFG_DP_RX_RADIO_2_DEFAULT_REO) \
  1747. CFG(CFG_DP_WOW_CHECK_RX_PENDING) \
  1748. CFG(CFG_DP_HW_CC_ENABLE) \
  1749. CFG(CFG_DP_DELAY_MON_REPLENISH) \
  1750. CFG(CFG_DP_TX_MONITOR_BUF_RING) \
  1751. CFG(CFG_DP_TX_MONITOR_DST_RING) \
  1752. CFG(CFG_DP_MPDU_RETRY_THRESHOLD_1) \
  1753. CFG(CFG_DP_MPDU_RETRY_THRESHOLD_2) \
  1754. CFG_DP_IPA_TX_RING_CFG \
  1755. CFG_DP_PPEDS_CONFIG \
  1756. CFG_DP_IPA_TX_ALT_RING_CFG \
  1757. CFG_DP_MLO_CONFIG \
  1758. CFG_DP_INI_SECTION_PARAMS \
  1759. CFG_DP_VDEV_STATS_HW_OFFLOAD \
  1760. CFG(CFG_DP_TX_CAPT_MAX_MEM_MB) \
  1761. CFG(CFG_DP_NAPI_SCALE_FACTOR) \
  1762. CFG(CFG_DP_HOST_AST_DB_ENABLE) \
  1763. CFG_DP_SAWF_STATS_CONFIG \
  1764. CFG(CFG_DP_HANDLE_INVALID_DECAP_TYPE_DISABLE) \
  1765. CFG(CFG_DP_TXMON_SW_PEER_FILTERING) \
  1766. CFG_TX_PKT_INSPECT_FOR_ILP_CFG \
  1767. CFG(CFG_DP_POINTER_TIMER_THRESHOLD_RX) \
  1768. CFG(CFG_DP_POINTER_NUM_THRESHOLD_RX)
  1769. #endif /* _CFG_DP_H_ */