hal_be_rx_tlv.h 68 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #ifndef _HAL_BE_RX_TLV_H_
  20. #define _HAL_BE_RX_TLV_H_
  21. #include "hal_api_mon.h"
  22. /*
  23. * Structures & Macros to obtain fields from the TLV's in the Rx packet
  24. * pre-header.
  25. */
  26. #ifdef CONFIG_4_BYTES_TLV_TAG
  27. #define TLV_TAG_T uint32_t
  28. #else
  29. #define TLV_TAG_T uint64_t
  30. #endif
  31. #define HAL_RX_BE_PKT_HDR_TLV_LEN 112
  32. struct rx_pkt_hdr_tlv {
  33. TLV_TAG_T tag; /* TLV_TAG_T B */
  34. uint64_t phy_ppdu_id; /* 8 B */
  35. char rx_pkt_hdr[HAL_RX_BE_PKT_HDR_TLV_LEN]; /* 112 B */
  36. };
  37. #ifdef CONFIG_WORD_BASED_TLV
  38. #ifndef BIG_ENDIAN_HOST
  39. struct rx_msdu_end_compact {
  40. uint32_t sa_sw_peer_id : 16,
  41. sa_idx_timeout : 1,
  42. da_idx_timeout : 1,
  43. to_ds : 1,
  44. tid : 4,
  45. sa_is_valid : 1,
  46. da_is_valid : 1,
  47. da_is_mcbc : 1,
  48. l3_header_padding : 2,
  49. first_msdu : 1,
  50. last_msdu : 1,
  51. fr_ds : 1,
  52. ip_chksum_fail_copy : 1;
  53. uint32_t sa_idx : 16,
  54. da_idx_or_sw_peer_id : 16;
  55. uint32_t msdu_drop : 1,
  56. reo_destination_indication : 5,
  57. flow_idx : 20,
  58. use_ppe : 1,
  59. mesh_sta : 2,
  60. vlan_ctag_stripped : 1,
  61. vlan_stag_stripped : 1,
  62. fragment_flag : 1;
  63. uint32_t fse_metadata : 32;
  64. uint32_t cce_metadata : 16,
  65. tcp_udp_chksum : 16;
  66. uint32_t aggregation_count : 8,
  67. flow_aggregation_continuation : 1,
  68. fisa_timeout : 1,
  69. tcp_udp_chksum_fail_copy : 1,
  70. msdu_limit_error : 1,
  71. flow_idx_timeout : 1,
  72. flow_idx_invalid : 1,
  73. cce_match : 1,
  74. amsdu_parser_error : 1,
  75. cumulative_ip_length : 16;
  76. uint32_t key_id_octet : 8,
  77. reserved_8a : 24;
  78. uint32_t reserved_9a : 6,
  79. service_code : 9,
  80. priority_valid : 1,
  81. intra_bss : 1,
  82. dest_chip_id : 2,
  83. multicast_echo : 1,
  84. wds_learning_event : 1,
  85. wds_roaming_event : 1,
  86. wds_keep_alive_event : 1,
  87. dest_chip_pmac_id : 1,
  88. reserved_9b : 8;
  89. uint32_t msdu_length : 14,
  90. stbc : 1,
  91. ipsec_esp : 1,
  92. l3_offset : 7,
  93. ipsec_ah : 1,
  94. l4_offset : 8;
  95. uint32_t msdu_number : 8,
  96. decap_format : 2,
  97. ipv4_proto : 1,
  98. ipv6_proto : 1,
  99. tcp_proto : 1,
  100. udp_proto : 1,
  101. ip_frag : 1,
  102. tcp_only_ack : 1,
  103. da_is_bcast_mcast : 1,
  104. toeplitz_hash_sel : 2,
  105. ip_fixed_header_valid : 1,
  106. ip_extn_header_valid : 1,
  107. tcp_udp_header_valid : 1,
  108. mesh_control_present : 1,
  109. ldpc : 1,
  110. ip4_protocol_ip6_next_header : 8;
  111. uint32_t vlan_ctag_ci : 16,
  112. vlan_stag_ci : 16;
  113. uint32_t peer_meta_data : 32;
  114. uint32_t user_rssi : 8,
  115. pkt_type : 4,
  116. sgi : 2,
  117. rate_mcs : 4,
  118. receive_bandwidth : 3,
  119. reception_type : 3,
  120. mimo_ss_bitmap : 7,
  121. msdu_done_copy : 1;
  122. uint32_t flow_id_toeplitz : 32;
  123. uint32_t ppdu_start_timestamp_63_32;
  124. uint32_t sw_phy_meta_data : 32;
  125. uint32_t first_mpdu : 1,
  126. reserved_16a : 1,
  127. mcast_bcast : 1,
  128. ast_index_not_found : 1,
  129. ast_index_timeout : 1,
  130. power_mgmt : 1,
  131. non_qos : 1,
  132. null_data : 1,
  133. mgmt_type : 1,
  134. ctrl_type : 1,
  135. more_data : 1,
  136. eosp : 1,
  137. a_msdu_error : 1,
  138. reserved_16b : 1,
  139. order : 1,
  140. wifi_parser_error : 1,
  141. overflow_err : 1,
  142. msdu_length_err : 1,
  143. tcp_udp_chksum_fail : 1,
  144. ip_chksum_fail : 1,
  145. sa_idx_invalid : 1,
  146. da_idx_invalid : 1,
  147. amsdu_addr_mismatch : 1,
  148. rx_in_tx_decrypt_byp : 1,
  149. encrypt_required : 1,
  150. directed : 1,
  151. buffer_fragment : 1,
  152. mpdu_length_err : 1,
  153. tkip_mic_err : 1,
  154. decrypt_err : 1,
  155. unencrypted_frame_err : 1,
  156. fcs_err : 1;
  157. uint32_t reserved_17a : 10,
  158. decrypt_status_code : 3,
  159. rx_bitmap_not_updated : 1,
  160. reserved_17b : 17,
  161. msdu_done : 1;
  162. };
  163. struct rx_mpdu_start_compact {
  164. uint32_t rx_reo_queue_desc_addr_39_32 : 8,
  165. receive_queue_number : 16,
  166. pre_delim_err_warning : 1,
  167. first_delim_err : 1,
  168. reserved_0 : 6;
  169. uint32_t pn_31_0 : 32;
  170. uint32_t pn_63_32 : 32;
  171. uint32_t pn_95_64 : 32;
  172. uint32_t ast_index : 16,
  173. sw_peer_id : 16;
  174. uint32_t mpdu_frame_control_valid : 1,
  175. mpdu_duration_valid : 1,
  176. mac_addr_ad1_valid : 1,
  177. mac_addr_ad2_valid : 1,
  178. mac_addr_ad3_valid : 1,
  179. mac_addr_ad4_valid : 1,
  180. mpdu_sequence_control_valid : 1,
  181. mpdu_qos_control_valid : 1,
  182. mpdu_ht_control_valid : 1,
  183. frame_encryption_info_valid : 1,
  184. mpdu_fragment_number : 4,
  185. more_fragment_flag : 1,
  186. reserved_7a : 1,
  187. fr_ds : 1,
  188. to_ds : 1,
  189. encrypted : 1,
  190. mpdu_retry : 1,
  191. mpdu_sequence_number : 12;
  192. uint32_t mpdu_frame_control_field : 16,
  193. mpdu_duration_field : 16;
  194. uint32_t mac_addr_ad1_31_0 : 32;
  195. uint32_t mac_addr_ad1_47_32 : 16,
  196. mac_addr_ad2_15_0 : 16;
  197. uint32_t mac_addr_ad2_47_16 : 32;
  198. uint32_t mac_addr_ad3_31_0 : 32;
  199. uint32_t mac_addr_ad3_47_32 : 16,
  200. mpdu_sequence_control_field : 16;
  201. };
  202. #else
  203. struct rx_msdu_end_compact {
  204. uint32_t ip_chksum_fail_copy : 1,
  205. fr_ds : 1,
  206. last_msdu : 1,
  207. first_msdu : 1,
  208. l3_header_padding : 2,
  209. da_is_mcbc : 1,
  210. da_is_valid : 1,
  211. sa_is_valid : 1,
  212. tid : 4,
  213. to_ds : 1,
  214. da_idx_timeout : 1,
  215. sa_idx_timeout : 1,
  216. sa_sw_peer_id : 16;
  217. uint32_t da_idx_or_sw_peer_id : 16,
  218. sa_idx : 16;
  219. uint32_t fragment_flag : 1,
  220. vlan_stag_stripped : 1,
  221. vlan_ctag_stripped : 1,
  222. mesh_sta : 2,
  223. use_ppe : 1,
  224. flow_idx : 20,
  225. reo_destination_indication : 5,
  226. msdu_drop : 1;
  227. uint32_t fse_metadata : 32;
  228. uint32_t tcp_udp_chksum : 16,
  229. cce_metadata : 16;
  230. uint32_t cumulative_ip_length : 16,
  231. amsdu_parser_error : 1,
  232. cce_match : 1,
  233. flow_idx_invalid : 1,
  234. flow_idx_timeout : 1,
  235. msdu_limit_error : 1,
  236. tcp_udp_chksum_fail_copy : 1,
  237. fisa_timeout : 1,
  238. flow_aggregation_continuation : 1,
  239. aggregation_count : 8;
  240. uint32_t reserved_8a : 24,
  241. key_id_octet : 8;
  242. uint32_t reserved_9b : 8,
  243. dest_chip_pmac_id : 1,
  244. wds_keep_alive_event : 1,
  245. wds_roaming_event : 1,
  246. wds_learning_event : 1,
  247. multicast_echo : 1,
  248. dest_chip_id : 2,
  249. intra_bss : 1,
  250. priority_valid : 1,
  251. service_code : 9,
  252. reserved_9a : 6;
  253. uint32_t l4_offset : 8,
  254. ipsec_ah : 1,
  255. l3_offset : 7,
  256. ipsec_esp : 1,
  257. stbc : 1,
  258. msdu_length : 14;
  259. uint32_t ip4_protocol_ip6_next_header : 8,
  260. ldpc : 1,
  261. mesh_control_present : 1,
  262. tcp_udp_header_valid : 1,
  263. ip_extn_header_valid : 1,
  264. ip_fixed_header_valid : 1,
  265. toeplitz_hash_sel : 2,
  266. da_is_bcast_mcast : 1,
  267. tcp_only_ack : 1,
  268. ip_frag : 1,
  269. udp_proto : 1,
  270. tcp_proto : 1,
  271. ipv6_proto : 1,
  272. ipv4_proto : 1,
  273. decap_format : 2,
  274. msdu_number : 8;
  275. uint32_t vlan_stag_ci : 16,
  276. vlan_ctag_ci : 16;
  277. uint32_t peer_meta_data : 32;
  278. uint32_t msdu_done_copy : 1,
  279. mimo_ss_bitmap : 7,
  280. reception_type : 3,
  281. receive_bandwidth : 3,
  282. rate_mcs : 4,
  283. sgi : 2,
  284. pkt_type : 4,
  285. user_rssi : 8;
  286. uint32_t flow_id_toeplitz : 32;
  287. uint32_t ppdu_start_timestamp_63_32;
  288. uint32_t sw_phy_meta_data : 32;
  289. uint32_t fcs_err : 1,
  290. unencrypted_frame_err : 1,
  291. decrypt_err : 1,
  292. tkip_mic_err : 1,
  293. mpdu_length_err : 1,
  294. buffer_fragment : 1,
  295. directed : 1,
  296. encrypt_required : 1,
  297. rx_in_tx_decrypt_byp : 1,
  298. amsdu_addr_mismatch : 1,
  299. da_idx_invalid : 1,
  300. sa_idx_invalid : 1,
  301. ip_chksum_fail : 1,
  302. tcp_udp_chksum_fail : 1,
  303. msdu_length_err : 1,
  304. overflow_err : 1,
  305. wifi_parser_error : 1,
  306. order : 1,
  307. reserved_16b : 1,
  308. a_msdu_error : 1,
  309. eosp : 1,
  310. more_data : 1,
  311. ctrl_type : 1,
  312. mgmt_type : 1,
  313. null_data : 1,
  314. non_qos : 1,
  315. power_mgmt : 1,
  316. ast_index_timeout : 1,
  317. ast_index_not_found : 1,
  318. mcast_bcast : 1,
  319. reserved_16a : 1,
  320. first_mpdu : 1;
  321. uint32_t msdu_done : 1,
  322. reserved_17b : 17,
  323. rx_bitmap_not_updated : 1,
  324. decrypt_status_code : 3,
  325. reserved_17a : 10;
  326. };
  327. struct rx_mpdu_start_compact {
  328. uint32_t reserved_0 : 6,
  329. first_delim_err : 1,
  330. pre_delim_err_warning : 1,
  331. receive_queue_number : 16,
  332. rx_reo_queue_desc_addr_39_32 : 8;
  333. uint32_t pn_31_0 : 32;
  334. uint32_t pn_63_32 : 32;
  335. uint32_t pn_95_64 : 32;
  336. uint32_t sw_peer_id : 16,
  337. ast_index : 16;
  338. uint32_t mpdu_sequence_number : 12,
  339. mpdu_retry : 1,
  340. encrypted : 1,
  341. to_ds : 1,
  342. fr_ds : 1,
  343. reserved_7a : 1,
  344. more_fragment_flag : 1,
  345. mpdu_fragment_number : 4,
  346. frame_encryption_info_valid : 1,
  347. mpdu_ht_control_valid : 1,
  348. mpdu_qos_control_valid : 1,
  349. mpdu_sequence_control_valid : 1,
  350. mac_addr_ad4_valid : 1,
  351. mac_addr_ad3_valid : 1,
  352. mac_addr_ad2_valid : 1,
  353. mac_addr_ad1_valid : 1,
  354. mpdu_duration_valid : 1,
  355. mpdu_frame_control_valid : 1;
  356. uint32_t mpdu_duration_field : 16,
  357. mpdu_frame_control_field : 16;
  358. uint32_t mac_addr_ad1_31_0 : 32;
  359. uint32_t mac_addr_ad2_15_0 : 16,
  360. mac_addr_ad1_47_32 : 16;
  361. uint32_t mac_addr_ad2_47_16 : 32;
  362. uint32_t mac_addr_ad3_31_0 : 32;
  363. uint32_t mpdu_sequence_control_field : 16,
  364. mac_addr_ad3_47_32 : 16;
  365. };
  366. #endif
  367. #define RX_BE_PADDING0_BYTES 4
  368. typedef struct rx_mpdu_start_compact hal_rx_mpdu_start_t;
  369. typedef struct rx_msdu_end_compact hal_rx_msdu_end_t;
  370. struct rx_mpdu_start_tlv {
  371. hal_rx_mpdu_start_t rx_mpdu_start;
  372. };
  373. struct rx_msdu_end_tlv {
  374. TLV_TAG_T tag; /* TLV_TAG_T B */
  375. hal_rx_msdu_end_t rx_msdu_end;
  376. };
  377. struct rx_pkt_tlvs {
  378. struct rx_msdu_end_tlv msdu_end_tlv; /* 80 bytes */
  379. struct rx_mpdu_start_tlv mpdu_start_tlv; /* 48 bytes */
  380. };
  381. #define HAL_RX_MSDU_END(_rx_pkt_tlv) \
  382. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->msdu_end_tlv.rx_msdu_end)
  383. #define HAL_RX_MPDU_START(_rx_pkt_tlv) \
  384. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->mpdu_start_tlv. \
  385. rx_mpdu_start)
  386. #define HAL_RX_TLV_TID_GET(_rx_pkt_tlv) \
  387. HAL_RX_MSDU_END(_rx_pkt_tlv).tid
  388. #define HAL_RX_TLV_FIRST_MPDU_GET(_rx_pkt_tlv) \
  389. HAL_RX_MSDU_END(_rx_pkt_tlv).first_mpdu
  390. #else /* CONFIG_WORD_BASED_TLV */
  391. typedef struct rx_mpdu_start hal_rx_mpdu_start_t;
  392. typedef struct rx_msdu_end hal_rx_msdu_end_t;
  393. #define RX_BE_PADDING0_BYTES 8
  394. /*
  395. * Each RX descriptor TLV is preceded by sizeof TLV_TAG_T "tag"
  396. */
  397. #ifndef CONFIG_NO_TLV_TAGS
  398. struct rx_mpdu_start_tlv {
  399. TLV_TAG_T tag;
  400. hal_rx_mpdu_start_t rx_mpdu_start;
  401. };
  402. struct rx_msdu_end_tlv {
  403. TLV_TAG_T tag;
  404. hal_rx_msdu_end_t rx_msdu_end;
  405. };
  406. struct rx_pkt_tlvs {
  407. struct rx_msdu_end_tlv msdu_end_tlv; /* 128 + TLV_TAG_T bytes */
  408. uint8_t rx_padding0[RX_BE_PADDING0_BYTES];/* 8 bytes */
  409. struct rx_mpdu_start_tlv mpdu_start_tlv;/* 120 + TLV_TAG_T bytes */
  410. #ifndef NO_RX_PKT_HDR_TLV
  411. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 128 bytes */
  412. #endif
  413. };
  414. #else
  415. struct rx_mpdu_start_tlv {
  416. hal_rx_mpdu_start_t rx_mpdu_start;
  417. };
  418. struct rx_msdu_end_tlv {
  419. hal_rx_msdu_end_t rx_msdu_end;
  420. };
  421. struct rx_pkt_tlvs {
  422. struct rx_msdu_end_tlv msdu_end_tlv; /* 128 bytes */
  423. struct rx_mpdu_start_tlv mpdu_start_tlv; /* 120 bytes */
  424. uint8_t rx_padding0[RX_BE_PADDING0_BYTES]; /* 8 bytes */
  425. #ifndef NO_RX_PKT_HDR_TLV
  426. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 128 bytes */
  427. #endif
  428. };
  429. #endif /*CONFIG_NO_TLV_TAGS */
  430. #define HAL_RX_MSDU_END(_rx_pkt_tlv) \
  431. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->msdu_end_tlv.rx_msdu_end)
  432. #define HAL_RX_MPDU_START(_rx_pkt_tlv) \
  433. (((struct rx_pkt_tlvs *)_rx_pkt_tlv)->mpdu_start_tlv. \
  434. rx_mpdu_start.rx_mpdu_info_details)
  435. #define HAL_RX_REO_QUEUE_DESC_ADDR_31_0_GET(_rx_pkt_tlv) \
  436. HAL_RX_MPDU_START(_rx_pkt_tlv).rx_reo_queue_desc_addr_31_0
  437. #define HAL_RX_TLV_AMPDU_FLAG_GET(_rx_pkt_tlv) \
  438. HAL_RX_MPDU_START(_rx_pkt_tlv).ampdu_flag
  439. #define HAL_RX_TLV_MPDU_PN_127_96_GET(_rx_pkt_tlv) \
  440. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_127_96
  441. #define HAL_RX_TLV_TID_GET(_rx_pkt_tlv) \
  442. HAL_RX_MPDU_START(_rx_pkt_tlv).tid
  443. #define HAL_RX_TLV_FIRST_MPDU_GET(_rx_pkt_tlv) \
  444. HAL_RX_MPDU_START(_rx_pkt_tlv).first_mpdu
  445. #define HAL_RX_TLV_L3_TYPE_GET(_rx_pkt_tlv) \
  446. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_type
  447. #define HAL_RX_GET_PPDU_ID(_rx_pkt_tlv) \
  448. HAL_RX_MPDU_START(_rx_pkt_tlv).phy_ppdu_id
  449. #define HAL_RX_TLV_PHY_PPDU_ID_GET(_rx_pkt_tlv) \
  450. HAL_RX_MSDU_END(_rx_pkt_tlv).phy_ppdu_id
  451. #define HAL_RX_GET_FILTER_CATEGORY(_rx_pkt_tlv) \
  452. HAL_RX_MPDU_START(_rx_pkt_tlv).rxpcu_mpdu_filter_in_category
  453. #define HAL_RX_TLV_SW_FRAME_GROUP_ID_GET(_rx_pkt_tlv) \
  454. HAL_RX_MPDU_START(_rx_pkt_tlv).sw_frame_group_id
  455. #endif /* CONFIG_WORD_BASED_TLV */
  456. /**
  457. * struct rx_mon_pkt_tlvs - RX packet data structure for DEST ring in the
  458. * monitor mode.
  459. * @msdu_end_tlv: MSDU end TLV
  460. * @rx_padding0: Padding bytes
  461. * @mpdu_start_tlv: MPDU start TLV
  462. * @pkt_hdr_tlv: 802.11 packet header TLV
  463. */
  464. struct rx_mon_pkt_tlvs {
  465. struct rx_msdu_end_tlv msdu_end_tlv; /* 128B + sizeof(tag) */
  466. uint8_t rx_padding0[RX_BE_PADDING0_BYTES]; /* 8B */
  467. struct rx_mpdu_start_tlv mpdu_start_tlv; /* 120B + sizeof(tag) */
  468. struct rx_pkt_hdr_tlv pkt_hdr_tlv; /* 120B + sizeof(tag) */
  469. };
  470. #define SIZE_OF_DATA_RX_TLV sizeof(struct rx_pkt_tlvs)
  471. #define SIZE_OF_MON_DATA_RX_TLV sizeof(struct rx_mon_pkt_tlvs)
  472. #define RX_PKT_TLVS_LEN SIZE_OF_DATA_RX_TLV
  473. #define MON_RX_PKT_TLVS_LEN SIZE_OF_MON_DATA_RX_TLV
  474. #define RX_PKT_TLV_OFFSET(field) qdf_offsetof(struct rx_pkt_tlvs, field)
  475. #define HAL_RX_TLV_MSDU_DONE_GET(_rx_pkt_tlv) \
  476. HAL_RX_MSDU_END(_rx_pkt_tlv).msdu_done
  477. #define HAL_RX_TLV_DECAP_FORMAT_GET(_rx_pkt_tlv) \
  478. HAL_RX_MSDU_END(_rx_pkt_tlv).decap_format
  479. #ifdef RECEIVE_OFFLOAD
  480. #define HAL_RX_TLV_GET_TCP_PURE_ACK(_rx_pkt_tlv) \
  481. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_only_ack
  482. #define HAL_RX_TLV_GET_TCP_PROTO(_rx_pkt_tlv) \
  483. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_proto
  484. #define HAL_RX_TLV_GET_UDP_PROTO(_rx_pkt_tlv) \
  485. HAL_RX_MSDU_END(_rx_pkt_tlv).udp_proto
  486. #define HAL_RX_TLV_GET_IPV6(_rx_pkt_tlv) \
  487. HAL_RX_MSDU_END(_rx_pkt_tlv).ipv6_proto
  488. #define HAL_RX_TLV_GET_IP_OFFSET(_rx_pkt_tlv) \
  489. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_offset
  490. #define HAL_RX_TLV_GET_TCP_OFFSET(_rx_pkt_tlv) \
  491. HAL_RX_MSDU_END(_rx_pkt_tlv).l4_offset
  492. #endif /* RECEIVE_OFFLOAD */
  493. #define HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(_rx_pkt_tlv) \
  494. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_id_toeplitz
  495. #define HAL_RX_TLV_MSDU_LEN_GET(_rx_pkt_tlv) \
  496. HAL_RX_MSDU_END(_rx_pkt_tlv).msdu_length
  497. #define HAL_RX_TLV_CCE_MATCH_GET(_rx_pkt_tlv) \
  498. HAL_RX_MSDU_END(_rx_pkt_tlv).cce_match
  499. #define HAL_RX_TLV_BW_GET(_rx_pkt_tlv) \
  500. HAL_RX_MSDU_END(_rx_pkt_tlv).receive_bandwidth
  501. #define HAL_RX_TLV_FLOWID_TOEPLITZ_GET(_rx_pkt_tlv) \
  502. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_id_toeplitz
  503. #define HAL_RX_TLV_SGI_GET(_rx_pkt_tlv) \
  504. HAL_RX_MSDU_END(_rx_pkt_tlv).sgi
  505. #define HAL_RX_TLV_RATE_MCS_GET(_rx_pkt_tlv) \
  506. HAL_RX_MSDU_END(_rx_pkt_tlv).rate_mcs
  507. #define HAL_RX_TLV_DECRYPT_STATUS_GET(_rx_pkt_tlv) \
  508. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_status_code
  509. #define HAL_RX_TLV_RSSI_GET(_rx_pkt_tlv) \
  510. HAL_RX_MSDU_END(_rx_pkt_tlv).user_rssi
  511. #define HAL_RX_TLV_FREQ_GET(_rx_pkt_tlv) \
  512. HAL_RX_MSDU_END(_rx_pkt_tlv).sw_phy_meta_data
  513. #define HAL_RX_TLV_PKT_TYPE_GET(_rx_pkt_tlv) \
  514. HAL_RX_MSDU_END(_rx_pkt_tlv).pkt_type
  515. #define HAL_RX_TLV_DECRYPT_ERR_GET(_rx_pkt_tlv) \
  516. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_err
  517. #define HAL_RX_TLV_MIC_ERR_GET(_rx_pkt_tlv) \
  518. HAL_RX_MSDU_END(_rx_pkt_tlv).tkip_mic_err
  519. #define HAL_RX_TLV_MIMO_SS_BITMAP(_rx_pkt_tlv)\
  520. HAL_RX_MSDU_END(_rx_pkt_tlv).mimo_ss_bitmap
  521. #define HAL_RX_TLV_ANT_SIGNAL_DB_GET(_rx_pkt_tlv) \
  522. HAL_RX_MSDU_END(_rx_pkt_tlv).user_rssi
  523. #define HAL_RX_TLV_STBC_GET(_rx_pkt_tlv) \
  524. HAL_RX_MSDU_END(_rx_pkt_tlv).stbc
  525. #define HAL_RX_TLV_RECEPTION_TYPE_GET(_rx_pkt_tlv) \
  526. HAL_RX_MSDU_END(_rx_pkt_tlv).reception_type
  527. #define HAL_RX_TLV_IP_CSUM_FAIL_GET(_rx_pkt_tlv) \
  528. HAL_RX_MSDU_END(_rx_pkt_tlv).ip_chksum_fail
  529. #define HAL_RX_TLV_TCP_UDP_CSUM_FAIL_GET(_rx_pkt_tlv) \
  530. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_udp_chksum_fail
  531. #define HAL_RX_TLV_MPDU_LEN_ERR_GET(_rx_pkt_tlv) \
  532. HAL_RX_MSDU_END(_rx_pkt_tlv).mpdu_length_err
  533. #define HAL_RX_TLV_MPDU_FCS_ERR_GET(_rx_pkt_tlv) \
  534. HAL_RX_MSDU_END(_rx_pkt_tlv).fcs_err
  535. #define HAL_RX_TLV_IS_MCAST_GET(_rx_pkt_tlv) \
  536. HAL_RX_MSDU_END(_rx_pkt_tlv).mcast_bcast
  537. #ifdef RECEIVE_OFFLOAD
  538. /*
  539. * LRO information needed from the TLVs
  540. */
  541. #define HAL_RX_TLV_GET_LRO_ELIGIBLE(_rx_pkt_tlv) \
  542. HAL_RX_MSDU_END(_rx_pkt_tlv).lro_eligible
  543. #define HAL_RX_TLV_GET_TCP_ACK(_rx_pkt_tlv) \
  544. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_ack_number
  545. #define HAL_RX_TLV_GET_TCP_SEQ(_rx_pkt_tlv) \
  546. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_seq_number
  547. #define HAL_RX_TLV_GET_TCP_WIN(_rx_pkt_tlv) \
  548. HAL_RX_MSDU_END(_rx_pkt_tlv).window_size
  549. #endif
  550. #define HAL_RX_TLV_L3_TYPE_GET(_rx_pkt_tlv) \
  551. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_type
  552. #ifdef RX_MSDU_END_PEER_META_DATA_OFFSET
  553. #define HAL_RX_TLV_MSDU_PEER_META_DATA_GET(_rx_pkt_tlv) \
  554. HAL_RX_MSDU_END(_rx_pkt_tlv).peer_meta_data
  555. #endif
  556. #define HAL_RX_TLV_PEER_META_DATA_GET(_rx_pkt_tlv) \
  557. HAL_RX_MPDU_START(_rx_pkt_tlv).peer_meta_data
  558. #define HAL_RX_TLV_KEYID_OCTET_GET(_rx_pkt_tlv) \
  559. HAL_RX_MSDU_END(_rx_pkt_tlv).key_id_octet
  560. #define HAL_RX_MPDU_SEQUENCE_NUMBER_GET(_rx_pkt_tlv) \
  561. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_sequence_number
  562. #define HAL_RX_TLV_SA_SW_PEER_ID_GET(_rx_pkt_tlv) \
  563. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_sw_peer_id
  564. #define HAL_RX_TLV_L3_HEADER_PADDING_GET(_rx_pkt_tlv) \
  565. HAL_RX_MSDU_END(_rx_pkt_tlv).l3_header_padding
  566. #define HAL_RX_TLV_SA_IDX_GET(_rx_pkt_tlv) \
  567. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_idx
  568. #define HAL_RX_TLV_DA_IDX_GET(_rx_pkt_tlv) \
  569. HAL_RX_MSDU_END(_rx_pkt_tlv).da_idx_or_sw_peer_id
  570. #define HAL_RX_TLV_FIRST_MSDU_GET(_rx_pkt_tlv) \
  571. HAL_RX_MSDU_END(_rx_pkt_tlv).first_msdu
  572. #define HAL_RX_TLV_LAST_MSDU_GET(_rx_pkt_tlv) \
  573. HAL_RX_MSDU_END(_rx_pkt_tlv).last_msdu
  574. #define HAL_RX_TLV_DA_IS_MCBC_GET(_rx_pkt_tlv) \
  575. HAL_RX_MSDU_END(_rx_pkt_tlv).da_is_mcbc
  576. #define HAL_RX_TLV_IS_TKIP_MIC_ERR_GET(_rx_pkt_tlv) \
  577. HAL_RX_MSDU_END(_rx_pkt_tlv).tkip_mic_err
  578. #define HAL_RX_TLV_SA_IS_VALID_GET(_rx_pkt_tlv) \
  579. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_is_valid
  580. #define HAL_RX_TLV_MPDU_ENCRYPTION_INFO_VALID(_rx_pkt_tlv) \
  581. HAL_RX_MPDU_START(_rx_pkt_tlv).frame_encryption_info_valid
  582. #define HAL_RX_TLV_MPDU_PN_31_0_GET(_rx_pkt_tlv) \
  583. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_31_0
  584. #define HAL_RX_TLV_MPDU_PN_63_32_GET(_rx_pkt_tlv) \
  585. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_63_32
  586. #define HAL_RX_TLV_MPDU_PN_95_64_GET(_rx_pkt_tlv) \
  587. HAL_RX_MPDU_START(_rx_pkt_tlv).pn_95_64
  588. #define HAL_RX_TLV_DA_IS_VALID_GET(_rx_pkt_tlv) \
  589. HAL_RX_MSDU_END(_rx_pkt_tlv).da_is_valid
  590. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(_rx_pkt_tlv) \
  591. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_valid
  592. #define HAL_RX_TLV_SW_PEER_ID_GET(_rx_pkt_tlv) \
  593. HAL_RX_MPDU_START(_rx_pkt_tlv).sw_peer_id
  594. #define HAL_RX_TLV_MPDU_GET_TODS(_rx_pkt_tlv) \
  595. HAL_RX_MPDU_START(_rx_pkt_tlv).to_ds
  596. #define HAL_RX_TLV_MPDU_GET_FROMDS(_rx_pkt_tlv) \
  597. HAL_RX_MPDU_START(_rx_pkt_tlv).fr_ds
  598. #define HAL_RX_TLV_MPDU_GET_FRAME_CONTROL_VALID(_rx_pkt_tlv) \
  599. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_valid
  600. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD1_VALID_GET(_rx_pkt_tlv) \
  601. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_valid
  602. #define HAL_RX_TLV_MPDU_AD1_31_0_GET(_rx_pkt_tlv) \
  603. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_31_0
  604. #define HAL_RX_TLV_MPDU_AD1_47_32_GET(_rx_pkt_tlv) \
  605. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad1_47_32
  606. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(_rx_pkt_tlv) \
  607. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_valid
  608. #define HAL_RX_TLV_MPDU_AD2_15_0_GET(_rx_pkt_tlv) \
  609. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_15_0
  610. #define HAL_RX_TLV_MPDU_AD2_47_16_GET(_rx_pkt_tlv) \
  611. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad2_47_16
  612. #define HAL_RX_TLV_MPDU_MAC_ADDR_AD3_VALID_GET(_rx_pkt_tlv) \
  613. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_valid
  614. #define HAL_RX_TLV_MPDU_AD3_31_0_GET(_rx_pkt_tlv) \
  615. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_31_0
  616. #define HAL_RX_TLV_MPDU_AD3_47_32_GET(_rx_pkt_tlv) \
  617. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad3_47_32
  618. #define HAL_RX_TLV_MPDU_AD4_31_0_GET(_rx_pkt_tlv) \
  619. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_31_0
  620. #define HAL_RX_TLV_MPDU_AD4_47_32_GET(_rx_pkt_tlv) \
  621. HAL_RX_MPDU_START(_rx_pkt_tlv).mac_addr_ad4_47_32
  622. #define HAL_RX_TLV_MPDU_GET_SEQUENCE_CONTROL_VALID(_rx_pkt_tlv) \
  623. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_sequence_control_valid
  624. #define HAL_RX_TLV_MPDU_QOS_CONTROL_VALID_GET(_rx_pkt_tlv) \
  625. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_qos_control_valid
  626. #define HAL_RX_TLV_GET_FC_VALID(_rx_pkt_tlv) \
  627. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_valid
  628. #define HAL_RX_TLV_GET_TO_DS_FLAG(_rx_pkt_tlv) \
  629. HAL_RX_MPDU_START(_rx_pkt_tlv).to_ds
  630. #define HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(_rx_pkt_tlv) \
  631. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_frame_control_field
  632. #define HAL_RX_TLV_FLOW_IDX_GET(_rx_pkt_tlv) \
  633. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx
  634. #define HAL_RX_TLV_REO_DEST_IND_GET(_rx_pkt_tlv) \
  635. HAL_RX_MSDU_END(_rx_pkt_tlv).reo_destination_indication
  636. #define HAL_RX_TLV_FLOW_IDX_INVALID_GET(_rx_pkt_tlv) \
  637. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx_invalid
  638. #define HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(_rx_pkt_tlv) \
  639. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_idx_timeout
  640. #define HAL_RX_TLV_FSE_METADATA_GET(_rx_pkt_tlv) \
  641. HAL_RX_MSDU_END(_rx_pkt_tlv).fse_metadata
  642. #define HAL_RX_TLV_CCE_METADATA_GET(_rx_pkt_tlv) \
  643. HAL_RX_MSDU_END(_rx_pkt_tlv).cce_metadata
  644. #define HAL_RX_TLV_DECRYPT_STATUS_GET(_rx_pkt_tlv) \
  645. HAL_RX_MSDU_END(_rx_pkt_tlv).decrypt_status_code
  646. #define HAL_RX_TLV_GET_TCP_CHKSUM(_rx_pkt_tlv) \
  647. HAL_RX_MSDU_END(_rx_pkt_tlv).tcp_udp_chksum
  648. #define HAL_RX_TLV_GET_FLOW_AGGR_CONT(_rx_pkt_tlv) \
  649. HAL_RX_MSDU_END(_rx_pkt_tlv).flow_aggregation_continuation
  650. #define HAL_RX_TLV_GET_FLOW_AGGR_COUNT(_rx_pkt_tlv) \
  651. HAL_RX_MSDU_END(_rx_pkt_tlv).aggregation_count
  652. #define HAL_RX_TLV_GET_FISA_TIMEOUT(_rx_pkt_tlv) \
  653. HAL_RX_MSDU_END(_rx_pkt_tlv).fisa_timeout
  654. #define HAL_RX_TLV_GET_FISA_CUMULATIVE_L4_CHECKSUM(_rx_pkt_tlv) \
  655. HAL_RX_MSDU_END(_rx_pkt_tlv).cumulative_l4_checksum
  656. #define HAL_RX_TLV_GET_FISA_CUMULATIVE_IP_LENGTH(_rx_pkt_tlv) \
  657. HAL_RX_MSDU_END(_rx_pkt_tlv).cumulative_ip_length
  658. #define HAL_RX_MPDU_INFO_QOS_CONTROL_VALID_GET(_rx_pkt_tlv) \
  659. HAL_RX_MPDU_START(_rx_pkt_tlv).mpdu_qos_control_valid
  660. #define HAL_RX_MSDU_END_SA_SW_PEER_ID_GET(_rx_pkt_tlv) \
  661. HAL_RX_MSDU_END(_rx_pkt_tlv).sa_sw_peer_id
  662. #define HAL_RX_REO_QUEUE_DESC_ADDR_39_32_GET(_rx_pkt_tlv) \
  663. HAL_RX_MPDU_START(_rx_pkt_tlv).rx_reo_queue_desc_addr_39_32
  664. /* used by monitor mode for parsing from full TLV */
  665. #define HAL_RX_MON_GET_FC_VALID(_rx_mpdu_start) \
  666. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, MPDU_FRAME_CONTROL_VALID)
  667. #define HAL_RX_MON_GET_TO_DS_FLAG(_rx_mpdu_start) \
  668. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, TO_DS)
  669. #define HAL_RX_MON_GET_MAC_ADDR2_VALID(_rx_mpdu_start) \
  670. HAL_RX_GET(rx_mpdu_start, RX_MPDU_INFO, MAC_ADDR_AD2_VALID)
  671. static inline
  672. uint32_t hal_rx_tlv_decap_format_get_be(void *hw_desc_addr)
  673. {
  674. struct rx_pkt_tlvs *rx_pkt_tlvs =
  675. (struct rx_pkt_tlvs *)hw_desc_addr;
  676. return HAL_RX_TLV_DECAP_FORMAT_GET(rx_pkt_tlvs);
  677. }
  678. static inline uint32_t hal_rx_tlv_msdu_done_get_be(uint8_t *buf)
  679. {
  680. return HAL_RX_TLV_MSDU_DONE_GET(buf);
  681. }
  682. /**
  683. * hal_rx_tlv_first_mpdu_get_be() - get first_mpdu bit from rx attention
  684. * @buf: pointer to rx_pkt_tlvs
  685. *
  686. * Return: uint32_t(first_msdu)
  687. */
  688. static inline uint32_t hal_rx_tlv_first_mpdu_get_be(uint8_t *buf)
  689. {
  690. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  691. return HAL_RX_TLV_FIRST_MPDU_GET(rx_pkt_tlvs);
  692. }
  693. /**
  694. * hal_rx_msdu_cce_match_get_be() - get CCE match bit from rx attention
  695. * @buf: pointer to rx_pkt_tlvs
  696. *
  697. * Return: CCE match value
  698. */
  699. static inline bool hal_rx_msdu_cce_match_get_be(uint8_t *buf)
  700. {
  701. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  702. return HAL_RX_TLV_CCE_MATCH_GET(rx_pkt_tlvs);
  703. }
  704. #ifdef RX_MSDU_END_PEER_META_DATA_OFFSET
  705. /*
  706. * Get peer_meta_data from RX_MSDU_END
  707. */
  708. static inline uint32_t hal_rx_msdu_peer_meta_data_get_be(uint8_t *buf)
  709. {
  710. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  711. return HAL_RX_TLV_MSDU_PEER_META_DATA_GET(rx_pkt_tlvs);
  712. }
  713. #endif
  714. /**
  715. * hal_rx_mpdu_get_addr1_be() - API to check get address1 of the mpdu
  716. * @buf: pointer to the start of RX PKT TLV headera
  717. * @mac_addr: pointer to mac address
  718. *
  719. * Return: success/failure
  720. */
  721. static inline QDF_STATUS hal_rx_mpdu_get_addr1_be(uint8_t *buf,
  722. uint8_t *mac_addr)
  723. {
  724. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  725. struct __attribute__((__packed__)) hal_addr1 {
  726. uint32_t ad1_31_0;
  727. uint16_t ad1_47_32;
  728. };
  729. struct hal_addr1 *addr = (struct hal_addr1 *)mac_addr;
  730. uint32_t mac_addr_ad1_valid;
  731. mac_addr_ad1_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD1_VALID_GET(
  732. rx_pkt_tlvs);
  733. if (mac_addr_ad1_valid) {
  734. addr->ad1_31_0 = HAL_RX_TLV_MPDU_AD1_31_0_GET(rx_pkt_tlvs);
  735. addr->ad1_47_32 = HAL_RX_TLV_MPDU_AD1_47_32_GET(rx_pkt_tlvs);
  736. return QDF_STATUS_SUCCESS;
  737. }
  738. return QDF_STATUS_E_FAILURE;
  739. }
  740. #ifndef CONFIG_WORD_BASED_TLV
  741. /**
  742. * hal_rx_mpdu_info_ampdu_flag_get_be() - get ampdu flag bit
  743. * from rx mpdu info
  744. * @buf: pointer to rx_pkt_tlvs
  745. *
  746. * Return: ampdu flag
  747. */
  748. static inline bool hal_rx_mpdu_info_ampdu_flag_get_be(uint8_t *buf)
  749. {
  750. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  751. return !!HAL_RX_TLV_AMPDU_FLAG_GET(rx_pkt_tlvs);
  752. }
  753. /**
  754. * hal_rx_get_qdesc_addr_be() - API to get qdesc address of reo
  755. * entrance ring desc
  756. *
  757. * @dst_ring_desc: reo dest ring descriptor (used for Lithium DP)
  758. * @buf: pointer to the start of RX PKT TLV headers
  759. * Return: qdesc address in reo destination ring buffer
  760. */
  761. static inline uint64_t hal_rx_get_qdesc_addr_be(uint8_t *dst_ring_desc,
  762. uint8_t *buf)
  763. {
  764. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  765. return (uint64_t)HAL_RX_REO_QUEUE_DESC_ADDR_31_0_GET(rx_pkt_tlvs);
  766. }
  767. /**
  768. * hal_rx_print_pn_be() - Prints the PN of rx packet.
  769. * @buf: rx_tlv_hdr of the received packet
  770. *
  771. * Return: void
  772. */
  773. static inline void hal_rx_print_pn_be(uint8_t *buf)
  774. {
  775. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  776. uint32_t pn_31_0 = HAL_RX_TLV_MPDU_PN_31_0_GET(rx_pkt_tlvs);
  777. uint32_t pn_63_32 = HAL_RX_TLV_MPDU_PN_63_32_GET(rx_pkt_tlvs);
  778. uint32_t pn_95_64 = HAL_RX_TLV_MPDU_PN_95_64_GET(rx_pkt_tlvs);
  779. uint32_t pn_127_96 = HAL_RX_TLV_MPDU_PN_127_96_GET(rx_pkt_tlvs);
  780. hal_debug("PN number pn_127_96 0x%x pn_95_64 0x%x pn_63_32 0x%x pn_31_0 0x%x ",
  781. pn_127_96, pn_95_64, pn_63_32, pn_31_0);
  782. }
  783. static inline void hal_rx_tlv_get_pn_num_be(uint8_t *buf, uint64_t *pn_num)
  784. {
  785. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  786. pn_num[0] = HAL_RX_TLV_MPDU_PN_31_0_GET(pkt_tlvs);
  787. pn_num[0] |= ((uint64_t)HAL_RX_TLV_MPDU_PN_63_32_GET(pkt_tlvs) << 32);
  788. pn_num[1] = HAL_RX_TLV_MPDU_PN_95_64_GET(pkt_tlvs);
  789. pn_num[1] |= ((uint64_t)HAL_RX_TLV_MPDU_PN_127_96_GET(pkt_tlvs) << 32);
  790. }
  791. /**
  792. * hal_rx_mpdu_get_addr4_be() - API to get address4 of the mpdu
  793. * in the packet
  794. * @buf: pointer to the start of RX PKT TLV header
  795. * @mac_addr: pointer to mac address
  796. *
  797. * Return: success/failure
  798. */
  799. static inline QDF_STATUS hal_rx_mpdu_get_addr4_be(uint8_t *buf,
  800. uint8_t *mac_addr)
  801. {
  802. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  803. struct __attribute__((__packed__)) hal_addr4 {
  804. uint32_t ad4_31_0;
  805. uint16_t ad4_47_32;
  806. };
  807. struct hal_addr4 *addr = (struct hal_addr4 *)mac_addr;
  808. uint32_t mac_addr_ad4_valid;
  809. mac_addr_ad4_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(pkt_tlvs);
  810. if (mac_addr_ad4_valid) {
  811. addr->ad4_31_0 = HAL_RX_TLV_MPDU_AD4_31_0_GET(pkt_tlvs);
  812. addr->ad4_47_32 = HAL_RX_TLV_MPDU_AD4_47_32_GET(pkt_tlvs);
  813. return QDF_STATUS_SUCCESS;
  814. }
  815. return QDF_STATUS_E_FAILURE;
  816. }
  817. /**
  818. * hal_rx_priv_info_set_in_tlv_be() - Save the private info to
  819. * the reserved bytes of rx_tlv_hdr
  820. * @buf: start of rx_tlv_hdr
  821. * @priv_data: hal_wbm_err_desc_info structure
  822. * @len: length of the private data
  823. * Return: void
  824. */
  825. static inline void hal_rx_priv_info_set_in_tlv_be(uint8_t *buf,
  826. uint8_t *priv_data,
  827. uint32_t len)
  828. {
  829. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  830. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  831. RX_BE_PADDING0_BYTES : len;
  832. qdf_mem_copy(pkt_tlvs->rx_padding0, priv_data, copy_len);
  833. }
  834. /**
  835. * hal_rx_priv_info_get_from_tlv_be() - retrieve the private data from
  836. * the reserved bytes of rx_tlv_hdr.
  837. * @buf: start of rx_tlv_hdr
  838. * @priv_data: Handle to get the private data, output parameter.
  839. * @len: length of the private data
  840. * Return: void
  841. */
  842. static inline void hal_rx_priv_info_get_from_tlv_be(uint8_t *buf,
  843. uint8_t *priv_data,
  844. uint32_t len)
  845. {
  846. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  847. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  848. RX_BE_PADDING0_BYTES : len;
  849. qdf_mem_copy(priv_data, pkt_tlvs->rx_padding0, copy_len);
  850. }
  851. /**
  852. * hal_rx_tlv_l3_type_get_be() - API to get the l3 type from
  853. * rx_msdu_start TLV
  854. * @buf: pointer to the start of RX PKT TLV headers
  855. *
  856. * Return: uint32_t(l3 type)
  857. */
  858. static inline uint32_t hal_rx_tlv_l3_type_get_be(uint8_t *buf)
  859. {
  860. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  861. return HAL_RX_TLV_L3_TYPE_GET(rx_pkt_tlvs);
  862. }
  863. /**
  864. * hal_rx_hw_desc_get_ppduid_get_be() - retrieve ppdu id
  865. * @rx_tlv_hdr: start address of rx_pkt_tlvs
  866. * @rxdma_dst_ring_desc: Rx HW descriptor
  867. *
  868. * Return: ppdu id
  869. */
  870. static inline uint32_t
  871. hal_rx_hw_desc_get_ppduid_get_be(void *rx_tlv_hdr, void *rxdma_dst_ring_desc)
  872. {
  873. struct rx_pkt_tlvs *rx_pkt_tlvs =
  874. (struct rx_pkt_tlvs *)rx_tlv_hdr;
  875. return HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  876. }
  877. /**
  878. * hal_rx_tlv_phy_ppdu_id_get_be() - get phy_ppdu_id value
  879. * from rx attention
  880. * @buf: pointer to rx_pkt_tlvs
  881. *
  882. * Return: phy_ppdu_id
  883. */
  884. static inline uint16_t hal_rx_tlv_phy_ppdu_id_get_be(uint8_t *buf)
  885. {
  886. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  887. return HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  888. }
  889. /**
  890. * hal_rx_attn_phy_ppdu_id_get_be() - get phy_ppdu_id value
  891. * from rx attention
  892. * @buf: pointer to rx_pkt_tlvs
  893. *
  894. * Return: phy_ppdu_id
  895. */
  896. static inline uint16_t hal_rx_attn_phy_ppdu_id_get_be(uint8_t *buf)
  897. {
  898. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  899. uint16_t phy_ppdu_id;
  900. phy_ppdu_id = HAL_RX_TLV_PHY_PPDU_ID_GET(rx_pkt_tlvs);
  901. return phy_ppdu_id;
  902. }
  903. static inline uint32_t
  904. hal_rx_get_ppdu_id_be(uint8_t *buf)
  905. {
  906. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  907. return HAL_RX_GET_PPDU_ID(rx_pkt_tlvs);
  908. }
  909. /**
  910. * hal_rx_mpdu_peer_meta_data_set_be() - set peer meta data in RX mpdu start tlv
  911. * @buf: rx_tlv_hdr of the received packet
  912. * @peer_mdata: peer meta data to be set.
  913. *
  914. * Return: void
  915. */
  916. static inline void
  917. hal_rx_mpdu_peer_meta_data_set_be(uint8_t *buf, uint32_t peer_mdata)
  918. {
  919. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  920. HAL_RX_TLV_PEER_META_DATA_GET(rx_pkt_tlvs) = peer_mdata;
  921. }
  922. /*
  923. * Get peer_meta_data from RX_MPDU_INFO within RX_MPDU_START
  924. */
  925. static inline uint32_t hal_rx_mpdu_peer_meta_data_get_be(uint8_t *buf)
  926. {
  927. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  928. return HAL_RX_TLV_PEER_META_DATA_GET(rx_pkt_tlvs);
  929. }
  930. static inline uint8_t hal_rx_get_filter_category_be(uint8_t *buf)
  931. {
  932. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  933. return HAL_RX_GET_FILTER_CATEGORY(rx_pkt_tlvs);
  934. }
  935. /**
  936. * hal_rx_is_unicast_be() - check packet is unicast frame or not.
  937. * @buf: pointer to rx pkt TLV.
  938. *
  939. * Return: true on unicast.
  940. */
  941. static inline bool hal_rx_is_unicast_be(uint8_t *buf)
  942. {
  943. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  944. uint32_t grp_id;
  945. grp_id = HAL_RX_TLV_SW_FRAME_GROUP_ID_GET(rx_pkt_tlvs);
  946. return (HAL_MPDU_SW_FRAME_GROUP_UNICAST_DATA == grp_id) ? true : false;
  947. }
  948. #else
  949. #define IS_ADDR_MULTICAST(_a) (*(_a) & 0x01)
  950. static inline bool hal_rx_is_unicast_be(uint8_t *buf)
  951. {
  952. uint8_t mac[QDF_MAC_ADDR_SIZE] = {0};
  953. hal_rx_mpdu_get_addr1_be(buf, &mac[0]);
  954. return !IS_ADDR_MULTICAST(mac);
  955. }
  956. /**
  957. * hal_rx_priv_info_set_in_tlv_be() - Save the private info to
  958. * the reserved bytes of rx_tlv_hdr
  959. * @buf: start of rx_tlv_hdr
  960. * @priv_data: hal_wbm_err_desc_info structure
  961. * @len: length of the private data
  962. *
  963. * Return: void
  964. */
  965. static inline void hal_rx_priv_info_set_in_tlv_be(uint8_t *buf,
  966. uint8_t *priv_data,
  967. uint32_t len)
  968. {
  969. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  970. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  971. RX_BE_PADDING0_BYTES : len;
  972. qdf_mem_copy(&(HAL_RX_MSDU_END(pkt_tlvs).ppdu_start_timestamp_63_32),
  973. priv_data, copy_len);
  974. }
  975. /**
  976. * hal_rx_priv_info_get_from_tlv_be() - retrieve the private data from
  977. * the reserved bytes of rx_tlv_hdr.
  978. * @buf: start of rx_tlv_hdr
  979. * @priv_data: Handle to get the private data, output parameter.
  980. * @len: length of the private data
  981. *
  982. * Return: void
  983. */
  984. static inline void hal_rx_priv_info_get_from_tlv_be(uint8_t *buf,
  985. uint8_t *priv_data,
  986. uint32_t len)
  987. {
  988. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  989. uint32_t copy_len = (len > RX_BE_PADDING0_BYTES) ?
  990. RX_BE_PADDING0_BYTES : len;
  991. qdf_mem_copy(priv_data,
  992. &(HAL_RX_MSDU_END(pkt_tlvs).ppdu_start_timestamp_63_32),
  993. copy_len);
  994. }
  995. /**
  996. * hal_rx_print_pn_be() - Prints the PN of rx packet.
  997. * @buf: rx_tlv_hdr of the received packet
  998. *
  999. * Return: void
  1000. */
  1001. static inline void hal_rx_print_pn_be(uint8_t *buf)
  1002. {
  1003. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1004. uint32_t pn_31_0 = HAL_RX_TLV_MPDU_PN_31_0_GET(rx_pkt_tlvs);
  1005. uint32_t pn_63_32 = HAL_RX_TLV_MPDU_PN_63_32_GET(rx_pkt_tlvs);
  1006. uint32_t pn_95_64 = HAL_RX_TLV_MPDU_PN_95_64_GET(rx_pkt_tlvs);
  1007. hal_debug("PN number pn_95_64 0x%x pn_63_32 0x%x pn_31_0 0x%x ",
  1008. pn_95_64, pn_63_32, pn_31_0);
  1009. }
  1010. static inline void hal_rx_tlv_get_pn_num_be(uint8_t *buf, uint64_t *pn_num)
  1011. {
  1012. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1013. pn_num[0] = HAL_RX_TLV_MPDU_PN_31_0_GET(pkt_tlvs);
  1014. pn_num[0] |= ((uint64_t)HAL_RX_TLV_MPDU_PN_63_32_GET(pkt_tlvs) << 32);
  1015. pn_num[1] = HAL_RX_TLV_MPDU_PN_95_64_GET(pkt_tlvs);
  1016. }
  1017. #endif
  1018. /**
  1019. * hal_rx_tlv_msdu_len_get_be() - API to get the MSDU length from
  1020. * rx_msdu_start TLV
  1021. * @buf: pointer to the start of RX PKT TLV headers
  1022. *
  1023. * Return: msdu length
  1024. */
  1025. static inline uint32_t hal_rx_tlv_msdu_len_get_be(uint8_t *buf)
  1026. {
  1027. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1028. return HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs);
  1029. }
  1030. /**
  1031. * hal_rx_tlv_msdu_len_set_be() - API to set the MSDU length from
  1032. * rx_msdu_start TLV
  1033. * @buf: pointer to the start of RX PKT TLV headers
  1034. * @len: msdu length
  1035. *
  1036. * Return: none
  1037. */
  1038. static inline void hal_rx_tlv_msdu_len_set_be(uint8_t *buf, uint32_t len)
  1039. {
  1040. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1041. HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs) = len;
  1042. }
  1043. /**
  1044. * hal_rx_tlv_bw_get_be() - API to get the Bandwidth Interval from
  1045. * rx_msdu_start
  1046. * @buf: pointer to the start of RX PKT TLV header
  1047. *
  1048. * Return: uint32_t(bw)
  1049. */
  1050. static inline uint32_t hal_rx_tlv_bw_get_be(uint8_t *buf)
  1051. {
  1052. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1053. return HAL_RX_TLV_BW_GET(rx_pkt_tlvs);
  1054. }
  1055. /**
  1056. * hal_rx_tlv_toeplitz_get_be() - API to get the toeplitz hash from
  1057. * rx_msdu_start TLV
  1058. * @buf: pointer to the start of RX PKT TLV headers
  1059. *
  1060. * Return: toeplitz hash
  1061. */
  1062. static inline uint32_t hal_rx_tlv_toeplitz_get_be(uint8_t *buf)
  1063. {
  1064. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1065. return HAL_RX_TLV_FLOWID_TOEPLITZ_GET(rx_pkt_tlvs);
  1066. }
  1067. /**
  1068. * hal_rx_tlv_sgi_get_be() - API to get the Short Guard Interval from
  1069. * rx_msdu_start TLV
  1070. * @buf: pointer to the start of RX PKT TLV headers
  1071. *
  1072. * Return: uint32_t(sgi)
  1073. */
  1074. static inline uint32_t hal_rx_tlv_sgi_get_be(uint8_t *buf)
  1075. {
  1076. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1077. return HAL_RX_TLV_SGI_GET(rx_pkt_tlvs);
  1078. }
  1079. /**
  1080. * hal_rx_tlv_rate_mcs_get_be() - API to get the MCS rate from
  1081. * rx_msdu_start TLV
  1082. * @buf: pointer to the start of RX PKT TLV headers
  1083. *
  1084. * Return: uint32_t(rate_mcs)
  1085. */
  1086. static inline uint32_t hal_rx_tlv_rate_mcs_get_be(uint8_t *buf)
  1087. {
  1088. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1089. uint32_t rate_mcs;
  1090. rate_mcs = HAL_RX_TLV_RATE_MCS_GET(rx_pkt_tlvs);
  1091. return rate_mcs;
  1092. }
  1093. /**
  1094. * hal_rx_msdu_get_keyid_be() - API to get the key id of the decrypted packet
  1095. * from rx_msdu_end
  1096. * @buf: pointer to the start of RX PKT TLV header
  1097. *
  1098. * Return: uint32_t(key id)
  1099. */
  1100. static inline uint8_t hal_rx_msdu_get_keyid_be(uint8_t *buf)
  1101. {
  1102. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1103. uint32_t keyid_octet;
  1104. keyid_octet = HAL_RX_TLV_KEYID_OCTET_GET(rx_pkt_tlvs);
  1105. return keyid_octet & 0x3;
  1106. }
  1107. /**
  1108. * hal_rx_tlv_get_rssi_be() - API to get the rssi of received pkt from
  1109. * rx_msdu_start
  1110. * @buf: pointer to the start of RX PKT TLV header
  1111. *
  1112. * Return: uint32_t(rssi)
  1113. */
  1114. static inline uint32_t hal_rx_tlv_get_rssi_be(uint8_t *buf)
  1115. {
  1116. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1117. uint32_t rssi;
  1118. rssi = HAL_RX_TLV_RSSI_GET(rx_pkt_tlvs);
  1119. return rssi;
  1120. }
  1121. /**
  1122. * hal_rx_tlv_get_freq_be() - API to get the frequency of operating
  1123. * channel from rx_msdu_start
  1124. * @buf: pointer to the start of RX PKT TLV header
  1125. *
  1126. * Return: uint32_t(frequency)
  1127. */
  1128. static inline uint32_t hal_rx_tlv_get_freq_be(uint8_t *buf)
  1129. {
  1130. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1131. uint32_t freq;
  1132. freq = HAL_RX_TLV_FREQ_GET(rx_pkt_tlvs);
  1133. return freq;
  1134. }
  1135. /**
  1136. * hal_rx_tlv_get_pkt_type_be() - API to get the pkt type from
  1137. * rx_msdu_start
  1138. * @buf: pointer to the start of RX PKT TLV header
  1139. *
  1140. * Return: uint32_t(pkt type)
  1141. */
  1142. static inline uint32_t hal_rx_tlv_get_pkt_type_be(uint8_t *buf)
  1143. {
  1144. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1145. uint32_t pkt_type;
  1146. pkt_type = HAL_RX_TLV_PKT_TYPE_GET(rx_pkt_tlvs);
  1147. return pkt_type;
  1148. }
  1149. /*******************************************************************************
  1150. * RX ERROR APIS
  1151. ******************************************************************************/
  1152. /**
  1153. * hal_rx_tlv_decrypt_err_get_be() - API to get the Decrypt ERR from
  1154. * rx_mpdu_end TLV
  1155. * @buf: pointer to the start of RX PKT TLV headers
  1156. *
  1157. * Return: uint32_t(decrypt_err)
  1158. */
  1159. static inline uint32_t hal_rx_tlv_decrypt_err_get_be(uint8_t *buf)
  1160. {
  1161. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1162. uint32_t decrypt_err;
  1163. decrypt_err = HAL_RX_TLV_DECRYPT_ERR_GET(rx_pkt_tlvs);
  1164. return decrypt_err;
  1165. }
  1166. /**
  1167. * hal_rx_tlv_mic_err_get_be() - API to get the MIC ERR from rx_tlv TLV
  1168. * @buf: pointer to the start of RX PKT TLV headers
  1169. *
  1170. * Return: uint32_t(mic_err)
  1171. */
  1172. static inline uint32_t hal_rx_tlv_mic_err_get_be(uint8_t *buf)
  1173. {
  1174. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1175. uint32_t mic_err;
  1176. mic_err = HAL_RX_TLV_MIC_ERR_GET(rx_pkt_tlvs);
  1177. return mic_err;
  1178. }
  1179. /**
  1180. * hal_get_reo_ent_desc_qdesc_addr_be() - API to get qdesc address of
  1181. * reo entrance ring desc
  1182. * @desc: reo entrance ring descriptor
  1183. *
  1184. * Return: qdesc address
  1185. */
  1186. static inline uint8_t *hal_get_reo_ent_desc_qdesc_addr_be(uint8_t *desc)
  1187. {
  1188. return desc + REO_ENTRANCE_RING_RX_REO_QUEUE_DESC_ADDR_31_0_OFFSET;
  1189. }
  1190. /**
  1191. * hal_set_reo_ent_desc_reo_dest_ind_be() - API to set reo destination
  1192. * indication of reo entrance ring desc
  1193. * @desc: reo ent ring descriptor
  1194. * @dst_ind: reo destination indication value
  1195. *
  1196. * Return: None
  1197. */
  1198. static inline void
  1199. hal_set_reo_ent_desc_reo_dest_ind_be(uint8_t *desc, uint32_t dst_ind)
  1200. {
  1201. HAL_RX_FLD_SET(desc, REO_ENTRANCE_RING,
  1202. REO_DESTINATION_INDICATION, dst_ind);
  1203. }
  1204. /**
  1205. * hal_rx_mpdu_sequence_number_get_be() - Get mpdu sequence number
  1206. * @buf: pointer to packet buffer
  1207. *
  1208. * Return: mpdu sequence
  1209. */
  1210. static inline int hal_rx_mpdu_sequence_number_get_be(uint8_t *buf)
  1211. {
  1212. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1213. return HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs);
  1214. }
  1215. /**
  1216. * hal_rx_msdu_packet_metadata_get_generic_be() - API to get the msdu
  1217. * information from
  1218. * rx_msdu_end TLV
  1219. * @buf: pointer to the start of RX PKT TLV headers
  1220. * @pkt_msdu_metadata: pointer to the msdu info structure
  1221. */
  1222. static inline void
  1223. hal_rx_msdu_packet_metadata_get_generic_be(uint8_t *buf,
  1224. void *pkt_msdu_metadata)
  1225. {
  1226. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1227. struct hal_rx_msdu_metadata *msdu_metadata =
  1228. (struct hal_rx_msdu_metadata *)pkt_msdu_metadata;
  1229. msdu_metadata->l3_hdr_pad =
  1230. HAL_RX_TLV_L3_HEADER_PADDING_GET(rx_pkt_tlvs);
  1231. msdu_metadata->sa_idx = HAL_RX_TLV_SA_IDX_GET(rx_pkt_tlvs);
  1232. msdu_metadata->da_idx = HAL_RX_TLV_DA_IDX_GET(rx_pkt_tlvs);
  1233. msdu_metadata->sa_sw_peer_id =
  1234. HAL_RX_TLV_SA_SW_PEER_ID_GET(rx_pkt_tlvs);
  1235. }
  1236. /**
  1237. * hal_rx_tlv_nss_get_be() - API to get the NSS Interval from
  1238. * rx_msdu_start
  1239. * @buf: pointer to the start of RX PKT TLV header
  1240. *
  1241. * Return: uint32_t(nss)
  1242. */
  1243. static inline uint32_t hal_rx_tlv_nss_get_be(uint8_t *buf)
  1244. {
  1245. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1246. uint8_t mimo_ss_bitmap;
  1247. mimo_ss_bitmap = HAL_RX_TLV_MIMO_SS_BITMAP(rx_pkt_tlvs);
  1248. return qdf_get_hweight8(mimo_ss_bitmap);
  1249. }
  1250. #ifdef GET_MSDU_AGGREGATION
  1251. #define HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs)\
  1252. {\
  1253. bool first_msdu, last_msdu; \
  1254. first_msdu = HAL_RX_TLV_FIRST_MSDU_GET(rx_desc);\
  1255. last_msdu = HAL_RX_TLV_LAST_MSDU_GET(rx_desc);\
  1256. if (first_msdu && last_msdu)\
  1257. rs->rs_flags &= (~IEEE80211_AMSDU_FLAG);\
  1258. else\
  1259. rs->rs_flags |= (IEEE80211_AMSDU_FLAG); \
  1260. } \
  1261. #define HAL_RX_SET_MSDU_AGGREGATION((rs_mpdu), (rs_ppdu))\
  1262. {\
  1263. if (rs_mpdu->rs_flags & IEEE80211_AMSDU_FLAG)\
  1264. rs_ppdu->rs_flags |= IEEE80211_AMSDU_FLAG;\
  1265. } \
  1266. #else
  1267. #define HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs)
  1268. #define HAL_RX_SET_MSDU_AGGREGATION(rs_mpdu, rs_ppdu)
  1269. #endif
  1270. /**
  1271. * hal_rx_mon_hw_desc_get_mpdu_status_be() - Retrieve MPDU status
  1272. * @hw_desc_addr: Start address of Rx HW TLVs
  1273. * @rs: Status for monitor mode
  1274. *
  1275. * Return: void
  1276. */
  1277. static inline void
  1278. hal_rx_mon_hw_desc_get_mpdu_status_be(void *hw_desc_addr,
  1279. struct mon_rx_status *rs)
  1280. {
  1281. uint32_t reg_value;
  1282. struct rx_pkt_tlvs *rx_desc =
  1283. (struct rx_pkt_tlvs *)hw_desc_addr;
  1284. const uint32_t sgi_hw_to_cdp[] = {
  1285. CDP_SGI_0_8_US,
  1286. CDP_SGI_0_4_US,
  1287. CDP_SGI_1_6_US,
  1288. CDP_SGI_3_2_US,
  1289. };
  1290. HAL_RX_GET_MSDU_AGGREGATION(rx_desc, rs);
  1291. rs->ant_signal_db = HAL_RX_TLV_ANT_SIGNAL_DB_GET(rx_desc);
  1292. rs->is_stbc = HAL_RX_TLV_STBC_GET(rx_desc);
  1293. reg_value = HAL_RX_TLV_SGI_GET(rx_desc);
  1294. rs->sgi = sgi_hw_to_cdp[reg_value];
  1295. reg_value = HAL_RX_TLV_RECEPTION_TYPE_GET(rx_desc);
  1296. rs->beamformed = (reg_value == HAL_RX_RECEPTION_TYPE_MU_MIMO) ? 1 : 0;
  1297. /* TODO: rs->beamformed should be set for SU beamforming also */
  1298. }
  1299. static inline uint32_t hal_rx_tlv_tid_get_be(uint8_t *buf)
  1300. {
  1301. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1302. uint32_t tid;
  1303. tid = HAL_RX_TLV_TID_GET(rx_pkt_tlvs);
  1304. return tid;
  1305. }
  1306. /**
  1307. * hal_rx_tlv_reception_type_get_be() - API to get the reception type
  1308. * Interval from rx_msdu_start
  1309. * @buf: pointer to the start of RX PKT TLV header
  1310. *
  1311. * Return: uint32_t(reception_type)
  1312. */
  1313. static inline
  1314. uint32_t hal_rx_tlv_reception_type_get_be(uint8_t *buf)
  1315. {
  1316. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1317. uint32_t reception_type;
  1318. reception_type = HAL_RX_TLV_RECEPTION_TYPE_GET(rx_pkt_tlvs);
  1319. return reception_type;
  1320. }
  1321. /**
  1322. * hal_rx_msdu_end_da_idx_get_be() - API to get da_idx from
  1323. * rx_msdu_end TLV
  1324. * @buf: pointer to the start of RX PKT TLV headers
  1325. *
  1326. * Return: da index
  1327. */
  1328. static inline uint16_t hal_rx_msdu_end_da_idx_get_be(uint8_t *buf)
  1329. {
  1330. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1331. uint16_t da_idx;
  1332. da_idx = HAL_RX_TLV_DA_IDX_GET(rx_pkt_tlvs);
  1333. return da_idx;
  1334. }
  1335. /**
  1336. * hal_rx_get_rx_fragment_number_be() - Function to retrieve rx fragment number
  1337. * @buf: Network buffer
  1338. *
  1339. * Return: rx fragment number
  1340. */
  1341. static inline
  1342. uint8_t hal_rx_get_rx_fragment_number_be(uint8_t *buf)
  1343. {
  1344. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1345. /* Return first 4 bits as fragment number */
  1346. return (HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs) &
  1347. DOT11_SEQ_FRAG_MASK);
  1348. }
  1349. /**
  1350. * hal_rx_tlv_da_is_mcbc_get_be() - API to check if pkt is MCBC from
  1351. * rx_msdu_end TLV
  1352. * @buf: pointer to the start of RX PKT TLV headers
  1353. *
  1354. * Return: da_is_mcbc
  1355. */
  1356. static inline uint8_t
  1357. hal_rx_tlv_da_is_mcbc_get_be(uint8_t *buf)
  1358. {
  1359. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1360. return HAL_RX_TLV_DA_IS_MCBC_GET(rx_pkt_tlvs);
  1361. }
  1362. /**
  1363. * hal_rx_tlv_is_tkip_mic_err_get_be() - API to get tkip Mic error
  1364. * from rx_msdu_end TLV
  1365. * @buf: pointer to the start of RX PKT TLV headers
  1366. *
  1367. * Return: tkip_mic_err
  1368. */
  1369. static inline uint8_t
  1370. hal_rx_tlv_is_tkip_mic_err_get_be(uint8_t *buf)
  1371. {
  1372. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1373. return HAL_RX_TLV_IS_TKIP_MIC_ERR_GET(rx_pkt_tlvs);
  1374. }
  1375. /**
  1376. * hal_rx_tlv_sa_is_valid_get_be() - API to get the sa_is_valid bit from
  1377. * rx_msdu_end TLV
  1378. * @buf: pointer to the start of RX PKT TLV headers
  1379. *
  1380. * Return: sa_is_valid bit
  1381. */
  1382. static inline uint8_t
  1383. hal_rx_tlv_sa_is_valid_get_be(uint8_t *buf)
  1384. {
  1385. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1386. uint8_t sa_is_valid;
  1387. sa_is_valid = HAL_RX_TLV_SA_IS_VALID_GET(rx_pkt_tlvs);
  1388. return sa_is_valid;
  1389. }
  1390. /**
  1391. * hal_rx_tlv_sa_idx_get_be() - API to get the sa_idx from rx_msdu_end TLV
  1392. * @buf: pointer to the start of RX PKT TLV headers
  1393. *
  1394. * Return: sa_idx (SA AST index)
  1395. */
  1396. static inline
  1397. uint16_t hal_rx_tlv_sa_idx_get_be(uint8_t *buf)
  1398. {
  1399. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1400. uint16_t sa_idx;
  1401. sa_idx = HAL_RX_TLV_SA_IDX_GET(rx_pkt_tlvs);
  1402. return sa_idx;
  1403. }
  1404. /**
  1405. * hal_rx_desc_is_first_msdu_be() - Check if first msdu
  1406. * @hw_desc_addr: hardware descriptor address
  1407. *
  1408. * Return: 0 - success/ non-zero failure
  1409. */
  1410. static inline uint32_t hal_rx_desc_is_first_msdu_be(void *hw_desc_addr)
  1411. {
  1412. struct rx_pkt_tlvs *rx_pkt_tlvs =
  1413. (struct rx_pkt_tlvs *)hw_desc_addr;
  1414. return HAL_RX_TLV_FIRST_MSDU_GET(rx_pkt_tlvs);
  1415. }
  1416. /**
  1417. * hal_rx_tlv_l3_hdr_padding_get_be() - API to get the l3_header padding
  1418. * from rx_msdu_end TLV
  1419. * @buf: pointer to the start of RX PKT TLV headers
  1420. *
  1421. * Return: number of l3 header padding bytes
  1422. */
  1423. static inline uint32_t hal_rx_tlv_l3_hdr_padding_get_be(uint8_t *buf)
  1424. {
  1425. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1426. uint32_t l3_header_padding;
  1427. l3_header_padding = HAL_RX_TLV_L3_HEADER_PADDING_GET(rx_pkt_tlvs);
  1428. return l3_header_padding;
  1429. }
  1430. /**
  1431. * hal_rx_encryption_info_valid_be() - Returns encryption type.
  1432. * @buf: rx_tlv_hdr of the received packet
  1433. *
  1434. * Return: encryption type
  1435. */
  1436. static inline uint32_t hal_rx_encryption_info_valid_be(uint8_t *buf)
  1437. {
  1438. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1439. uint32_t encryption_info =
  1440. HAL_RX_TLV_MPDU_ENCRYPTION_INFO_VALID(rx_pkt_tlvs);
  1441. return encryption_info;
  1442. }
  1443. /**
  1444. * hal_rx_tlv_first_msdu_get_be() - API to get first msdu status from
  1445. * rx_msdu_end TLV
  1446. * @buf: pointer to the start of RX PKT TLV headers
  1447. *
  1448. * Return: first_msdu
  1449. */
  1450. static inline uint8_t hal_rx_tlv_first_msdu_get_be(uint8_t *buf)
  1451. {
  1452. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1453. uint8_t first_msdu;
  1454. first_msdu = HAL_RX_TLV_FIRST_MSDU_GET(rx_pkt_tlvs);
  1455. return first_msdu;
  1456. }
  1457. /**
  1458. * hal_rx_tlv_da_is_valid_get_be() - API to check if da is valid from
  1459. * rx_msdu_end TLV
  1460. * @buf: pointer to the start of RX PKT TLV headers
  1461. *
  1462. * Return: da_is_valid
  1463. */
  1464. static inline uint8_t hal_rx_tlv_da_is_valid_get_be(uint8_t *buf)
  1465. {
  1466. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1467. uint8_t da_is_valid;
  1468. da_is_valid = HAL_RX_TLV_DA_IS_VALID_GET(rx_pkt_tlvs);
  1469. return da_is_valid;
  1470. }
  1471. /**
  1472. * hal_rx_tlv_last_msdu_get_be() - API to get last msdu status from
  1473. * rx_msdu_end TLV
  1474. * @buf: pointer to the start of RX PKT TLV headers
  1475. *
  1476. * Return: last_msdu
  1477. */
  1478. static inline uint8_t hal_rx_tlv_last_msdu_get_be(uint8_t *buf)
  1479. {
  1480. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1481. uint8_t last_msdu;
  1482. last_msdu = HAL_RX_TLV_LAST_MSDU_GET(rx_pkt_tlvs);
  1483. return last_msdu;
  1484. }
  1485. /**
  1486. * hal_rx_get_mpdu_mac_ad4_valid_be() - Retrieves if mpdu 4th addr is valid
  1487. * @buf: Network buffer
  1488. *
  1489. * Return: value of mpdu 4th address valid field
  1490. */
  1491. static inline bool hal_rx_get_mpdu_mac_ad4_valid_be(uint8_t *buf)
  1492. {
  1493. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1494. bool ad4_valid = 0;
  1495. ad4_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD4_VALID_GET(rx_pkt_tlvs);
  1496. return ad4_valid;
  1497. }
  1498. /**
  1499. * hal_rx_mpdu_start_sw_peer_id_get_be() - Retrieve sw peer_id
  1500. * @buf: network buffer
  1501. *
  1502. * Return: sw peer_id
  1503. */
  1504. static inline uint32_t hal_rx_mpdu_start_sw_peer_id_get_be(uint8_t *buf)
  1505. {
  1506. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1507. return HAL_RX_TLV_SW_PEER_ID_GET(rx_pkt_tlvs);
  1508. }
  1509. /**
  1510. * hal_rx_mpdu_get_to_ds_be() - API to get the tods info
  1511. * from rx_mpdu_start
  1512. *
  1513. * @buf: pointer to the start of RX PKT TLV header
  1514. * Return: uint32_t(to_ds)
  1515. */
  1516. static inline uint32_t hal_rx_mpdu_get_to_ds_be(uint8_t *buf)
  1517. {
  1518. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1519. return HAL_RX_TLV_MPDU_GET_TODS(rx_pkt_tlvs);
  1520. }
  1521. /**
  1522. * hal_rx_mpdu_get_fr_ds_be() - API to get the from ds info
  1523. * from rx_mpdu_start
  1524. * @buf: pointer to the start of RX PKT TLV header
  1525. *
  1526. * Return: uint32_t(fr_ds)
  1527. */
  1528. static inline uint32_t hal_rx_mpdu_get_fr_ds_be(uint8_t *buf)
  1529. {
  1530. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1531. return HAL_RX_TLV_MPDU_GET_FROMDS(rx_pkt_tlvs);
  1532. }
  1533. /**
  1534. * hal_rx_get_mpdu_frame_control_valid_be() - Retrieves mpdu frame
  1535. * control valid
  1536. * @buf: Network buffer
  1537. *
  1538. * Return: value of frame control valid field
  1539. */
  1540. static inline uint8_t hal_rx_get_mpdu_frame_control_valid_be(uint8_t *buf)
  1541. {
  1542. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1543. return HAL_RX_TLV_MPDU_GET_FRAME_CONTROL_VALID(rx_pkt_tlvs);
  1544. }
  1545. /**
  1546. * hal_rx_mpdu_get_addr2_be() - API to check get address2 of the mpdu
  1547. * in the packet
  1548. * @buf: pointer to the start of RX PKT TLV header
  1549. * @mac_addr: pointer to mac address
  1550. *
  1551. * Return: success/failure
  1552. */
  1553. static inline QDF_STATUS hal_rx_mpdu_get_addr2_be(uint8_t *buf,
  1554. uint8_t *mac_addr)
  1555. {
  1556. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1557. struct __attribute__((__packed__)) hal_addr2 {
  1558. uint16_t ad2_15_0;
  1559. uint32_t ad2_47_16;
  1560. };
  1561. struct hal_addr2 *addr = (struct hal_addr2 *)mac_addr;
  1562. uint32_t mac_addr_ad2_valid;
  1563. mac_addr_ad2_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(rx_pkt_tlvs);
  1564. if (mac_addr_ad2_valid) {
  1565. addr->ad2_15_0 = HAL_RX_TLV_MPDU_AD2_15_0_GET(rx_pkt_tlvs);
  1566. addr->ad2_47_16 = HAL_RX_TLV_MPDU_AD2_47_16_GET(rx_pkt_tlvs);
  1567. return QDF_STATUS_SUCCESS;
  1568. }
  1569. return QDF_STATUS_E_FAILURE;
  1570. }
  1571. /**
  1572. * hal_rx_mpdu_get_addr3_be() - API to get address3 of the mpdu in the
  1573. * packet
  1574. * @buf: pointer to the start of RX PKT TLV header
  1575. * @mac_addr: pointer to mac address
  1576. *
  1577. * Return: success/failure
  1578. */
  1579. static inline QDF_STATUS hal_rx_mpdu_get_addr3_be(uint8_t *buf,
  1580. uint8_t *mac_addr)
  1581. {
  1582. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1583. struct __attribute__((__packed__)) hal_addr3 {
  1584. uint32_t ad3_31_0;
  1585. uint16_t ad3_47_32;
  1586. };
  1587. struct hal_addr3 *addr = (struct hal_addr3 *)mac_addr;
  1588. uint32_t mac_addr_ad3_valid;
  1589. mac_addr_ad3_valid = HAL_RX_TLV_MPDU_MAC_ADDR_AD3_VALID_GET(rx_pkt_tlvs);
  1590. if (mac_addr_ad3_valid) {
  1591. addr->ad3_31_0 = HAL_RX_TLV_MPDU_AD3_31_0_GET(rx_pkt_tlvs);
  1592. addr->ad3_47_32 = HAL_RX_TLV_MPDU_AD3_47_32_GET(rx_pkt_tlvs);
  1593. return QDF_STATUS_SUCCESS;
  1594. }
  1595. return QDF_STATUS_E_FAILURE;
  1596. }
  1597. /**
  1598. * hal_rx_get_mpdu_sequence_control_valid_be() - Get mpdu sequence
  1599. * control valid
  1600. * @buf: Network buffer
  1601. *
  1602. * Return: value of sequence control valid field
  1603. */
  1604. static inline uint8_t hal_rx_get_mpdu_sequence_control_valid_be(uint8_t *buf)
  1605. {
  1606. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1607. return HAL_RX_TLV_MPDU_GET_SEQUENCE_CONTROL_VALID(rx_pkt_tlvs);
  1608. }
  1609. /**
  1610. * hal_rx_tid_get_be() - get tid based on qos control valid.
  1611. * @hal_soc_hdl: hal_soc handle
  1612. * @buf: pointer to rx pkt TLV.
  1613. *
  1614. * Return: tid
  1615. */
  1616. static inline uint32_t hal_rx_tid_get_be(hal_soc_handle_t hal_soc_hdl,
  1617. uint8_t *buf)
  1618. {
  1619. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1620. uint8_t qos_control_valid =
  1621. HAL_RX_TLV_MPDU_QOS_CONTROL_VALID_GET(rx_pkt_tlvs);
  1622. if (qos_control_valid)
  1623. return hal_rx_tlv_tid_get_be(buf);
  1624. return HAL_RX_NON_QOS_TID;
  1625. }
  1626. static inline
  1627. uint8_t hal_rx_get_fc_valid_be(uint8_t *buf)
  1628. {
  1629. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1630. return HAL_RX_TLV_GET_FC_VALID(rx_pkt_tlvs);
  1631. }
  1632. static inline uint8_t hal_rx_get_to_ds_flag_be(uint8_t *buf)
  1633. {
  1634. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1635. return HAL_RX_TLV_GET_TO_DS_FLAG(rx_pkt_tlvs);
  1636. }
  1637. static inline uint8_t hal_rx_get_mac_addr2_valid_be(uint8_t *buf)
  1638. {
  1639. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1640. return HAL_RX_TLV_MPDU_MAC_ADDR_AD2_VALID_GET(rx_pkt_tlvs);
  1641. }
  1642. /**
  1643. * hal_rx_msdu_flow_idx_get_be() - API to get flow index from
  1644. * rx_msdu_end TLV
  1645. * @buf: pointer to the start of RX PKT TLV headers
  1646. *
  1647. * Return: flow index value from MSDU END TLV
  1648. */
  1649. static inline uint32_t hal_rx_msdu_flow_idx_get_be(uint8_t *buf)
  1650. {
  1651. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1652. return HAL_RX_TLV_FLOW_IDX_GET(pkt_tlvs);
  1653. }
  1654. /**
  1655. * hal_rx_msdu_get_reo_destination_indication_be() - API to get
  1656. * reo_destination_indication
  1657. * from rx_msdu_end
  1658. * TLV
  1659. * @buf: pointer to the start of RX PKT TLV headers
  1660. * @reo_destination_indication: pointer to return value of
  1661. * reo_destination_indication
  1662. *
  1663. * Return: none
  1664. */
  1665. static inline void
  1666. hal_rx_msdu_get_reo_destination_indication_be(uint8_t *buf,
  1667. uint32_t *reo_destination_indication)
  1668. {
  1669. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1670. *reo_destination_indication = HAL_RX_TLV_REO_DEST_IND_GET(pkt_tlvs);
  1671. }
  1672. /**
  1673. * hal_rx_msdu_flow_idx_invalid_be() - API to get flow index invalid
  1674. * from rx_msdu_end TLV
  1675. * @buf: pointer to the start of RX PKT TLV headers
  1676. *
  1677. * Return: flow index invalid value from MSDU END TLV
  1678. */
  1679. static inline bool hal_rx_msdu_flow_idx_invalid_be(uint8_t *buf)
  1680. {
  1681. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1682. return HAL_RX_TLV_FLOW_IDX_INVALID_GET(pkt_tlvs);
  1683. }
  1684. /**
  1685. * hal_rx_msdu_flow_idx_timeout_be() - API to get flow index timeout
  1686. * from rx_msdu_end TLV
  1687. * @buf: pointer to the start of RX PKT TLV headers
  1688. *
  1689. * Return: flow index timeout value from MSDU END TLV
  1690. */
  1691. static inline bool hal_rx_msdu_flow_idx_timeout_be(uint8_t *buf)
  1692. {
  1693. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1694. return HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(pkt_tlvs);
  1695. }
  1696. /**
  1697. * hal_rx_msdu_fse_metadata_get_be() - API to get FSE metadata from
  1698. * rx_msdu_end TLV
  1699. * @buf: pointer to the start of RX PKT TLV headers
  1700. *
  1701. * Return: fse metadata value from MSDU END TLV
  1702. */
  1703. static inline uint32_t hal_rx_msdu_fse_metadata_get_be(uint8_t *buf)
  1704. {
  1705. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1706. return HAL_RX_TLV_FSE_METADATA_GET(pkt_tlvs);
  1707. }
  1708. /**
  1709. * hal_rx_msdu_cce_metadata_get_be() - API to get CCE metadata from
  1710. * rx_msdu_end TLV
  1711. * @buf: pointer to the start of RX PKT TLV headers
  1712. *
  1713. * Return: cce_metadata
  1714. */
  1715. static inline uint16_t
  1716. hal_rx_msdu_cce_metadata_get_be(uint8_t *buf)
  1717. {
  1718. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1719. return HAL_RX_TLV_CCE_METADATA_GET(pkt_tlvs);
  1720. }
  1721. /**
  1722. * hal_rx_msdu_get_flow_params_be() - API to get flow index, flow
  1723. * index invalid and flow index
  1724. * timeout from rx_msdu_end TLV
  1725. * @buf: pointer to the start of RX PKT TLV headers
  1726. * @flow_invalid: pointer to return value of flow_idx_valid
  1727. * @flow_timeout: pointer to return value of flow_idx_timeout
  1728. * @flow_index: pointer to return value of flow_idx
  1729. *
  1730. * Return: none
  1731. */
  1732. static inline void
  1733. hal_rx_msdu_get_flow_params_be(uint8_t *buf,
  1734. bool *flow_invalid,
  1735. bool *flow_timeout,
  1736. uint32_t *flow_index)
  1737. {
  1738. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1739. *flow_invalid = HAL_RX_TLV_FLOW_IDX_INVALID_GET(pkt_tlvs);
  1740. *flow_timeout = HAL_RX_TLV_FLOW_IDX_TIMEOUT_GET(pkt_tlvs);
  1741. *flow_index = HAL_RX_TLV_FLOW_IDX_GET(pkt_tlvs);
  1742. }
  1743. /**
  1744. * hal_rx_tlv_get_tcp_chksum_be() - API to get tcp checksum
  1745. * @buf: rx_tlv_hdr
  1746. *
  1747. * Return: tcp checksum
  1748. */
  1749. static inline uint16_t
  1750. hal_rx_tlv_get_tcp_chksum_be(uint8_t *buf)
  1751. {
  1752. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1753. return HAL_RX_TLV_GET_TCP_CHKSUM(rx_pkt_tlvs);
  1754. }
  1755. /**
  1756. * hal_rx_get_rx_sequence_be() - Function to retrieve rx sequence number
  1757. * @buf: Network buffer
  1758. *
  1759. * Return: rx sequence number
  1760. */
  1761. static inline
  1762. uint16_t hal_rx_get_rx_sequence_be(uint8_t *buf)
  1763. {
  1764. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1765. return HAL_RX_MPDU_SEQUENCE_NUMBER_GET(rx_pkt_tlvs);
  1766. }
  1767. #ifdef RECEIVE_OFFLOAD
  1768. #ifdef QCA_WIFI_KIWI_V2
  1769. static inline
  1770. uint16_t hal_rx_get_fisa_cumulative_l4_checksum_be(uint8_t *buf)
  1771. {
  1772. /*
  1773. * cumulative l4 checksum is not supported in V2 and
  1774. * cumulative_l4_checksum field is not present
  1775. */
  1776. return 0;
  1777. }
  1778. #else
  1779. /**
  1780. * hal_rx_get_fisa_cumulative_l4_checksum_be() - Retrieve cumulative
  1781. * checksum
  1782. * @buf: buffer pointer
  1783. *
  1784. * Return: cumulative checksum
  1785. */
  1786. static inline
  1787. uint16_t hal_rx_get_fisa_cumulative_l4_checksum_be(uint8_t *buf)
  1788. {
  1789. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1790. return HAL_RX_TLV_GET_FISA_CUMULATIVE_L4_CHECKSUM(rx_pkt_tlvs);
  1791. }
  1792. #endif
  1793. /**
  1794. * hal_rx_get_fisa_cumulative_ip_length_be() - Retrieve cumulative
  1795. * ip length
  1796. * @buf: buffer pointer
  1797. *
  1798. * Return: cumulative length
  1799. */
  1800. static inline
  1801. uint16_t hal_rx_get_fisa_cumulative_ip_length_be(uint8_t *buf)
  1802. {
  1803. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1804. return HAL_RX_TLV_GET_FISA_CUMULATIVE_IP_LENGTH(rx_pkt_tlvs);
  1805. }
  1806. /**
  1807. * hal_rx_get_udp_proto_be() - Retrieve udp proto value
  1808. * @buf: buffer
  1809. *
  1810. * Return: udp proto bit
  1811. */
  1812. static inline
  1813. bool hal_rx_get_udp_proto_be(uint8_t *buf)
  1814. {
  1815. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1816. return HAL_RX_TLV_GET_UDP_PROTO(rx_pkt_tlvs);
  1817. }
  1818. #endif
  1819. /**
  1820. * hal_rx_get_flow_agg_continuation_be() - retrieve flow agg
  1821. * continuation
  1822. * @buf: buffer
  1823. *
  1824. * Return: flow agg
  1825. */
  1826. static inline
  1827. bool hal_rx_get_flow_agg_continuation_be(uint8_t *buf)
  1828. {
  1829. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1830. return HAL_RX_TLV_GET_FLOW_AGGR_CONT(rx_pkt_tlvs);
  1831. }
  1832. /**
  1833. * hal_rx_get_flow_agg_count_be()- Retrieve flow agg count
  1834. * @buf: buffer
  1835. *
  1836. * Return: flow agg count
  1837. */
  1838. static inline
  1839. uint8_t hal_rx_get_flow_agg_count_be(uint8_t *buf)
  1840. {
  1841. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1842. return HAL_RX_TLV_GET_FLOW_AGGR_COUNT(rx_pkt_tlvs);
  1843. }
  1844. /**
  1845. * hal_rx_get_fisa_timeout_be() - Retrieve fisa timeout
  1846. * @buf: buffer
  1847. *
  1848. * Return: fisa timeout
  1849. */
  1850. static inline
  1851. bool hal_rx_get_fisa_timeout_be(uint8_t *buf)
  1852. {
  1853. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1854. return HAL_RX_TLV_GET_FISA_TIMEOUT(rx_pkt_tlvs);
  1855. }
  1856. /**
  1857. * hal_rx_mpdu_start_tlv_tag_valid_be () - API to check if RX_MPDU_START
  1858. * tlv tag is valid
  1859. *
  1860. *@rx_tlv_hdr: start address of rx_pkt_tlvs
  1861. *
  1862. * Return: true if RX_MPDU_START is valid, else false.
  1863. */
  1864. static inline uint8_t hal_rx_mpdu_start_tlv_tag_valid_be(void *rx_tlv_hdr)
  1865. {
  1866. struct rx_pkt_tlvs *rx_desc = (struct rx_pkt_tlvs *)rx_tlv_hdr;
  1867. uint32_t tlv_tag;
  1868. tlv_tag = HAL_RX_GET_USER_TLV32_TYPE(&rx_desc->mpdu_start_tlv);
  1869. return tlv_tag == WIFIRX_MPDU_START_E ? true : false;
  1870. }
  1871. /**
  1872. * hal_rx_msdu_end_offset_get_generic() - API to get the
  1873. * msdu_end structure offset rx_pkt_tlv structure
  1874. *
  1875. * NOTE: API returns offset of msdu_end TLV from structure
  1876. * rx_pkt_tlvs
  1877. */
  1878. static inline uint32_t hal_rx_msdu_end_offset_get_generic(void)
  1879. {
  1880. return RX_PKT_TLV_OFFSET(msdu_end_tlv);
  1881. }
  1882. /**
  1883. * hal_rx_mpdu_start_offset_get_generic() - API to get the
  1884. * mpdu_start structure offset rx_pkt_tlv structure
  1885. *
  1886. * NOTE: API returns offset of attn TLV from structure
  1887. * rx_pkt_tlvs
  1888. */
  1889. static inline uint32_t hal_rx_mpdu_start_offset_get_generic(void)
  1890. {
  1891. return RX_PKT_TLV_OFFSET(mpdu_start_tlv);
  1892. }
  1893. #ifndef NO_RX_PKT_HDR_TLV
  1894. static inline uint32_t hal_rx_pkt_tlv_offset_get_generic(void)
  1895. {
  1896. return RX_PKT_TLV_OFFSET(pkt_hdr_tlv);
  1897. }
  1898. #endif
  1899. #ifdef CONFIG_WORD_BASED_TLV
  1900. #define MPDU_START_WMASK 0x074C
  1901. #define MSDU_END_WMASK 0x13FC1
  1902. /**
  1903. * hal_rx_mpdu_start_wmask_get_be() - API to get the mpdu_start_tlv word mask
  1904. *
  1905. * return: Word mask for MPDU start tlv
  1906. */
  1907. static inline uint32_t hal_rx_mpdu_start_wmask_get_be(void)
  1908. {
  1909. return MPDU_START_WMASK;
  1910. }
  1911. /**
  1912. * hal_rx_msdu_end_wmask_get_be() - API to get the msdu_end_tlv word mask
  1913. *
  1914. * return: Word mask for MSDU end tlv
  1915. */
  1916. static inline uint32_t hal_rx_msdu_end_wmask_get_be(void)
  1917. {
  1918. return MSDU_END_WMASK;
  1919. }
  1920. #endif
  1921. #ifdef RECEIVE_OFFLOAD
  1922. static inline int
  1923. hal_rx_tlv_get_offload_info_be(uint8_t *rx_tlv,
  1924. struct hal_offload_info *offload_info)
  1925. {
  1926. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)rx_tlv;
  1927. offload_info->lro_eligible = HAL_RX_TLV_GET_LRO_ELIGIBLE(rx_pkt_tlvs);
  1928. offload_info->flow_id = HAL_RX_TLV_GET_FLOW_ID_TOEPLITZ(rx_pkt_tlvs);
  1929. offload_info->ipv6_proto = HAL_RX_TLV_GET_IPV6(rx_pkt_tlvs);
  1930. offload_info->tcp_proto = HAL_RX_TLV_GET_TCP_PROTO(rx_pkt_tlvs);
  1931. if (offload_info->tcp_proto) {
  1932. offload_info->tcp_pure_ack =
  1933. HAL_RX_TLV_GET_TCP_PURE_ACK(rx_pkt_tlvs);
  1934. offload_info->tcp_offset =
  1935. HAL_RX_TLV_GET_TCP_OFFSET(rx_pkt_tlvs);
  1936. offload_info->tcp_win = HAL_RX_TLV_GET_TCP_WIN(rx_pkt_tlvs);
  1937. offload_info->tcp_seq_num = HAL_RX_TLV_GET_TCP_SEQ(rx_pkt_tlvs);
  1938. offload_info->tcp_ack_num = HAL_RX_TLV_GET_TCP_ACK(rx_pkt_tlvs);
  1939. }
  1940. return 0;
  1941. }
  1942. static inline int hal_rx_get_proto_params_be(uint8_t *buf, void *proto_params)
  1943. {
  1944. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1945. struct hal_proto_params *param =
  1946. (struct hal_proto_params *)proto_params;
  1947. param->tcp_proto = HAL_RX_TLV_GET_TCP_PROTO(rx_pkt_tlvs);
  1948. param->udp_proto = HAL_RX_TLV_GET_UDP_PROTO(rx_pkt_tlvs);
  1949. param->ipv6_proto = HAL_RX_TLV_GET_IPV6(rx_pkt_tlvs);
  1950. return 0;
  1951. }
  1952. static inline int hal_rx_get_l3_l4_offsets_be(uint8_t *buf,
  1953. uint32_t *l3_hdr_offset,
  1954. uint32_t *l4_hdr_offset)
  1955. {
  1956. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1957. *l3_hdr_offset = HAL_RX_TLV_GET_IP_OFFSET(rx_pkt_tlvs);
  1958. *l4_hdr_offset = HAL_RX_TLV_GET_TCP_OFFSET(rx_pkt_tlvs);
  1959. return 0;
  1960. }
  1961. #endif
  1962. /**
  1963. * hal_rx_msdu_start_msdu_len_get_be() - API to get the MSDU length from
  1964. * rx_msdu_start TLV
  1965. * @buf: pointer to the start of RX PKT TLV headers
  1966. *
  1967. * Return: msdu length
  1968. */
  1969. static inline uint32_t hal_rx_msdu_start_msdu_len_get_be(uint8_t *buf)
  1970. {
  1971. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1972. uint32_t msdu_len;
  1973. msdu_len = HAL_RX_TLV_MSDU_LEN_GET(rx_pkt_tlvs);
  1974. return msdu_len;
  1975. }
  1976. /**
  1977. * hal_rx_get_frame_ctrl_field_be() - Function to retrieve frame control field
  1978. * @buf: Network buffer
  1979. *
  1980. * Return: frame control field
  1981. */
  1982. static inline uint16_t hal_rx_get_frame_ctrl_field_be(uint8_t *buf)
  1983. {
  1984. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1985. uint16_t frame_ctrl = 0;
  1986. frame_ctrl = HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(rx_pkt_tlvs);
  1987. return frame_ctrl;
  1988. }
  1989. /**
  1990. * hal_rx_tlv_get_is_decrypted_be() - API to get the decrypt status of
  1991. * the packet from msdu_end
  1992. * @buf: pointer to the start of RX PKT TLV header
  1993. *
  1994. * Return: uint32_t(decryt status)
  1995. */
  1996. static inline uint32_t hal_rx_tlv_get_is_decrypted_be(uint8_t *buf)
  1997. {
  1998. struct rx_pkt_tlvs *rx_pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  1999. uint32_t is_decrypt = 0;
  2000. uint32_t decrypt_status;
  2001. decrypt_status = HAL_RX_TLV_DECRYPT_STATUS_GET(rx_pkt_tlvs);
  2002. if (!decrypt_status)
  2003. is_decrypt = 1;
  2004. return is_decrypt;
  2005. }
  2006. #ifdef NO_RX_PKT_HDR_TLV
  2007. /**
  2008. * hal_rx_pkt_hdr_get_be() - API to get 80211 header
  2009. * @buf: start of rx_pkt_tlv
  2010. *
  2011. * If NO_RX_PKT_HDR_TLV is enabled, then this API assume caller gives a raw
  2012. * data, get 80211 header from packet data directly.
  2013. * If NO_RX_PKT_HDR_TLV is disabled, then get it from rx_pkt_hdr_tlv in
  2014. * rx_pkt_tlvs.
  2015. *
  2016. * Return: pointer to start of 80211 header
  2017. */
  2018. static inline uint8_t *hal_rx_pkt_hdr_get_be(uint8_t *buf)
  2019. {
  2020. return buf + RX_PKT_TLVS_LEN;
  2021. }
  2022. #else
  2023. static inline uint8_t *hal_rx_pkt_hdr_get_be(uint8_t *buf)
  2024. {
  2025. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2026. return pkt_tlvs->pkt_hdr_tlv.rx_pkt_hdr;
  2027. }
  2028. #endif
  2029. /**
  2030. * hal_rx_tlv_csum_err_get_be() - Get IP and tcp-udp checksum fail flag
  2031. * @rx_tlv_hdr: start address of rx_tlv_hdr
  2032. * @ip_csum_err: buffer to return ip_csum_fail flag
  2033. * @tcp_udp_csum_err: placeholder to return tcp-udp checksum fail flag
  2034. *
  2035. * Return: None
  2036. */
  2037. static inline void
  2038. hal_rx_tlv_csum_err_get_be(uint8_t *rx_tlv_hdr, uint32_t *ip_csum_err,
  2039. uint32_t *tcp_udp_csum_err)
  2040. {
  2041. struct rx_pkt_tlvs *rx_pkt_tlvs =
  2042. (struct rx_pkt_tlvs *)rx_tlv_hdr;
  2043. *ip_csum_err = HAL_RX_TLV_IP_CSUM_FAIL_GET(rx_pkt_tlvs);
  2044. *tcp_udp_csum_err = HAL_RX_TLV_TCP_UDP_CSUM_FAIL_GET(rx_pkt_tlvs);
  2045. }
  2046. static inline
  2047. uint32_t hal_rx_tlv_mpdu_len_err_get_be(void *hw_desc_addr)
  2048. {
  2049. struct rx_pkt_tlvs *rx_pkt_tlvs =
  2050. (struct rx_pkt_tlvs *)hw_desc_addr;
  2051. return HAL_RX_TLV_MPDU_LEN_ERR_GET(rx_pkt_tlvs);
  2052. }
  2053. static inline
  2054. uint32_t hal_rx_tlv_mpdu_fcs_err_get_be(void *hw_desc_addr)
  2055. {
  2056. struct rx_pkt_tlvs *rx_pkt_tlvs =
  2057. (struct rx_pkt_tlvs *)hw_desc_addr;
  2058. return HAL_RX_TLV_MPDU_FCS_ERR_GET(rx_pkt_tlvs);
  2059. }
  2060. /**
  2061. * hal_rx_get_rx_more_frag_bit() - Function to retrieve more fragment bit
  2062. * @buf: Network buffer
  2063. *
  2064. * Return: rx more fragment bit
  2065. */
  2066. static inline
  2067. uint8_t hal_rx_get_rx_more_frag_bit(uint8_t *buf)
  2068. {
  2069. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2070. uint16_t frame_ctrl = 0;
  2071. frame_ctrl = HAL_RX_MPDU_GET_FRAME_CONTROL_FIELD(pkt_tlvs) >>
  2072. DOT11_FC1_MORE_FRAG_OFFSET;
  2073. /* more fragment bit if at offset bit 4 */
  2074. return frame_ctrl;
  2075. }
  2076. /**
  2077. * hal_rx_msdu_is_wlan_mcast_generic_be() - Check if the buffer is for
  2078. * multicast address
  2079. * @nbuf: Network buffer
  2080. *
  2081. * Return: flag to indicate whether the nbuf has MC/BC address
  2082. */
  2083. static inline uint32_t hal_rx_msdu_is_wlan_mcast_generic_be(qdf_nbuf_t nbuf)
  2084. {
  2085. uint8_t *buf = qdf_nbuf_data(nbuf);
  2086. return HAL_RX_TLV_IS_MCAST_GET(buf);;
  2087. }
  2088. /**
  2089. * hal_rx_msdu_start_msdu_len_set_be() - API to set the MSDU length
  2090. * from rx_msdu_start TLV
  2091. * @buf: pointer to the start of RX PKT TLV headers
  2092. * @len: msdu length
  2093. *
  2094. * Return: none
  2095. */
  2096. static inline void
  2097. hal_rx_msdu_start_msdu_len_set_be(uint8_t *buf, uint32_t len)
  2098. {
  2099. HAL_RX_TLV_MSDU_LEN_GET(buf) = len;
  2100. }
  2101. /**
  2102. * hal_rx_mpdu_start_mpdu_qos_control_valid_get_be() -
  2103. * Retrieve qos control valid bit from the tlv.
  2104. * @buf: pointer to rx pkt TLV.
  2105. *
  2106. * Return: qos control value.
  2107. */
  2108. static inline uint32_t
  2109. hal_rx_mpdu_start_mpdu_qos_control_valid_get_be(uint8_t *buf)
  2110. {
  2111. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2112. return HAL_RX_MPDU_INFO_QOS_CONTROL_VALID_GET(pkt_tlvs);
  2113. }
  2114. /**
  2115. * hal_rx_msdu_end_sa_sw_peer_id_get_be() - API to get the
  2116. * sa_sw_peer_id from rx_msdu_end TLV
  2117. * @buf: pointer to the start of RX PKT TLV headers
  2118. *
  2119. * Return: sa_sw_peer_id index
  2120. */
  2121. static inline uint32_t
  2122. hal_rx_msdu_end_sa_sw_peer_id_get_be(uint8_t *buf)
  2123. {
  2124. struct rx_pkt_tlvs *pkt_tlvs = (struct rx_pkt_tlvs *)buf;
  2125. hal_rx_msdu_end_t *msdu_end = &pkt_tlvs->msdu_end_tlv.rx_msdu_end;
  2126. return HAL_RX_MSDU_END_SA_SW_PEER_ID_GET(msdu_end);
  2127. }
  2128. #endif /* _HAL_BE_RX_TLV_H_ */