dp_li_rx.c 45 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "cdp_txrx_cmn_struct.h"
  20. #include "hal_hw_headers.h"
  21. #include "dp_types.h"
  22. #include "dp_rx.h"
  23. #include "dp_tx.h"
  24. #include "dp_li_rx.h"
  25. #include "dp_peer.h"
  26. #include "hal_rx.h"
  27. #include "hal_li_rx.h"
  28. #include "hal_api.h"
  29. #include "hal_li_api.h"
  30. #include "qdf_nbuf.h"
  31. #ifdef MESH_MODE_SUPPORT
  32. #include "if_meta_hdr.h"
  33. #endif
  34. #include "dp_internal.h"
  35. #include "dp_ipa.h"
  36. #ifdef WIFI_MONITOR_SUPPORT
  37. #include <dp_mon.h>
  38. #endif
  39. #ifdef FEATURE_WDS
  40. #include "dp_txrx_wds.h"
  41. #endif
  42. #include "dp_hist.h"
  43. #include "dp_rx_buffer_pool.h"
  44. #include "dp_li.h"
  45. static inline
  46. bool is_sa_da_idx_valid(uint32_t max_ast,
  47. qdf_nbuf_t nbuf, struct hal_rx_msdu_metadata msdu_info)
  48. {
  49. if ((qdf_nbuf_is_sa_valid(nbuf) && (msdu_info.sa_idx > max_ast)) ||
  50. (!qdf_nbuf_is_da_mcbc(nbuf) && qdf_nbuf_is_da_valid(nbuf) &&
  51. (msdu_info.da_idx > max_ast)))
  52. return false;
  53. return true;
  54. }
  55. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  56. #if defined(FEATURE_MCL_REPEATER) && defined(FEATURE_MEC)
  57. /**
  58. * dp_rx_mec_check_wrapper() - wrapper to dp_rx_mcast_echo_check
  59. * @soc: core DP main context
  60. * @txrx_peer: dp peer handler
  61. * @rx_tlv_hdr: start of the rx TLV header
  62. * @nbuf: pkt buffer
  63. *
  64. * Return: bool (true if it is a looped back pkt else false)
  65. */
  66. static inline bool dp_rx_mec_check_wrapper(struct dp_soc *soc,
  67. struct dp_txrx_peer *txrx_peer,
  68. uint8_t *rx_tlv_hdr,
  69. qdf_nbuf_t nbuf)
  70. {
  71. return dp_rx_mcast_echo_check(soc, txrx_peer, rx_tlv_hdr, nbuf);
  72. }
  73. #else
  74. static inline bool dp_rx_mec_check_wrapper(struct dp_soc *soc,
  75. struct dp_txrx_peer *txrx_peer,
  76. uint8_t *rx_tlv_hdr,
  77. qdf_nbuf_t nbuf)
  78. {
  79. return false;
  80. }
  81. #endif
  82. #endif
  83. #ifndef QCA_HOST_MODE_WIFI_DISABLE
  84. static bool
  85. dp_rx_intrabss_ucast_check_li(struct dp_soc *soc, qdf_nbuf_t nbuf,
  86. struct dp_txrx_peer *ta_txrx_peer,
  87. struct hal_rx_msdu_metadata *msdu_metadata,
  88. uint8_t *p_tx_vdev_id)
  89. {
  90. uint16_t da_peer_id;
  91. struct dp_txrx_peer *da_peer;
  92. struct dp_ast_entry *ast_entry;
  93. dp_txrx_ref_handle txrx_ref_handle = NULL;
  94. if (!qdf_nbuf_is_da_valid(nbuf) || qdf_nbuf_is_da_mcbc(nbuf))
  95. return false;
  96. ast_entry = soc->ast_table[msdu_metadata->da_idx];
  97. if (!ast_entry)
  98. return false;
  99. if (ast_entry->type == CDP_TXRX_AST_TYPE_DA) {
  100. ast_entry->is_active = TRUE;
  101. return false;
  102. }
  103. da_peer_id = ast_entry->peer_id;
  104. /* TA peer cannot be same as peer(DA) on which AST is present
  105. * this indicates a change in topology and that AST entries
  106. * are yet to be updated.
  107. */
  108. if (da_peer_id == ta_txrx_peer->peer_id ||
  109. da_peer_id == HTT_INVALID_PEER)
  110. return false;
  111. da_peer = dp_txrx_peer_get_ref_by_id(soc, da_peer_id,
  112. &txrx_ref_handle, DP_MOD_ID_RX);
  113. if (!da_peer)
  114. return false;
  115. *p_tx_vdev_id = da_peer->vdev->vdev_id;
  116. /* If the source or destination peer in the isolation
  117. * list then dont forward instead push to bridge stack.
  118. */
  119. if (dp_get_peer_isolation(ta_txrx_peer) ||
  120. dp_get_peer_isolation(da_peer) ||
  121. da_peer->vdev->vdev_id != ta_txrx_peer->vdev->vdev_id) {
  122. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  123. return false;
  124. }
  125. if (da_peer->bss_peer) {
  126. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  127. return false;
  128. }
  129. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  130. return true;
  131. }
  132. /*
  133. * dp_rx_intrabss_fwd_li() - Implements the Intra-BSS forwarding logic
  134. *
  135. * @soc: core txrx main context
  136. * @ta_txrx_peer : source peer entry
  137. * @rx_tlv_hdr : start address of rx tlvs
  138. * @nbuf : nbuf that has to be intrabss forwarded
  139. *
  140. * Return: bool: true if it is forwarded else false
  141. */
  142. static bool
  143. dp_rx_intrabss_fwd_li(struct dp_soc *soc,
  144. struct dp_txrx_peer *ta_txrx_peer,
  145. uint8_t *rx_tlv_hdr,
  146. qdf_nbuf_t nbuf,
  147. struct hal_rx_msdu_metadata msdu_metadata,
  148. struct cdp_tid_rx_stats *tid_stats)
  149. {
  150. uint8_t tx_vdev_id;
  151. /* if it is a broadcast pkt (eg: ARP) and it is not its own
  152. * source, then clone the pkt and send the cloned pkt for
  153. * intra BSS forwarding and original pkt up the network stack
  154. * Note: how do we handle multicast pkts. do we forward
  155. * all multicast pkts as is or let a higher layer module
  156. * like igmpsnoop decide whether to forward or not with
  157. * Mcast enhancement.
  158. */
  159. if (qdf_nbuf_is_da_mcbc(nbuf) && !ta_txrx_peer->bss_peer)
  160. return dp_rx_intrabss_mcbc_fwd(soc, ta_txrx_peer, rx_tlv_hdr,
  161. nbuf, tid_stats, 0);
  162. if (dp_rx_intrabss_eapol_drop_check(soc, ta_txrx_peer, rx_tlv_hdr,
  163. nbuf))
  164. return true;
  165. if (dp_rx_intrabss_ucast_check_li(soc, nbuf, ta_txrx_peer,
  166. &msdu_metadata, &tx_vdev_id))
  167. return dp_rx_intrabss_ucast_fwd(soc, ta_txrx_peer, tx_vdev_id,
  168. rx_tlv_hdr, nbuf, tid_stats,
  169. 0);
  170. return false;
  171. }
  172. #endif
  173. uint32_t dp_rx_process_li(struct dp_intr *int_ctx,
  174. hal_ring_handle_t hal_ring_hdl, uint8_t reo_ring_num,
  175. uint32_t quota)
  176. {
  177. hal_ring_desc_t ring_desc;
  178. hal_ring_desc_t last_prefetched_hw_desc;
  179. hal_soc_handle_t hal_soc;
  180. struct dp_rx_desc *rx_desc = NULL;
  181. struct dp_rx_desc *last_prefetched_sw_desc = NULL;
  182. qdf_nbuf_t nbuf, next;
  183. bool near_full;
  184. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT];
  185. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT];
  186. uint32_t num_pending = 0;
  187. uint32_t rx_bufs_used = 0, rx_buf_cookie;
  188. uint16_t msdu_len = 0;
  189. uint16_t peer_id;
  190. uint8_t vdev_id;
  191. struct dp_txrx_peer *txrx_peer;
  192. dp_txrx_ref_handle txrx_ref_handle = NULL;
  193. struct dp_vdev *vdev;
  194. uint32_t pkt_len = 0;
  195. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  196. struct hal_rx_msdu_desc_info msdu_desc_info;
  197. enum hal_reo_error_status error;
  198. uint32_t peer_mdata;
  199. uint8_t *rx_tlv_hdr;
  200. uint32_t rx_bufs_reaped[MAX_PDEV_CNT];
  201. uint8_t mac_id = 0;
  202. struct dp_pdev *rx_pdev;
  203. struct dp_srng *dp_rxdma_srng;
  204. struct rx_desc_pool *rx_desc_pool;
  205. struct dp_soc *soc = int_ctx->soc;
  206. struct cdp_tid_rx_stats *tid_stats;
  207. qdf_nbuf_t nbuf_head;
  208. qdf_nbuf_t nbuf_tail;
  209. qdf_nbuf_t deliver_list_head;
  210. qdf_nbuf_t deliver_list_tail;
  211. uint32_t num_rx_bufs_reaped = 0;
  212. uint32_t intr_id;
  213. struct hif_opaque_softc *scn;
  214. int32_t tid = 0;
  215. bool is_prev_msdu_last = true;
  216. uint32_t rx_ol_pkt_cnt = 0;
  217. uint32_t num_entries = 0;
  218. struct hal_rx_msdu_metadata msdu_metadata;
  219. QDF_STATUS status;
  220. qdf_nbuf_t ebuf_head;
  221. qdf_nbuf_t ebuf_tail;
  222. uint8_t pkt_capture_offload = 0;
  223. int max_reap_limit;
  224. uint32_t old_tid;
  225. uint32_t peer_ext_stats;
  226. uint32_t dsf;
  227. uint32_t max_ast;
  228. uint64_t current_time = 0;
  229. DP_HIST_INIT();
  230. qdf_assert_always(soc && hal_ring_hdl);
  231. hal_soc = soc->hal_soc;
  232. qdf_assert_always(hal_soc);
  233. scn = soc->hif_handle;
  234. intr_id = int_ctx->dp_intr_id;
  235. num_entries = hal_srng_get_num_entries(hal_soc, hal_ring_hdl);
  236. dp_runtime_pm_mark_last_busy(soc);
  237. more_data:
  238. /* reset local variables here to be re-used in the function */
  239. nbuf_head = NULL;
  240. nbuf_tail = NULL;
  241. deliver_list_head = NULL;
  242. deliver_list_tail = NULL;
  243. txrx_peer = NULL;
  244. vdev = NULL;
  245. num_rx_bufs_reaped = 0;
  246. ebuf_head = NULL;
  247. ebuf_tail = NULL;
  248. max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  249. qdf_mem_zero(rx_bufs_reaped, sizeof(rx_bufs_reaped));
  250. qdf_mem_zero(&mpdu_desc_info, sizeof(mpdu_desc_info));
  251. qdf_mem_zero(&msdu_desc_info, sizeof(msdu_desc_info));
  252. qdf_mem_zero(head, sizeof(head));
  253. qdf_mem_zero(tail, sizeof(tail));
  254. old_tid = 0xff;
  255. dsf = 0;
  256. peer_ext_stats = 0;
  257. max_ast = 0;
  258. rx_pdev = NULL;
  259. tid_stats = NULL;
  260. dp_pkt_get_timestamp(&current_time);
  261. if (qdf_unlikely(dp_rx_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  262. /*
  263. * Need API to convert from hal_ring pointer to
  264. * Ring Type / Ring Id combo
  265. */
  266. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  267. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  268. FL("HAL RING Access Failed -- %pK"), hal_ring_hdl);
  269. goto done;
  270. }
  271. if (!num_pending)
  272. num_pending = hal_srng_dst_num_valid(hal_soc, hal_ring_hdl, 0);
  273. dp_srng_dst_inv_cached_descs(soc, hal_ring_hdl, num_pending);
  274. if (num_pending > quota)
  275. num_pending = quota;
  276. last_prefetched_hw_desc = dp_srng_dst_prefetch(hal_soc, hal_ring_hdl,
  277. num_pending);
  278. peer_ext_stats = wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx);
  279. max_ast = wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx);
  280. /*
  281. * start reaping the buffers from reo ring and queue
  282. * them in per vdev queue.
  283. * Process the received pkts in a different per vdev loop.
  284. */
  285. while (qdf_likely(num_pending)) {
  286. ring_desc = dp_srng_dst_get_next(soc, hal_ring_hdl);
  287. if (qdf_unlikely(!ring_desc))
  288. break;
  289. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  290. if (qdf_unlikely(error == HAL_REO_ERROR_DETECTED)) {
  291. dp_rx_err("%pK: HAL RING 0x%pK:error %d",
  292. soc, hal_ring_hdl, error);
  293. DP_STATS_INC(soc, rx.err.hal_reo_error[reo_ring_num],
  294. 1);
  295. /* Don't know how to deal with this -- assert */
  296. qdf_assert(0);
  297. }
  298. dp_rx_ring_record_entry(soc, reo_ring_num, ring_desc);
  299. rx_buf_cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  300. status = dp_rx_cookie_check_and_invalidate(ring_desc);
  301. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  302. DP_STATS_INC(soc, rx.err.stale_cookie, 1);
  303. break;
  304. }
  305. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, rx_buf_cookie);
  306. status = dp_rx_desc_sanity(soc, hal_soc, hal_ring_hdl,
  307. ring_desc, rx_desc);
  308. if (QDF_IS_STATUS_ERROR(status)) {
  309. if (qdf_unlikely(rx_desc && rx_desc->nbuf)) {
  310. qdf_assert_always(!rx_desc->unmapped);
  311. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  312. rx_desc->unmapped = 1;
  313. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  314. rx_desc->pool_id);
  315. dp_rx_add_to_free_desc_list(
  316. &head[rx_desc->pool_id],
  317. &tail[rx_desc->pool_id],
  318. rx_desc);
  319. }
  320. continue;
  321. }
  322. /*
  323. * this is a unlikely scenario where the host is reaping
  324. * a descriptor which it already reaped just a while ago
  325. * but is yet to replenish it back to HW.
  326. * In this case host will dump the last 128 descriptors
  327. * including the software descriptor rx_desc and assert.
  328. */
  329. if (qdf_unlikely(!rx_desc->in_use)) {
  330. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  331. dp_info_rl("Reaping rx_desc not in use!");
  332. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  333. ring_desc, rx_desc);
  334. /* ignore duplicate RX desc and continue to process */
  335. /* Pop out the descriptor */
  336. continue;
  337. }
  338. status = dp_rx_desc_nbuf_sanity_check(soc, ring_desc, rx_desc);
  339. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  340. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  341. dp_info_rl("Nbuf sanity check failure!");
  342. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  343. ring_desc, rx_desc);
  344. rx_desc->in_err_state = 1;
  345. continue;
  346. }
  347. if (qdf_unlikely(!dp_rx_desc_check_magic(rx_desc))) {
  348. dp_err("Invalid rx_desc cookie=%d", rx_buf_cookie);
  349. DP_STATS_INC(soc, rx.err.rx_desc_invalid_magic, 1);
  350. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  351. ring_desc, rx_desc);
  352. }
  353. /* Get MPDU DESC info */
  354. hal_rx_mpdu_desc_info_get_li(ring_desc, &mpdu_desc_info);
  355. /* Get MSDU DESC info */
  356. hal_rx_msdu_desc_info_get_li(ring_desc, &msdu_desc_info);
  357. if (qdf_unlikely(msdu_desc_info.msdu_flags &
  358. HAL_MSDU_F_MSDU_CONTINUATION)) {
  359. /* previous msdu has end bit set, so current one is
  360. * the new MPDU
  361. */
  362. if (is_prev_msdu_last) {
  363. /* For new MPDU check if we can read complete
  364. * MPDU by comparing the number of buffers
  365. * available and number of buffers needed to
  366. * reap this MPDU
  367. */
  368. if ((msdu_desc_info.msdu_len /
  369. (RX_DATA_BUFFER_SIZE -
  370. soc->rx_pkt_tlv_size) + 1) >
  371. num_pending) {
  372. DP_STATS_INC(soc,
  373. rx.msdu_scatter_wait_break,
  374. 1);
  375. dp_rx_cookie_reset_invalid_bit(
  376. ring_desc);
  377. /* As we are going to break out of the
  378. * loop because of unavailability of
  379. * descs to form complete SG, we need to
  380. * reset the TP in the REO destination
  381. * ring.
  382. */
  383. hal_srng_dst_dec_tp(hal_soc,
  384. hal_ring_hdl);
  385. break;
  386. }
  387. is_prev_msdu_last = false;
  388. }
  389. }
  390. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_RETRY_BIT)
  391. qdf_nbuf_set_rx_retry_flag(rx_desc->nbuf, 1);
  392. if (qdf_unlikely(mpdu_desc_info.mpdu_flags &
  393. HAL_MPDU_F_RAW_AMPDU))
  394. qdf_nbuf_set_raw_frame(rx_desc->nbuf, 1);
  395. if (!is_prev_msdu_last &&
  396. !(msdu_desc_info.msdu_flags & HAL_MSDU_F_MSDU_CONTINUATION))
  397. is_prev_msdu_last = true;
  398. rx_bufs_reaped[rx_desc->pool_id]++;
  399. peer_mdata = mpdu_desc_info.peer_meta_data;
  400. QDF_NBUF_CB_RX_PEER_ID(rx_desc->nbuf) =
  401. dp_rx_peer_metadata_peer_id_get_li(soc, peer_mdata);
  402. QDF_NBUF_CB_RX_VDEV_ID(rx_desc->nbuf) =
  403. DP_PEER_METADATA_VDEV_ID_GET_LI(peer_mdata);
  404. /* to indicate whether this msdu is rx offload */
  405. pkt_capture_offload =
  406. DP_PEER_METADATA_OFFLOAD_GET_LI(peer_mdata);
  407. /*
  408. * save msdu flags first, last and continuation msdu in
  409. * nbuf->cb, also save mcbc, is_da_valid, is_sa_valid and
  410. * length to nbuf->cb. This ensures the info required for
  411. * per pkt processing is always in the same cache line.
  412. * This helps in improving throughput for smaller pkt
  413. * sizes.
  414. */
  415. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_FIRST_MSDU_IN_MPDU)
  416. qdf_nbuf_set_rx_chfrag_start(rx_desc->nbuf, 1);
  417. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_MSDU_CONTINUATION)
  418. qdf_nbuf_set_rx_chfrag_cont(rx_desc->nbuf, 1);
  419. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_LAST_MSDU_IN_MPDU)
  420. qdf_nbuf_set_rx_chfrag_end(rx_desc->nbuf, 1);
  421. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_DA_IS_MCBC)
  422. qdf_nbuf_set_da_mcbc(rx_desc->nbuf, 1);
  423. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_DA_IS_VALID)
  424. qdf_nbuf_set_da_valid(rx_desc->nbuf, 1);
  425. if (msdu_desc_info.msdu_flags & HAL_MSDU_F_SA_IS_VALID)
  426. qdf_nbuf_set_sa_valid(rx_desc->nbuf, 1);
  427. qdf_nbuf_set_tid_val(rx_desc->nbuf,
  428. HAL_RX_REO_QUEUE_NUMBER_GET(ring_desc));
  429. /* set reo dest indication */
  430. qdf_nbuf_set_rx_reo_dest_ind_or_sw_excpt(
  431. rx_desc->nbuf,
  432. HAL_RX_REO_MSDU_REO_DST_IND_GET(ring_desc));
  433. QDF_NBUF_CB_RX_PKT_LEN(rx_desc->nbuf) = msdu_desc_info.msdu_len;
  434. QDF_NBUF_CB_RX_CTX_ID(rx_desc->nbuf) = reo_ring_num;
  435. /*
  436. * move unmap after scattered msdu waiting break logic
  437. * in case double skb unmap happened.
  438. */
  439. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  440. rx_desc->unmapped = 1;
  441. DP_RX_PROCESS_NBUF(soc, nbuf_head, nbuf_tail, ebuf_head,
  442. ebuf_tail, rx_desc);
  443. quota -= 1;
  444. num_pending -= 1;
  445. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  446. &tail[rx_desc->pool_id], rx_desc);
  447. num_rx_bufs_reaped++;
  448. dp_rx_prefetch_hw_sw_nbuf_desc(soc, hal_soc, num_pending,
  449. hal_ring_hdl,
  450. &last_prefetched_hw_desc,
  451. &last_prefetched_sw_desc);
  452. /*
  453. * only if complete msdu is received for scatter case,
  454. * then allow break.
  455. */
  456. if (is_prev_msdu_last &&
  457. dp_rx_reap_loop_pkt_limit_hit(soc, num_rx_bufs_reaped,
  458. max_reap_limit))
  459. break;
  460. }
  461. done:
  462. dp_rx_srng_access_end(int_ctx, soc, hal_ring_hdl);
  463. dp_rx_per_core_stats_update(soc, reo_ring_num, num_rx_bufs_reaped);
  464. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  465. /*
  466. * continue with next mac_id if no pkts were reaped
  467. * from that pool
  468. */
  469. if (!rx_bufs_reaped[mac_id])
  470. continue;
  471. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  472. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  473. dp_rx_buffers_replenish_simple(soc, mac_id, dp_rxdma_srng,
  474. rx_desc_pool,
  475. rx_bufs_reaped[mac_id],
  476. &head[mac_id], &tail[mac_id]);
  477. }
  478. dp_verbose_debug("replenished %u\n", rx_bufs_reaped[0]);
  479. /* Peer can be NULL is case of LFR */
  480. if (qdf_likely(txrx_peer))
  481. vdev = NULL;
  482. /*
  483. * BIG loop where each nbuf is dequeued from global queue,
  484. * processed and queued back on a per vdev basis. These nbufs
  485. * are sent to stack as and when we run out of nbufs
  486. * or a new nbuf dequeued from global queue has a different
  487. * vdev when compared to previous nbuf.
  488. */
  489. nbuf = nbuf_head;
  490. while (nbuf) {
  491. next = nbuf->next;
  492. dp_rx_prefetch_nbuf_data(nbuf, next);
  493. if (qdf_unlikely(dp_rx_is_raw_frame_dropped(nbuf))) {
  494. nbuf = next;
  495. DP_STATS_INC(soc, rx.err.raw_frm_drop, 1);
  496. continue;
  497. }
  498. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  499. vdev_id = QDF_NBUF_CB_RX_VDEV_ID(nbuf);
  500. peer_id = QDF_NBUF_CB_RX_PEER_ID(nbuf);
  501. if (dp_rx_is_list_ready(deliver_list_head, vdev, txrx_peer,
  502. peer_id, vdev_id)) {
  503. dp_rx_deliver_to_stack(soc, vdev, txrx_peer,
  504. deliver_list_head,
  505. deliver_list_tail);
  506. deliver_list_head = NULL;
  507. deliver_list_tail = NULL;
  508. }
  509. /* Get TID from struct cb->tid_val, save to tid */
  510. if (qdf_nbuf_is_rx_chfrag_start(nbuf))
  511. tid = qdf_nbuf_get_tid_val(nbuf);
  512. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS)) {
  513. DP_STATS_INC(soc, rx.err.rx_invalid_tid_err, 1);
  514. dp_rx_nbuf_free(nbuf);
  515. nbuf = next;
  516. continue;
  517. }
  518. if (qdf_unlikely(!txrx_peer)) {
  519. txrx_peer =
  520. dp_rx_get_txrx_peer_and_vdev(soc, nbuf, peer_id,
  521. &txrx_ref_handle,
  522. pkt_capture_offload,
  523. &vdev,
  524. &rx_pdev, &dsf,
  525. &old_tid);
  526. if (qdf_unlikely(!txrx_peer) || qdf_unlikely(!vdev)) {
  527. nbuf = next;
  528. continue;
  529. }
  530. } else if (txrx_peer && txrx_peer->peer_id != peer_id) {
  531. dp_txrx_peer_unref_delete(txrx_ref_handle,
  532. DP_MOD_ID_RX);
  533. txrx_peer =
  534. dp_rx_get_txrx_peer_and_vdev(soc, nbuf, peer_id,
  535. &txrx_ref_handle,
  536. pkt_capture_offload,
  537. &vdev,
  538. &rx_pdev, &dsf,
  539. &old_tid);
  540. if (qdf_unlikely(!txrx_peer) || qdf_unlikely(!vdev)) {
  541. nbuf = next;
  542. continue;
  543. }
  544. }
  545. if (txrx_peer) {
  546. QDF_NBUF_CB_DP_TRACE_PRINT(nbuf) = false;
  547. qdf_dp_trace_set_track(nbuf, QDF_RX);
  548. QDF_NBUF_CB_RX_DP_TRACE(nbuf) = 1;
  549. QDF_NBUF_CB_RX_PACKET_TRACK(nbuf) =
  550. QDF_NBUF_RX_PKT_DATA_TRACK;
  551. }
  552. rx_bufs_used++;
  553. /* when hlos tid override is enabled, save tid in
  554. * skb->priority
  555. */
  556. if (qdf_unlikely(vdev->skip_sw_tid_classification &
  557. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED))
  558. qdf_nbuf_set_priority(nbuf, tid);
  559. DP_RX_TID_SAVE(nbuf, tid);
  560. if (qdf_unlikely(dsf) || qdf_unlikely(peer_ext_stats) ||
  561. dp_rx_pkt_tracepoints_enabled())
  562. qdf_nbuf_set_timestamp(nbuf);
  563. if (qdf_likely(old_tid != tid)) {
  564. tid_stats =
  565. &rx_pdev->stats.tid_stats.tid_rx_stats[reo_ring_num][tid];
  566. old_tid = tid;
  567. }
  568. /*
  569. * Check if DMA completed -- msdu_done is the last bit
  570. * to be written
  571. */
  572. if (qdf_likely(!qdf_nbuf_is_rx_chfrag_cont(nbuf))) {
  573. if (qdf_unlikely(!hal_rx_attn_msdu_done_get_li(
  574. rx_tlv_hdr))) {
  575. dp_err_rl("MSDU DONE failure");
  576. DP_STATS_INC(soc, rx.err.msdu_done_fail, 1);
  577. hal_rx_dump_pkt_tlvs(hal_soc, rx_tlv_hdr,
  578. QDF_TRACE_LEVEL_INFO);
  579. tid_stats->fail_cnt[MSDU_DONE_FAILURE]++;
  580. qdf_assert(0);
  581. dp_rx_nbuf_free(nbuf);
  582. nbuf = next;
  583. continue;
  584. } else if (qdf_unlikely(hal_rx_attn_msdu_len_err_get_li(
  585. rx_tlv_hdr))) {
  586. DP_STATS_INC(soc, rx.err.msdu_len_err, 1);
  587. dp_rx_nbuf_free(nbuf);
  588. nbuf = next;
  589. continue;
  590. }
  591. }
  592. DP_HIST_PACKET_COUNT_INC(vdev->pdev->pdev_id);
  593. /*
  594. * First IF condition:
  595. * 802.11 Fragmented pkts are reinjected to REO
  596. * HW block as SG pkts and for these pkts we only
  597. * need to pull the RX TLVS header length.
  598. * Second IF condition:
  599. * The below condition happens when an MSDU is spread
  600. * across multiple buffers. This can happen in two cases
  601. * 1. The nbuf size is smaller then the received msdu.
  602. * ex: we have set the nbuf size to 2048 during
  603. * nbuf_alloc. but we received an msdu which is
  604. * 2304 bytes in size then this msdu is spread
  605. * across 2 nbufs.
  606. *
  607. * 2. AMSDUs when RAW mode is enabled.
  608. * ex: 1st MSDU is in 1st nbuf and 2nd MSDU is spread
  609. * across 1st nbuf and 2nd nbuf and last MSDU is
  610. * spread across 2nd nbuf and 3rd nbuf.
  611. *
  612. * for these scenarios let us create a skb frag_list and
  613. * append these buffers till the last MSDU of the AMSDU
  614. * Third condition:
  615. * This is the most likely case, we receive 802.3 pkts
  616. * decapsulated by HW, here we need to set the pkt length.
  617. */
  618. hal_rx_msdu_metadata_get(hal_soc, rx_tlv_hdr, &msdu_metadata);
  619. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  620. bool is_mcbc, is_sa_vld, is_da_vld;
  621. is_mcbc = hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  622. rx_tlv_hdr);
  623. is_sa_vld =
  624. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  625. rx_tlv_hdr);
  626. is_da_vld =
  627. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  628. rx_tlv_hdr);
  629. qdf_nbuf_set_da_mcbc(nbuf, is_mcbc);
  630. qdf_nbuf_set_da_valid(nbuf, is_da_vld);
  631. qdf_nbuf_set_sa_valid(nbuf, is_sa_vld);
  632. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  633. } else if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  634. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  635. nbuf = dp_rx_sg_create(soc, nbuf);
  636. next = nbuf->next;
  637. if (qdf_nbuf_is_raw_frame(nbuf)) {
  638. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  639. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  640. rx.raw, 1,
  641. msdu_len,
  642. 0);
  643. } else {
  644. DP_STATS_INC(soc, rx.err.scatter_msdu, 1);
  645. if (!dp_rx_is_sg_supported()) {
  646. dp_rx_nbuf_free(nbuf);
  647. dp_info_rl("sg msdu len %d, dropped",
  648. msdu_len);
  649. nbuf = next;
  650. continue;
  651. }
  652. }
  653. } else {
  654. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  655. pkt_len = msdu_len +
  656. msdu_metadata.l3_hdr_pad +
  657. soc->rx_pkt_tlv_size;
  658. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  659. dp_rx_skip_tlvs(soc, nbuf, msdu_metadata.l3_hdr_pad);
  660. }
  661. dp_rx_send_pktlog(soc, rx_pdev, nbuf, QDF_TX_RX_STATUS_OK);
  662. /*
  663. * process frame for mulitpass phrase processing
  664. */
  665. if (qdf_unlikely(vdev->multipass_en)) {
  666. if (dp_rx_multipass_process(txrx_peer, nbuf,
  667. tid) == false) {
  668. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  669. rx.multipass_rx_pkt_drop,
  670. 1, 0);
  671. dp_rx_nbuf_free(nbuf);
  672. nbuf = next;
  673. continue;
  674. }
  675. }
  676. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  677. dp_rx_err("%pK: Policy Check Drop pkt", soc);
  678. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  679. rx.policy_check_drop,
  680. 1, 0);
  681. tid_stats->fail_cnt[POLICY_CHECK_DROP]++;
  682. /* Drop & free packet */
  683. dp_rx_nbuf_free(nbuf);
  684. /* Statistics */
  685. nbuf = next;
  686. continue;
  687. }
  688. if (qdf_unlikely(txrx_peer && (txrx_peer->nawds_enabled) &&
  689. (qdf_nbuf_is_da_mcbc(nbuf)) &&
  690. (hal_rx_get_mpdu_mac_ad4_valid(soc->hal_soc,
  691. rx_tlv_hdr) ==
  692. false))) {
  693. tid_stats->fail_cnt[NAWDS_MCAST_DROP]++;
  694. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  695. rx.nawds_mcast_drop,
  696. 1, 0);
  697. dp_rx_nbuf_free(nbuf);
  698. nbuf = next;
  699. continue;
  700. }
  701. /*
  702. * Drop non-EAPOL frames from unauthorized peer.
  703. */
  704. if (qdf_likely(txrx_peer) &&
  705. qdf_unlikely(!txrx_peer->authorize) &&
  706. !qdf_nbuf_is_raw_frame(nbuf)) {
  707. bool is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  708. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  709. if (!is_eapol) {
  710. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  711. rx.peer_unauth_rx_pkt_drop,
  712. 1, 0);
  713. dp_rx_nbuf_free(nbuf);
  714. nbuf = next;
  715. continue;
  716. }
  717. }
  718. if (soc->process_rx_status)
  719. dp_rx_cksum_offload(vdev->pdev, nbuf, rx_tlv_hdr);
  720. /* Update the protocol tag in SKB based on CCE metadata */
  721. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  722. reo_ring_num, false, true);
  723. /* Update the flow tag in SKB based on FSE metadata */
  724. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  725. dp_rx_msdu_stats_update(soc, nbuf, rx_tlv_hdr, txrx_peer,
  726. reo_ring_num, tid_stats, 0);
  727. if (qdf_unlikely(vdev->mesh_vdev)) {
  728. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  729. == QDF_STATUS_SUCCESS) {
  730. dp_rx_info("%pK: mesh pkt filtered", soc);
  731. tid_stats->fail_cnt[MESH_FILTER_DROP]++;
  732. DP_STATS_INC(vdev->pdev, dropped.mesh_filter,
  733. 1);
  734. dp_rx_nbuf_free(nbuf);
  735. nbuf = next;
  736. continue;
  737. }
  738. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr,
  739. txrx_peer);
  740. }
  741. if (qdf_likely(vdev->rx_decap_type ==
  742. htt_cmn_pkt_type_ethernet) &&
  743. qdf_likely(!vdev->mesh_vdev)) {
  744. /* Due to HW issue, sometimes we see that the sa_idx
  745. * and da_idx are invalid with sa_valid and da_valid
  746. * bits set
  747. *
  748. * in this case we also see that value of
  749. * sa_sw_peer_id is set as 0
  750. *
  751. * Drop the packet if sa_idx and da_idx OOB or
  752. * sa_sw_peerid is 0
  753. */
  754. if (!is_sa_da_idx_valid(max_ast, nbuf,
  755. msdu_metadata)) {
  756. dp_rx_nbuf_free(nbuf);
  757. nbuf = next;
  758. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  759. continue;
  760. }
  761. if (qdf_unlikely(dp_rx_mec_check_wrapper(soc,
  762. txrx_peer,
  763. rx_tlv_hdr,
  764. nbuf))) {
  765. /* this is a looped back MCBC pkt,drop it */
  766. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  767. rx.mec_drop, 1,
  768. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  769. 0);
  770. dp_rx_nbuf_free(nbuf);
  771. nbuf = next;
  772. continue;
  773. }
  774. /* WDS Source Port Learning */
  775. if (qdf_likely(vdev->wds_enabled))
  776. dp_rx_wds_srcport_learn(soc,
  777. rx_tlv_hdr,
  778. txrx_peer,
  779. nbuf,
  780. msdu_metadata);
  781. /* Intrabss-fwd */
  782. if (dp_rx_check_ap_bridge(vdev))
  783. if (dp_rx_intrabss_fwd_li(soc, txrx_peer,
  784. rx_tlv_hdr,
  785. nbuf,
  786. msdu_metadata,
  787. tid_stats)) {
  788. nbuf = next;
  789. tid_stats->intrabss_cnt++;
  790. continue; /* Get next desc */
  791. }
  792. }
  793. dp_rx_fill_gro_info(soc, rx_tlv_hdr, nbuf, &rx_ol_pkt_cnt);
  794. dp_rx_mark_first_packet_after_wow_wakeup(vdev->pdev, rx_tlv_hdr,
  795. nbuf);
  796. dp_rx_update_stats(soc, nbuf);
  797. dp_pkt_add_timestamp(txrx_peer->vdev, QDF_PKT_RX_DRIVER_ENTRY,
  798. current_time, nbuf);
  799. DP_RX_LIST_APPEND(deliver_list_head,
  800. deliver_list_tail,
  801. nbuf);
  802. DP_PEER_STATS_FLAT_INC_PKT(txrx_peer, to_stack, 1,
  803. QDF_NBUF_CB_RX_PKT_LEN(nbuf));
  804. if (qdf_unlikely(txrx_peer->in_twt))
  805. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  806. rx.to_stack_twt, 1,
  807. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  808. 0);
  809. tid_stats->delivered_to_stack++;
  810. nbuf = next;
  811. }
  812. DP_RX_DELIVER_TO_STACK(soc, vdev, txrx_peer, peer_id,
  813. pkt_capture_offload,
  814. deliver_list_head,
  815. deliver_list_tail);
  816. if (qdf_likely(txrx_peer))
  817. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  818. if (dp_rx_enable_eol_data_check(soc) && rx_bufs_used) {
  819. if (quota) {
  820. num_pending =
  821. dp_rx_srng_get_num_pending(hal_soc,
  822. hal_ring_hdl,
  823. num_entries,
  824. &near_full);
  825. if (num_pending) {
  826. DP_STATS_INC(soc, rx.hp_oos2, 1);
  827. if (!hif_exec_should_yield(scn, intr_id))
  828. goto more_data;
  829. if (qdf_unlikely(near_full)) {
  830. DP_STATS_INC(soc, rx.near_full, 1);
  831. goto more_data;
  832. }
  833. }
  834. }
  835. if (vdev && vdev->osif_fisa_flush)
  836. vdev->osif_fisa_flush(soc, reo_ring_num);
  837. if (vdev && vdev->osif_gro_flush && rx_ol_pkt_cnt) {
  838. vdev->osif_gro_flush(vdev->osif_vdev,
  839. reo_ring_num);
  840. }
  841. }
  842. /* Update histogram statistics by looping through pdev's */
  843. DP_RX_HIST_STATS_PER_PDEV();
  844. return rx_bufs_used; /* Assume no scale factor for now */
  845. }
  846. QDF_STATUS dp_rx_desc_pool_init_li(struct dp_soc *soc,
  847. struct rx_desc_pool *rx_desc_pool,
  848. uint32_t pool_id)
  849. {
  850. return dp_rx_desc_pool_init_generic(soc, rx_desc_pool, pool_id);
  851. }
  852. void dp_rx_desc_pool_deinit_li(struct dp_soc *soc,
  853. struct rx_desc_pool *rx_desc_pool,
  854. uint32_t pool_id)
  855. {
  856. }
  857. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_li(
  858. struct dp_soc *soc,
  859. void *ring_desc,
  860. struct dp_rx_desc **r_rx_desc)
  861. {
  862. struct hal_buf_info buf_info = {0};
  863. hal_soc_handle_t hal_soc = soc->hal_soc;
  864. /* only cookie and rbm will be valid in buf_info */
  865. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  866. &buf_info);
  867. if (qdf_unlikely(buf_info.rbm !=
  868. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id))) {
  869. /* TODO */
  870. /* Call appropriate handler */
  871. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  872. dp_rx_err("%pK: Invalid RBM %d", soc, buf_info.rbm);
  873. return QDF_STATUS_E_INVAL;
  874. }
  875. if (!dp_rx_is_sw_cookie_valid(soc, buf_info.sw_cookie)) {
  876. dp_rx_err("invalid sw_cookie 0x%x", buf_info.sw_cookie);
  877. return QDF_STATUS_E_INVAL;
  878. }
  879. *r_rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, buf_info.sw_cookie);
  880. return QDF_STATUS_SUCCESS;
  881. }
  882. bool dp_rx_chain_msdus_li(struct dp_soc *soc, qdf_nbuf_t nbuf,
  883. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  884. {
  885. bool mpdu_done = false;
  886. qdf_nbuf_t curr_nbuf = NULL;
  887. qdf_nbuf_t tmp_nbuf = NULL;
  888. /* TODO: Currently only single radio is supported, hence
  889. * pdev hard coded to '0' index
  890. */
  891. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  892. if (!dp_pdev) {
  893. dp_rx_debug("%pK: pdev is null for mac_id = %d", soc, mac_id);
  894. return mpdu_done;
  895. }
  896. /* if invalid peer SG list has max values free the buffers in list
  897. * and treat current buffer as start of list
  898. *
  899. * current logic to detect the last buffer from attn_tlv is not reliable
  900. * in OFDMA UL scenario hence add max buffers check to avoid list pile
  901. * up
  902. */
  903. if (!dp_pdev->first_nbuf ||
  904. (dp_pdev->invalid_peer_head_msdu &&
  905. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST
  906. (dp_pdev->invalid_peer_head_msdu) >= DP_MAX_INVALID_BUFFERS)) {
  907. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  908. dp_pdev->ppdu_id = hal_rx_get_ppdu_id(soc->hal_soc,
  909. rx_tlv_hdr);
  910. dp_pdev->first_nbuf = true;
  911. /* If the new nbuf received is the first msdu of the
  912. * amsdu and there are msdus in the invalid peer msdu
  913. * list, then let us free all the msdus of the invalid
  914. * peer msdu list.
  915. * This scenario can happen when we start receiving
  916. * new a-msdu even before the previous a-msdu is completely
  917. * received.
  918. */
  919. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  920. while (curr_nbuf) {
  921. tmp_nbuf = curr_nbuf->next;
  922. dp_rx_nbuf_free(curr_nbuf);
  923. curr_nbuf = tmp_nbuf;
  924. }
  925. dp_pdev->invalid_peer_head_msdu = NULL;
  926. dp_pdev->invalid_peer_tail_msdu = NULL;
  927. dp_monitor_get_mpdu_status(dp_pdev, soc, rx_tlv_hdr);
  928. }
  929. if (dp_pdev->ppdu_id == hal_rx_attn_phy_ppdu_id_get(soc->hal_soc,
  930. rx_tlv_hdr) &&
  931. hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  932. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  933. qdf_assert_always(dp_pdev->first_nbuf);
  934. dp_pdev->first_nbuf = false;
  935. mpdu_done = true;
  936. }
  937. /*
  938. * For MCL, invalid_peer_head_msdu and invalid_peer_tail_msdu
  939. * should be NULL here, add the checking for debugging purpose
  940. * in case some corner case.
  941. */
  942. DP_PDEV_INVALID_PEER_MSDU_CHECK(dp_pdev->invalid_peer_head_msdu,
  943. dp_pdev->invalid_peer_tail_msdu);
  944. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  945. dp_pdev->invalid_peer_tail_msdu,
  946. nbuf);
  947. return mpdu_done;
  948. }
  949. qdf_nbuf_t
  950. dp_rx_wbm_err_reap_desc_li(struct dp_intr *int_ctx, struct dp_soc *soc,
  951. hal_ring_handle_t hal_ring_hdl, uint32_t quota,
  952. uint32_t *rx_bufs_used)
  953. {
  954. hal_ring_desc_t ring_desc;
  955. hal_soc_handle_t hal_soc;
  956. struct dp_rx_desc *rx_desc;
  957. union dp_rx_desc_list_elem_t
  958. *head[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { NULL } };
  959. union dp_rx_desc_list_elem_t
  960. *tail[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { NULL } };
  961. uint32_t rx_bufs_reaped[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { 0 } };
  962. uint8_t buf_type;
  963. uint8_t mac_id;
  964. struct dp_srng *dp_rxdma_srng;
  965. struct rx_desc_pool *rx_desc_pool;
  966. qdf_nbuf_t nbuf_head = NULL;
  967. qdf_nbuf_t nbuf_tail = NULL;
  968. qdf_nbuf_t nbuf;
  969. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  970. uint8_t msdu_continuation = 0;
  971. bool process_sg_buf = false;
  972. uint32_t wbm_err_src;
  973. QDF_STATUS status;
  974. struct dp_soc *replenish_soc;
  975. uint8_t chip_id;
  976. struct hal_rx_mpdu_desc_info mpdu_desc_info = { 0 };
  977. qdf_assert(soc && hal_ring_hdl);
  978. hal_soc = soc->hal_soc;
  979. qdf_assert(hal_soc);
  980. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  981. /* TODO */
  982. /*
  983. * Need API to convert from hal_ring pointer to
  984. * Ring Type / Ring Id combo
  985. */
  986. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  987. soc, hal_ring_hdl);
  988. goto done;
  989. }
  990. while (qdf_likely(quota)) {
  991. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  992. if (qdf_unlikely(!ring_desc))
  993. break;
  994. /* XXX */
  995. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  996. /*
  997. * For WBM ring, expect only MSDU buffers
  998. */
  999. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  1000. wbm_err_src = hal_rx_wbm_err_src_get(hal_soc, ring_desc);
  1001. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  1002. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  1003. if (soc->arch_ops.dp_wbm_get_rx_desc_from_hal_desc(soc,
  1004. ring_desc,
  1005. &rx_desc)) {
  1006. dp_rx_err_err("get rx desc from hal_desc failed");
  1007. continue;
  1008. }
  1009. qdf_assert_always(rx_desc);
  1010. if (!dp_rx_desc_check_magic(rx_desc)) {
  1011. dp_rx_err_err("%pk: Invalid rx_desc %pk",
  1012. soc, rx_desc);
  1013. continue;
  1014. }
  1015. /*
  1016. * this is a unlikely scenario where the host is reaping
  1017. * a descriptor which it already reaped just a while ago
  1018. * but is yet to replenish it back to HW.
  1019. * In this case host will dump the last 128 descriptors
  1020. * including the software descriptor rx_desc and assert.
  1021. */
  1022. if (qdf_unlikely(!rx_desc->in_use)) {
  1023. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  1024. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1025. ring_desc, rx_desc);
  1026. continue;
  1027. }
  1028. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info, hal_soc);
  1029. nbuf = rx_desc->nbuf;
  1030. status = dp_rx_wbm_desc_nbuf_sanity_check(soc, hal_ring_hdl,
  1031. ring_desc, rx_desc);
  1032. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1033. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1034. dp_info_rl("Rx error Nbuf %pk sanity check failure!",
  1035. nbuf);
  1036. rx_desc->in_err_state = 1;
  1037. rx_desc->unmapped = 1;
  1038. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  1039. dp_rx_add_to_free_desc_list(
  1040. &head[rx_desc->chip_id][rx_desc->pool_id],
  1041. &tail[rx_desc->chip_id][rx_desc->pool_id],
  1042. rx_desc);
  1043. continue;
  1044. }
  1045. /* Get MPDU DESC info */
  1046. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc, &mpdu_desc_info);
  1047. if (qdf_likely(mpdu_desc_info.mpdu_flags &
  1048. HAL_MPDU_F_QOS_CONTROL_VALID))
  1049. qdf_nbuf_set_tid_val(rx_desc->nbuf, mpdu_desc_info.tid);
  1050. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1051. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1052. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  1053. rx_desc->unmapped = 1;
  1054. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1055. if (qdf_unlikely(
  1056. soc->wbm_release_desc_rx_sg_support &&
  1057. dp_rx_is_sg_formation_required(&wbm_err_info))) {
  1058. /* SG is detected from continuation bit */
  1059. msdu_continuation =
  1060. hal_rx_wbm_err_msdu_continuation_get(hal_soc,
  1061. ring_desc);
  1062. if (msdu_continuation &&
  1063. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  1064. /* Update length from first buffer in SG */
  1065. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  1066. hal_rx_msdu_start_msdu_len_get(
  1067. soc->hal_soc,
  1068. qdf_nbuf_data(nbuf));
  1069. soc->wbm_sg_param.wbm_is_first_msdu_in_sg =
  1070. true;
  1071. }
  1072. if (msdu_continuation) {
  1073. /* MSDU continued packets */
  1074. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  1075. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1076. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  1077. } else {
  1078. /* This is the terminal packet in SG */
  1079. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1080. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1081. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1082. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  1083. process_sg_buf = true;
  1084. }
  1085. }
  1086. /*
  1087. * save the wbm desc info in nbuf TLV. We will need this
  1088. * info when we do the actual nbuf processing
  1089. */
  1090. wbm_err_info.pool_id = rx_desc->pool_id;
  1091. dp_rx_set_err_info(soc, nbuf, wbm_err_info);
  1092. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  1093. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  1094. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  1095. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  1096. nbuf);
  1097. if (process_sg_buf) {
  1098. if (!dp_rx_buffer_pool_refill(
  1099. soc,
  1100. soc->wbm_sg_param.wbm_sg_nbuf_head,
  1101. rx_desc->pool_id))
  1102. DP_RX_MERGE_TWO_LIST(
  1103. nbuf_head, nbuf_tail,
  1104. soc->wbm_sg_param.wbm_sg_nbuf_head,
  1105. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  1106. dp_rx_wbm_sg_list_last_msdu_war(soc);
  1107. dp_rx_wbm_sg_list_reset(soc);
  1108. process_sg_buf = false;
  1109. }
  1110. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  1111. rx_desc->pool_id)) {
  1112. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  1113. }
  1114. dp_rx_add_to_free_desc_list
  1115. (&head[rx_desc->chip_id][rx_desc->pool_id],
  1116. &tail[rx_desc->chip_id][rx_desc->pool_id], rx_desc);
  1117. /*
  1118. * if continuation bit is set then we have MSDU spread
  1119. * across multiple buffers, let us not decrement quota
  1120. * till we reap all buffers of that MSDU.
  1121. */
  1122. if (qdf_likely(!msdu_continuation))
  1123. quota -= 1;
  1124. }
  1125. done:
  1126. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1127. for (chip_id = 0; chip_id < WLAN_MAX_MLO_CHIPS; chip_id++) {
  1128. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  1129. /*
  1130. * continue with next mac_id if no pkts were reaped
  1131. * from that pool
  1132. */
  1133. if (!rx_bufs_reaped[chip_id][mac_id])
  1134. continue;
  1135. replenish_soc =
  1136. soc->arch_ops.dp_rx_replenish_soc_get(soc, chip_id);
  1137. dp_rxdma_srng =
  1138. &replenish_soc->rx_refill_buf_ring[mac_id];
  1139. rx_desc_pool = &replenish_soc->rx_desc_buf[mac_id];
  1140. dp_rx_buffers_replenish_simple(replenish_soc, mac_id,
  1141. dp_rxdma_srng,
  1142. rx_desc_pool,
  1143. rx_bufs_reaped[chip_id][mac_id],
  1144. &head[chip_id][mac_id],
  1145. &tail[chip_id][mac_id]);
  1146. *rx_bufs_used += rx_bufs_reaped[chip_id][mac_id];
  1147. }
  1148. }
  1149. return nbuf_head;
  1150. }
  1151. QDF_STATUS
  1152. dp_rx_null_q_desc_handle_li(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1153. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  1154. struct dp_txrx_peer *txrx_peer,
  1155. bool is_reo_exception,
  1156. uint8_t link_id)
  1157. {
  1158. uint32_t pkt_len;
  1159. uint16_t msdu_len;
  1160. struct dp_vdev *vdev;
  1161. uint8_t tid;
  1162. qdf_ether_header_t *eh;
  1163. struct hal_rx_msdu_metadata msdu_metadata;
  1164. uint16_t sa_idx = 0;
  1165. bool is_eapol = 0;
  1166. bool enh_flag;
  1167. qdf_nbuf_set_rx_chfrag_start(
  1168. nbuf,
  1169. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1170. rx_tlv_hdr));
  1171. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1172. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1173. rx_tlv_hdr));
  1174. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1175. rx_tlv_hdr));
  1176. qdf_nbuf_set_da_valid(nbuf,
  1177. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1178. rx_tlv_hdr));
  1179. qdf_nbuf_set_sa_valid(nbuf,
  1180. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1181. rx_tlv_hdr));
  1182. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1183. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1184. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1185. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1186. if (dp_rx_check_pkt_len(soc, pkt_len))
  1187. goto drop_nbuf;
  1188. /* Set length in nbuf */
  1189. qdf_nbuf_set_pktlen(
  1190. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1191. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1192. }
  1193. /*
  1194. * Check if DMA completed -- msdu_done is the last bit
  1195. * to be written
  1196. */
  1197. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1198. dp_err_rl("MSDU DONE failure");
  1199. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1200. QDF_TRACE_LEVEL_INFO);
  1201. qdf_assert(0);
  1202. }
  1203. if (!txrx_peer &&
  1204. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1205. rx_tlv_hdr, nbuf))
  1206. return QDF_STATUS_E_FAILURE;
  1207. if (!txrx_peer) {
  1208. bool mpdu_done = false;
  1209. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1210. if (!pdev) {
  1211. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1212. return QDF_STATUS_E_FAILURE;
  1213. }
  1214. dp_err_rl("txrx_peer is NULL");
  1215. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1216. qdf_nbuf_len(nbuf));
  1217. /* QCN9000 has the support enabled */
  1218. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1219. mpdu_done = true;
  1220. nbuf->next = NULL;
  1221. /* Trigger invalid peer handler wrapper */
  1222. dp_rx_process_invalid_peer_wrapper(soc,
  1223. nbuf,
  1224. mpdu_done,
  1225. pool_id);
  1226. } else {
  1227. mpdu_done = soc->arch_ops.dp_rx_chain_msdus(soc, nbuf,
  1228. rx_tlv_hdr,
  1229. pool_id);
  1230. /* Trigger invalid peer handler wrapper */
  1231. dp_rx_process_invalid_peer_wrapper(
  1232. soc,
  1233. pdev->invalid_peer_head_msdu,
  1234. mpdu_done, pool_id);
  1235. }
  1236. if (mpdu_done) {
  1237. pdev->invalid_peer_head_msdu = NULL;
  1238. pdev->invalid_peer_tail_msdu = NULL;
  1239. }
  1240. return QDF_STATUS_E_FAILURE;
  1241. }
  1242. vdev = txrx_peer->vdev;
  1243. if (!vdev) {
  1244. dp_err_rl("Null vdev!");
  1245. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1246. goto drop_nbuf;
  1247. }
  1248. /*
  1249. * Advance the packet start pointer by total size of
  1250. * pre-header TLV's
  1251. */
  1252. if (qdf_nbuf_is_frag(nbuf))
  1253. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1254. else
  1255. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1256. soc->rx_pkt_tlv_size));
  1257. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  1258. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1259. if (dp_rx_err_drop_3addr_mcast(vdev, rx_tlv_hdr)) {
  1260. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.mcast_3addr_drop, 1,
  1261. 0);
  1262. goto drop_nbuf;
  1263. }
  1264. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1265. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1266. if ((sa_idx < 0) ||
  1267. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1268. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1269. goto drop_nbuf;
  1270. }
  1271. }
  1272. if ((!soc->mec_fw_offload) &&
  1273. dp_rx_mcast_echo_check(soc, txrx_peer, rx_tlv_hdr, nbuf)) {
  1274. /* this is a looped back MCBC pkt, drop it */
  1275. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1276. qdf_nbuf_len(nbuf), 0);
  1277. goto drop_nbuf;
  1278. }
  1279. /*
  1280. * In qwrap mode if the received packet matches with any of the vdev
  1281. * mac addresses, drop it. Donot receive multicast packets originated
  1282. * from any proxysta.
  1283. */
  1284. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1285. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1286. qdf_nbuf_len(nbuf), 0);
  1287. goto drop_nbuf;
  1288. }
  1289. if (qdf_unlikely(txrx_peer->nawds_enabled &&
  1290. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1291. rx_tlv_hdr))) {
  1292. dp_err_rl("free buffer for multicast packet");
  1293. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.nawds_mcast_drop, 1,
  1294. 0);
  1295. goto drop_nbuf;
  1296. }
  1297. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  1298. dp_err_rl("mcast Policy Check Drop pkt");
  1299. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.policy_check_drop, 1,
  1300. 0);
  1301. goto drop_nbuf;
  1302. }
  1303. /* WDS Source Port Learning */
  1304. if (!soc->ast_offload_support &&
  1305. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1306. vdev->wds_enabled))
  1307. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, txrx_peer, nbuf,
  1308. msdu_metadata);
  1309. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1310. struct dp_peer *peer;
  1311. struct dp_rx_tid *rx_tid;
  1312. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1313. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  1314. DP_MOD_ID_RX_ERR);
  1315. if (peer) {
  1316. rx_tid = &peer->rx_tid[tid];
  1317. qdf_spin_lock_bh(&rx_tid->tid_lock);
  1318. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned)
  1319. dp_rx_tid_setup_wifi3(peer, tid, 1,
  1320. IEEE80211_SEQ_MAX);
  1321. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  1322. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  1323. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1324. }
  1325. }
  1326. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1327. if (!txrx_peer->authorize) {
  1328. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1329. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1330. if (!dp_rx_err_match_dhost(eh, vdev))
  1331. goto drop_nbuf;
  1332. } else {
  1333. goto drop_nbuf;
  1334. }
  1335. }
  1336. /*
  1337. * Drop packets in this path if cce_match is found. Packets will come
  1338. * in following path depending on whether tidQ is setup.
  1339. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  1340. * cce_match = 1
  1341. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  1342. * dropped.
  1343. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  1344. * cce_match = 1
  1345. * These packets need to be dropped and should not get delivered
  1346. * to stack.
  1347. */
  1348. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr)))
  1349. goto drop_nbuf;
  1350. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1351. qdf_nbuf_set_next(nbuf, NULL);
  1352. dp_rx_deliver_raw(vdev, nbuf, txrx_peer, 0);
  1353. } else {
  1354. enh_flag = vdev->pdev->enhanced_stats_en;
  1355. qdf_nbuf_set_next(nbuf, NULL);
  1356. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1357. enh_flag);
  1358. /*
  1359. * Update the protocol tag in SKB based on
  1360. * CCE metadata
  1361. */
  1362. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1363. EXCEPTION_DEST_RING_ID,
  1364. true, true);
  1365. /* Update the flow tag in SKB based on FSE metadata */
  1366. dp_rx_update_flow_tag(soc, vdev, nbuf,
  1367. rx_tlv_hdr, true);
  1368. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  1369. soc->hal_soc, rx_tlv_hdr) &&
  1370. (vdev->rx_decap_type ==
  1371. htt_cmn_pkt_type_ethernet))) {
  1372. DP_PEER_MC_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1373. enh_flag, 0);
  1374. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  1375. DP_PEER_BC_INCC_PKT(txrx_peer, 1,
  1376. qdf_nbuf_len(nbuf),
  1377. enh_flag, 0);
  1378. } else {
  1379. DP_PEER_UC_INCC_PKT(txrx_peer, 1,
  1380. qdf_nbuf_len(nbuf),
  1381. enh_flag,
  1382. 0);
  1383. }
  1384. qdf_nbuf_set_exc_frame(nbuf, 1);
  1385. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1386. is_eapol);
  1387. }
  1388. return QDF_STATUS_SUCCESS;
  1389. drop_nbuf:
  1390. dp_rx_nbuf_free(nbuf);
  1391. return QDF_STATUS_E_FAILURE;
  1392. }