sde_encoder.h 27 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749
  1. /*
  2. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  3. * Copyright (c) 2015-2021, The Linux Foundation. All rights reserved.
  4. * Copyright (C) 2013 Red Hat
  5. * Author: Rob Clark <[email protected]>
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License version 2 as published by
  9. * the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful, but WITHOUT
  12. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  13. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  14. * more details.
  15. *
  16. * You should have received a copy of the GNU General Public License along with
  17. * this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #ifndef __SDE_ENCODER_H__
  20. #define __SDE_ENCODER_H__
  21. #include <drm/drm_crtc.h>
  22. #include <drm/drm_bridge.h>
  23. #include <linux/sde_rsc.h>
  24. #include "msm_prop.h"
  25. #include "sde_hw_mdss.h"
  26. #include "sde_kms.h"
  27. #include "sde_connector.h"
  28. #include "sde_power_handle.h"
  29. /*
  30. * Two to anticipate panels that can do cmd/vid dynamic switching
  31. * plan is to create all possible physical encoder types, and switch between
  32. * them at runtime
  33. */
  34. #define NUM_PHYS_ENCODER_TYPES 2
  35. #define MAX_PHYS_ENCODERS_PER_VIRTUAL \
  36. (MAX_H_TILES_PER_DISPLAY * NUM_PHYS_ENCODER_TYPES)
  37. #define MAX_CHANNELS_PER_ENC 4
  38. #define SDE_ENCODER_FRAME_EVENT_DONE BIT(0)
  39. #define SDE_ENCODER_FRAME_EVENT_ERROR BIT(1)
  40. #define SDE_ENCODER_FRAME_EVENT_PANEL_DEAD BIT(2)
  41. #define SDE_ENCODER_FRAME_EVENT_SIGNAL_RELEASE_FENCE BIT(3)
  42. #define SDE_ENCODER_FRAME_EVENT_SIGNAL_RETIRE_FENCE BIT(4)
  43. #define SDE_ENCODER_FRAME_EVENT_CWB_DONE BIT(5)
  44. #define IDLE_POWERCOLLAPSE_DURATION (66 - 16/2)
  45. #define IDLE_POWERCOLLAPSE_IN_EARLY_WAKEUP (200 - 16/2)
  46. /* below this fps limit, timeouts are adjusted based on fps */
  47. #define DEFAULT_TIMEOUT_FPS_THRESHOLD 24
  48. #define SDE_ENC_IRQ_REGISTERED(phys_enc, idx) \
  49. ((!(phys_enc) || ((idx) < 0) || ((idx) >= INTR_IDX_MAX)) ? \
  50. 0 : ((phys_enc)->irq[(idx)].irq_idx >= 0))
  51. /**
  52. * Encoder functions and data types
  53. * @intfs: Interfaces this encoder is using, INTF_MODE_NONE if unused
  54. * @wbs: Writebacks this encoder is using, INTF_MODE_NONE if unused
  55. * @needs_cdm: Encoder requests a CDM based on pixel format conversion needs
  56. * @display_num_of_h_tiles: Number of horizontal tiles in case of split
  57. * interface
  58. * @display_type: Type of the display
  59. * @topology: Topology of the display
  60. * @comp_info: Compression parameters information
  61. */
  62. struct sde_encoder_hw_resources {
  63. enum sde_intf_mode intfs[INTF_MAX];
  64. enum sde_intf_mode wbs[WB_MAX];
  65. bool needs_cdm;
  66. u32 display_num_of_h_tiles;
  67. enum sde_connector_display display_type;
  68. struct msm_display_topology topology;
  69. struct msm_compression_info *comp_info;
  70. };
  71. /**
  72. * sde_encoder_kickoff_params - info encoder requires at kickoff
  73. * @affected_displays: bitmask, bit set means the ROI of the commit lies within
  74. * the bounds of the physical display at the bit index
  75. * @recovery_events_enabled: indicates status of client for recoovery events
  76. * @frame_trigger_mode: indicates frame trigger mode
  77. */
  78. struct sde_encoder_kickoff_params {
  79. unsigned long affected_displays;
  80. bool recovery_events_enabled;
  81. enum frame_trigger_mode_type frame_trigger_mode;
  82. };
  83. /*
  84. * enum sde_enc_rc_states - states that the resource control maintains
  85. * @SDE_ENC_RC_STATE_OFF: Resource is in OFF state
  86. * @SDE_ENC_RC_STATE_PRE_OFF: Resource is transitioning to OFF state
  87. * @SDE_ENC_RC_STATE_ON: Resource is in ON state
  88. * @SDE_ENC_RC_STATE_MODESET: Resource is in modeset state
  89. * @SDE_ENC_RC_STATE_IDLE: Resource is in IDLE state
  90. */
  91. enum sde_enc_rc_states {
  92. SDE_ENC_RC_STATE_OFF,
  93. SDE_ENC_RC_STATE_PRE_OFF,
  94. SDE_ENC_RC_STATE_ON,
  95. SDE_ENC_RC_STATE_MODESET,
  96. SDE_ENC_RC_STATE_IDLE
  97. };
  98. /**
  99. * struct sde_encoder_virt - virtual encoder. Container of one or more physical
  100. * encoders. Virtual encoder manages one "logical" display. Physical
  101. * encoders manage one intf block, tied to a specific panel/sub-panel.
  102. * Virtual encoder defers as much as possible to the physical encoders.
  103. * Virtual encoder registers itself with the DRM Framework as the encoder.
  104. * @base: drm_encoder base class for registration with DRM
  105. * @enc_spin_lock: Virtual-Encoder-Wide Spin Lock for IRQ purposes
  106. * @bus_scaling_client: Client handle to the bus scaling interface
  107. * @te_source: vsync source pin information
  108. * @num_phys_encs: Actual number of physical encoders contained.
  109. * @phys_encs: Container of physical encoders managed.
  110. * @phys_vid_encs: Video physical encoders for panel mode switch.
  111. * @phys_cmd_encs: Command physical encoders for panel mode switch.
  112. * @cur_master: Pointer to the current master in this mode. Optimization
  113. * Only valid after enable. Cleared as disable.
  114. * @hw_pp Handle to the pingpong blocks used for the display. No.
  115. * pingpong blocks can be different than num_phys_encs.
  116. * @hw_dsc: Array of DSC block handles used for the display.
  117. * @hw_vdc: Array of VDC block handles used for the display.
  118. * @dirty_dsc_ids: Cached dsc indexes for dirty DSC blocks needing flush
  119. * @intfs_swapped Whether or not the phys_enc interfaces have been swapped
  120. * for partial update right-only cases, such as pingpong
  121. * split where virtual pingpong does not generate IRQs
  122. * @qdss_status: indicate if qdss is modified since last update
  123. * @crtc_vblank_cb: Callback into the upper layer / CRTC for
  124. * notification of the VBLANK
  125. * @crtc_vblank_cb_data: Data from upper layer for VBLANK notification
  126. * @crtc_kickoff_cb: Callback into CRTC that will flush & start
  127. * all CTL paths
  128. * @crtc_kickoff_cb_data: Opaque user data given to crtc_kickoff_cb
  129. * @debugfs_root: Debug file system root file node
  130. * @enc_lock: Lock around physical encoder create/destroy and
  131. access.
  132. * @frame_done_cnt: Atomic counter for tracking which phys_enc is
  133. * done with frame processing
  134. * @crtc_frame_event_cb: callback handler for frame event
  135. * @crtc_frame_event_cb_data: callback handler private data
  136. * @rsc_client: rsc client pointer
  137. * @rsc_state_init: boolean to indicate rsc config init
  138. * @disp_info: local copy of msm_display_info struct
  139. * @misr_enable: misr enable/disable status
  140. * @misr_reconfigure: boolean entry indicates misr reconfigure status
  141. * @misr_frame_count: misr frame count before start capturing the data
  142. * @idle_pc_enabled: indicate if idle power collapse is enabled
  143. * currently. This can be controlled by user-mode
  144. * @rc_lock: resource control mutex lock to protect
  145. * virt encoder over various state changes
  146. * @rc_state: resource controller state
  147. * @delayed_off_work: delayed worker to schedule disabling of
  148. * clks and resources after IDLE_TIMEOUT time.
  149. * @early_wakeup_work: worker to handle early wakeup event
  150. * @input_event_work: worker to handle input device touch events
  151. * @esd_trigger_work: worker to handle esd trigger events
  152. * @input_handler: handler for input device events
  153. * @topology: topology of the display
  154. * @vblank_enabled: boolean to track userspace vblank vote
  155. * @idle_pc_restore: flag to indicate idle_pc_restore happened
  156. * @frame_trigger_mode: frame trigger mode indication for command mode
  157. * display
  158. * @dynamic_hdr_updated: flag to indicate if mempool was unchanged
  159. * @rsc_config: rsc configuration for display vtotal, fps, etc.
  160. * @cur_conn_roi: current connector roi
  161. * @prv_conn_roi: previous connector roi to optimize if unchanged
  162. * @crtc pointer to drm_crtc
  163. * @fal10_veto_override: software override for micro idle fal10 veto
  164. * @recovery_events_enabled: status of hw recovery feature enable by client
  165. * @elevated_ahb_vote: increase AHB bus speed for the first frame
  166. * after power collapse
  167. * @pm_qos_cpu_req: qos request for all cpu core frequency
  168. * @valid_cpu_mask: actual voted cpu core mask
  169. * @mode_info: stores the current mode and should be used
  170. * only in commit phase
  171. * @delay_kickoff boolean to delay the kickoff, used in case
  172. * of esd attack to ensure esd workqueue detects
  173. * the previous frame transfer completion before
  174. * next update is triggered.
  175. * @autorefresh_solver_disable It tracks if solver state is disabled from this
  176. * encoder due to autorefresh concurrency.
  177. * @ctl_done_supported boolean flag to indicate the availability of
  178. * ctl done irq support for the hardware
  179. * @dynamic_irqs_config bitmask config to enable encoder dynamic irqs
  180. */
  181. struct sde_encoder_virt {
  182. struct drm_encoder base;
  183. spinlock_t enc_spinlock;
  184. struct mutex vblank_ctl_lock;
  185. uint32_t bus_scaling_client;
  186. uint32_t display_num_of_h_tiles;
  187. uint32_t te_source;
  188. unsigned int num_phys_encs;
  189. struct sde_encoder_phys *phys_encs[MAX_PHYS_ENCODERS_PER_VIRTUAL];
  190. struct sde_encoder_phys *phys_vid_encs[MAX_PHYS_ENCODERS_PER_VIRTUAL];
  191. struct sde_encoder_phys *phys_cmd_encs[MAX_PHYS_ENCODERS_PER_VIRTUAL];
  192. struct sde_encoder_phys *cur_master;
  193. struct sde_hw_pingpong *hw_pp[MAX_CHANNELS_PER_ENC];
  194. struct sde_hw_dsc *hw_dsc[MAX_CHANNELS_PER_ENC];
  195. struct sde_hw_vdc *hw_vdc[MAX_CHANNELS_PER_ENC];
  196. struct sde_hw_pingpong *hw_dsc_pp[MAX_CHANNELS_PER_ENC];
  197. enum sde_dsc dirty_dsc_ids[MAX_CHANNELS_PER_ENC];
  198. enum sde_vdc dirty_vdc_ids[MAX_CHANNELS_PER_ENC];
  199. bool intfs_swapped;
  200. bool qdss_status;
  201. void (*crtc_vblank_cb)(void *data, ktime_t ts);
  202. void *crtc_vblank_cb_data;
  203. struct dentry *debugfs_root;
  204. struct mutex enc_lock;
  205. atomic_t frame_done_cnt[MAX_PHYS_ENCODERS_PER_VIRTUAL];
  206. void (*crtc_frame_event_cb)(void *data, u32 event, ktime_t ts);
  207. struct sde_kms_frame_event_cb_data crtc_frame_event_cb_data;
  208. struct sde_rsc_client *rsc_client;
  209. bool rsc_state_init;
  210. struct msm_display_info disp_info;
  211. atomic_t misr_enable;
  212. bool misr_reconfigure;
  213. u32 misr_frame_count;
  214. bool idle_pc_enabled;
  215. bool input_event_enabled;
  216. struct mutex rc_lock;
  217. enum sde_enc_rc_states rc_state;
  218. struct kthread_delayed_work delayed_off_work;
  219. struct kthread_work early_wakeup_work;
  220. struct kthread_work input_event_work;
  221. struct kthread_work esd_trigger_work;
  222. struct input_handler *input_handler;
  223. bool vblank_enabled;
  224. bool idle_pc_restore;
  225. enum frame_trigger_mode_type frame_trigger_mode;
  226. bool dynamic_hdr_updated;
  227. struct sde_rsc_cmd_config rsc_config;
  228. struct sde_rect cur_conn_roi;
  229. struct sde_rect prv_conn_roi;
  230. struct drm_crtc *crtc;
  231. bool fal10_veto_override;
  232. bool recovery_events_enabled;
  233. bool elevated_ahb_vote;
  234. struct dev_pm_qos_request pm_qos_cpu_req[NR_CPUS];
  235. struct cpumask valid_cpu_mask;
  236. struct msm_mode_info mode_info;
  237. bool delay_kickoff;
  238. bool autorefresh_solver_disable;
  239. bool ctl_done_supported;
  240. unsigned long dynamic_irqs_config;
  241. };
  242. #define to_sde_encoder_virt(x) container_of(x, struct sde_encoder_virt, base)
  243. /**
  244. * sde_encoder_get_hw_resources - Populate table of required hardware resources
  245. * @encoder: encoder pointer
  246. * @hw_res: resource table to populate with encoder required resources
  247. * @conn_state: report hw reqs based on this proposed connector state
  248. */
  249. void sde_encoder_get_hw_resources(struct drm_encoder *encoder,
  250. struct sde_encoder_hw_resources *hw_res,
  251. struct drm_connector_state *conn_state);
  252. /**
  253. * sde_encoder_early_wakeup - early wake up display
  254. * @encoder: encoder pointer
  255. */
  256. void sde_encoder_early_wakeup(struct drm_encoder *drm_enc);
  257. /**
  258. * sde_encoder_register_vblank_callback - provide callback to encoder that
  259. * will be called on the next vblank.
  260. * @encoder: encoder pointer
  261. * @cb: callback pointer, provide NULL to deregister and disable IRQs
  262. * @data: user data provided to callback
  263. */
  264. void sde_encoder_register_vblank_callback(struct drm_encoder *encoder,
  265. void (*cb)(void *, ktime_t), void *data);
  266. /**
  267. * sde_encoder_register_frame_event_callback - provide callback to encoder that
  268. * will be called after the request is complete, or other events.
  269. * @encoder: encoder pointer
  270. * @cb: callback pointer, provide NULL to deregister
  271. * @crtc: pointer to drm_crtc object interested in frame events
  272. */
  273. void sde_encoder_register_frame_event_callback(struct drm_encoder *encoder,
  274. void (*cb)(void *, u32, ktime_t), struct drm_crtc *crtc);
  275. /**
  276. * sde_encoder_get_rsc_client - gets the rsc client state for primary
  277. * for primary display.
  278. * @encoder: encoder pointer
  279. */
  280. struct sde_rsc_client *sde_encoder_get_rsc_client(struct drm_encoder *encoder);
  281. /**
  282. * sde_encoder_poll_line_counts - poll encoder line counts for start of frame
  283. * @encoder: encoder pointer
  284. * @Returns: zero on success
  285. */
  286. int sde_encoder_poll_line_counts(struct drm_encoder *encoder);
  287. /**
  288. * sde_encoder_prepare_for_kickoff - schedule double buffer flip of the ctl
  289. * path (i.e. ctl flush and start) at next appropriate time.
  290. * Immediately: if no previous commit is outstanding.
  291. * Delayed: Block until next trigger can be issued.
  292. * @encoder: encoder pointer
  293. * @params: kickoff time parameters
  294. * @Returns: Zero on success, last detected error otherwise
  295. */
  296. int sde_encoder_prepare_for_kickoff(struct drm_encoder *encoder,
  297. struct sde_encoder_kickoff_params *params);
  298. /**
  299. * sde_encoder_trigger_kickoff_pending - Clear the flush bits from previous
  300. * kickoff and trigger the ctl prepare progress for command mode display.
  301. * @encoder: encoder pointer
  302. */
  303. void sde_encoder_trigger_kickoff_pending(struct drm_encoder *encoder);
  304. /**
  305. * sde_encoder_kickoff - trigger a double buffer flip of the ctl path
  306. * (i.e. ctl flush and start) immediately.
  307. * @encoder: encoder pointer
  308. * @config_changed: if true new configuration is applied on the control path
  309. */
  310. void sde_encoder_kickoff(struct drm_encoder *encoder, bool config_changed);
  311. /**
  312. * sde_encoder_wait_for_event - Waits for encoder events
  313. * @encoder: encoder pointer
  314. * @event: event to wait for
  315. * MSM_ENC_COMMIT_DONE - Wait for hardware to have flushed the current pending
  316. * frames to hardware at a vblank or wr_ptr_start
  317. * Encoders will map this differently depending on the
  318. * panel type.
  319. * vid mode -> vsync_irq
  320. * cmd mode -> wr_ptr_start_irq
  321. * MSM_ENC_TX_COMPLETE - Wait for the hardware to transfer all the pixels to
  322. * the panel. Encoders will map this differently
  323. * depending on the panel type.
  324. * vid mode -> vsync_irq
  325. * cmd mode -> pp_done
  326. * Returns: 0 on success, -EWOULDBLOCK if already signaled, error otherwise
  327. */
  328. int sde_encoder_wait_for_event(struct drm_encoder *drm_encoder,
  329. enum msm_event_wait event);
  330. /**
  331. * sde_encoder_idle_request - request for idle request to avoid 4 vsync cycle
  332. * to turn off the clocks.
  333. * @encoder: encoder pointer
  334. * Returns: 0 on success, errorcode otherwise
  335. */
  336. int sde_encoder_idle_request(struct drm_encoder *drm_enc);
  337. /*
  338. * sde_encoder_get_fps - get interface frame rate of the given encoder
  339. * @encoder: Pointer to drm encoder object
  340. */
  341. u32 sde_encoder_get_fps(struct drm_encoder *encoder);
  342. /*
  343. * sde_encoder_get_intf_mode - get interface mode of the given encoder
  344. * @encoder: Pointer to drm encoder object
  345. */
  346. enum sde_intf_mode sde_encoder_get_intf_mode(struct drm_encoder *encoder);
  347. /*
  348. * sde_encoder_get_frame_count - get hardware frame count of the given encoder
  349. * @encoder: Pointer to drm encoder object
  350. */
  351. u32 sde_encoder_get_frame_count(struct drm_encoder *encoder);
  352. /**
  353. * sde_encoder_get_avr_status - get combined avr_status from all intfs for given virt encoder
  354. * @drm_enc: Pointer to drm encoder structure
  355. */
  356. int sde_encoder_get_avr_status(struct drm_encoder *drm_enc);
  357. /*
  358. * sde_encoder_get_vblank_timestamp - get the last vsync timestamp
  359. * @encoder: Pointer to drm encoder object
  360. * @tvblank: vblank timestamp
  361. */
  362. bool sde_encoder_get_vblank_timestamp(struct drm_encoder *encoder,
  363. ktime_t *tvblank);
  364. /**
  365. * sde_encoder_idle_pc_enter - control enable/disable VSYNC_IN_EN & cache display status at ipc
  366. * @encoder: encoder pointer
  367. */
  368. void sde_encoder_idle_pc_enter(struct drm_encoder *encoder);
  369. /**
  370. * sde_encoder_virt_restore - restore the encoder configs
  371. * @encoder: encoder pointer
  372. */
  373. void sde_encoder_virt_restore(struct drm_encoder *encoder);
  374. /**
  375. * sde_encoder_is_dsc_merge - check if encoder is in DSC merge mode
  376. * @drm_enc: Pointer to drm encoder object
  377. * @Return: true if encoder is in DSC merge mode
  378. */
  379. bool sde_encoder_is_dsc_merge(struct drm_encoder *drm_enc);
  380. /**
  381. * sde_encoder_check_curr_mode - check if given mode is supported or not
  382. * @drm_enc: Pointer to drm encoder object
  383. * @mode: Mode to be checked
  384. * @Return: true if it is cmd mode
  385. */
  386. bool sde_encoder_check_curr_mode(struct drm_encoder *drm_enc, u32 mode);
  387. /**
  388. * sde_encoder_init - initialize virtual encoder object
  389. * @dev: Pointer to drm device structure
  390. * @disp_info: Pointer to display information structure
  391. * Returns: Pointer to newly created drm encoder
  392. */
  393. struct drm_encoder *sde_encoder_init(
  394. struct drm_device *dev,
  395. struct msm_display_info *disp_info);
  396. /**
  397. * sde_encoder_destroy - destroy previously initialized virtual encoder
  398. * @drm_enc: Pointer to previously created drm encoder structure
  399. */
  400. void sde_encoder_destroy(struct drm_encoder *drm_enc);
  401. /**
  402. * sde_encoder_prepare_commit - prepare encoder at the very beginning of an
  403. * atomic commit, before any registers are written
  404. * @drm_enc: Pointer to previously created drm encoder structure
  405. */
  406. int sde_encoder_prepare_commit(struct drm_encoder *drm_enc);
  407. /**
  408. * sde_encoder_update_caps_for_cont_splash - update encoder settings during
  409. * device bootup when cont_splash is enabled
  410. * @drm_enc: Pointer to drm encoder structure
  411. * @splash_display: Pointer to sde_splash_display corresponding to this encoder
  412. * @enable: boolean indicates enable or displae state of splash
  413. * @Return: true if successful in updating the encoder structure
  414. */
  415. int sde_encoder_update_caps_for_cont_splash(struct drm_encoder *encoder,
  416. struct sde_splash_display *splash_display, bool enable);
  417. /**
  418. * sde_encoder_display_failure_notification - update sde encoder state for
  419. * esd timeout or other display failure notification. This event flows from
  420. * dsi, sde_connector to sde_encoder.
  421. *
  422. * This api must not be called from crtc_commit (display) thread because it
  423. * requests the flush work on same thread. It is called from esd check thread
  424. * based on current design.
  425. *
  426. * TODO: manage the event at sde_kms level for forward processing.
  427. * @drm_enc: Pointer to drm encoder structure
  428. * @skip_pre_kickoff: Caller can avoid pre_kickoff if it is triggering this
  429. * event only to switch the panel TE to watchdog mode.
  430. * @Return: true if successful in updating the encoder structure
  431. */
  432. int sde_encoder_display_failure_notification(struct drm_encoder *enc,
  433. bool skip_pre_kickoff);
  434. /**
  435. * sde_encoder_recovery_events_enabled - checks if client has enabled
  436. * sw recovery mechanism for this connector
  437. * @drm_enc: Pointer to drm encoder structure
  438. * @Return: true if enabled
  439. */
  440. bool sde_encoder_recovery_events_enabled(struct drm_encoder *encoder);
  441. /**
  442. * sde_encoder_enable_recovery_event - handler to enable the sw recovery
  443. * for this connector
  444. * @drm_enc: Pointer to drm encoder structure
  445. */
  446. void sde_encoder_enable_recovery_event(struct drm_encoder *encoder);
  447. /**
  448. * sde_encoder_in_clone_mode - checks if underlying phys encoder is in clone
  449. * mode or independent display mode. ref@ WB in Concurrent writeback mode.
  450. * @drm_enc: Pointer to drm encoder structure
  451. * @Return: true if successful in updating the encoder structure
  452. */
  453. bool sde_encoder_in_clone_mode(struct drm_encoder *enc);
  454. /**
  455. * sde_encoder_set_clone_mode - cwb in wb phys enc is enabled.
  456. * drm_enc: Pointer to drm encoder structure
  457. * drm_crtc_state: Pointer to drm_crtc_state
  458. */
  459. void sde_encoder_set_clone_mode(struct drm_encoder *drm_enc,
  460. struct drm_crtc_state *crtc_state);
  461. /*
  462. * sde_encoder_is_cwb_disabling - check if cwb encoder disable is pending
  463. * @drm_enc: Pointer to drm encoder structure
  464. * @drm_crtc: Pointer to drm crtc structure
  465. * @Return: true if cwb encoder disable is pending
  466. */
  467. bool sde_encoder_is_cwb_disabling(struct drm_encoder *drm_enc,
  468. struct drm_crtc *drm_crtc);
  469. /**
  470. * sde_encoder_is_primary_display - checks if underlying display is primary
  471. * display or not.
  472. * @drm_enc: Pointer to drm encoder structure
  473. * @Return: true if it is primary display. false otherwise
  474. */
  475. bool sde_encoder_is_primary_display(struct drm_encoder *enc);
  476. /**
  477. * sde_encoder_is_built_in_display - checks if underlying display is built in
  478. * display or not.
  479. * @drm_enc: Pointer to drm encoder structure
  480. * @Return: true if it is a built in display. false otherwise
  481. */
  482. bool sde_encoder_is_built_in_display(struct drm_encoder *enc);
  483. /**
  484. * sde_encoder_check_ctl_done_support - checks if ctl_done irq is available
  485. * for the display
  486. * @drm_enc: Pointer to drm encoder structure
  487. * @Return: true if scheduler update is enabled
  488. */
  489. static inline bool sde_encoder_check_ctl_done_support(struct drm_encoder *drm_enc)
  490. {
  491. struct sde_encoder_virt *sde_enc = to_sde_encoder_virt(drm_enc);
  492. return sde_enc && sde_enc->ctl_done_supported;
  493. }
  494. /**
  495. * sde_encoder_is_dsi_display - checks if underlying display is DSI
  496. * display or not.
  497. * @drm_enc: Pointer to drm encoder structure
  498. * @Return: true if it is a dsi display. false otherwise
  499. */
  500. bool sde_encoder_is_dsi_display(struct drm_encoder *enc);
  501. /**
  502. * sde_encoder_control_idle_pc - control enable/disable of idle power collapse
  503. * @drm_enc: Pointer to drm encoder structure
  504. * @enable: enable/disable flag
  505. */
  506. void sde_encoder_control_idle_pc(struct drm_encoder *enc, bool enable);
  507. /**
  508. * sde_encoder_in_cont_splash - checks if display is in continuous splash
  509. * @drm_enc: Pointer to drm encoder structure
  510. * @Return: true if display in continuous splash
  511. */
  512. int sde_encoder_in_cont_splash(struct drm_encoder *enc);
  513. /**
  514. * sde_encoder_helper_hw_reset - hw reset helper function
  515. * @drm_enc: Pointer to drm encoder structure
  516. */
  517. void sde_encoder_needs_hw_reset(struct drm_encoder *enc);
  518. /**
  519. * sde_encoder_uidle_enable - control enable/disable of uidle
  520. * @drm_enc: Pointer to drm encoder structure
  521. * @enable: enable/disable flag
  522. */
  523. void sde_encoder_uidle_enable(struct drm_encoder *drm_enc, bool enable);
  524. /**
  525. * sde_encoder_irq_control - control enable/disable of IRQ's
  526. * @drm_enc: Pointer to drm encoder structure
  527. * @enable: enable/disable flag
  528. */
  529. void sde_encoder_irq_control(struct drm_encoder *drm_enc, bool enable);
  530. /**sde_encoder_get_connector - get connector corresponding to encoder
  531. * @dev: Pointer to drm device structure
  532. * @drm_enc: Pointer to drm encoder structure
  533. * Returns: drm connector if found, null if not found
  534. */
  535. struct drm_connector *sde_encoder_get_connector(struct drm_device *dev,
  536. struct drm_encoder *drm_enc);
  537. /**sde_encoder_needs_dsc_disable - indicates if dsc should be disabled
  538. * based on previous topology
  539. * @drm_enc: Pointer to drm encoder structure
  540. */
  541. bool sde_encoder_needs_dsc_disable(struct drm_encoder *drm_enc);
  542. /**
  543. * sde_encoder_get_transfer_time - get the mdp transfer time in usecs
  544. * @drm_enc: Pointer to drm encoder structure
  545. * @transfer_time_us: Pointer to store the output value
  546. */
  547. void sde_encoder_get_transfer_time(struct drm_encoder *drm_enc,
  548. u32 *transfer_time_us);
  549. /**
  550. * sde_encoder_helper_update_out_fence_txq - updates hw-fence tx queue
  551. * @sde_enc: Pointer to sde encoder structure
  552. * @is_vid: Boolean to indicate if is video-mode
  553. */
  554. void sde_encoder_helper_update_out_fence_txq(struct sde_encoder_virt *sde_enc, bool is_vid);
  555. /*
  556. * sde_encoder_get_dfps_maxfps - get dynamic FPS max frame rate of
  557. the given encoder
  558. * @encoder: Pointer to drm encoder object
  559. */
  560. static inline u32 sde_encoder_get_dfps_maxfps(struct drm_encoder *drm_enc)
  561. {
  562. struct sde_encoder_virt *sde_enc;
  563. if (!drm_enc) {
  564. SDE_ERROR("invalid encoder\n");
  565. return 0;
  566. }
  567. sde_enc = to_sde_encoder_virt(drm_enc);
  568. return sde_enc->mode_info.dfps_maxfps;
  569. }
  570. /**
  571. * sde_encoder_virt_reset - delay encoder virt reset
  572. * @drm_enc: Pointer to drm encoder structure
  573. */
  574. void sde_encoder_virt_reset(struct drm_encoder *drm_enc);
  575. /**
  576. * sde_encoder_calc_last_vsync_timestamp - read last HW vsync timestamp counter
  577. * and calculate the corresponding vsync ktime. Return ktime_get
  578. * when HW support is not available
  579. * @drm_enc: Pointer to drm encoder structure
  580. */
  581. ktime_t sde_encoder_calc_last_vsync_timestamp(struct drm_encoder *drm_enc);
  582. /**
  583. * sde_encoder_cancel_delayed_work - cancel delayed off work for encoder
  584. * @drm_enc: Pointer to drm encoder structure
  585. */
  586. void sde_encoder_cancel_delayed_work(struct drm_encoder *encoder);
  587. /**
  588. * sde_encoder_get_kms - retrieve the kms from encoder
  589. * @drm_enc: Pointer to drm encoder structure
  590. */
  591. static inline struct sde_kms *sde_encoder_get_kms(struct drm_encoder *drm_enc)
  592. {
  593. struct msm_drm_private *priv;
  594. if (!drm_enc || !drm_enc->dev) {
  595. SDE_ERROR("invalid encoder\n");
  596. return NULL;
  597. }
  598. priv = drm_enc->dev->dev_private;
  599. if (!priv || !priv->kms) {
  600. SDE_ERROR("invalid kms\n");
  601. return NULL;
  602. }
  603. return to_sde_kms(priv->kms);
  604. }
  605. /*
  606. * sde_encoder_is_widebus_enabled - check if widebus is enabled for current mode
  607. * @drm_enc: Pointer to drm encoder structure
  608. * @Return: true if widebus is enabled for current mode
  609. */
  610. static inline bool sde_encoder_is_widebus_enabled(struct drm_encoder *drm_enc)
  611. {
  612. struct sde_encoder_virt *sde_enc;
  613. if (!drm_enc)
  614. return false;
  615. sde_enc = to_sde_encoder_virt(drm_enc);
  616. return sde_enc->mode_info.wide_bus_en;
  617. }
  618. /*
  619. * sde_encoder_is_line_insertion_supported - get line insertion
  620. * feature bit value from panel
  621. * @drm_enc: Pointer to drm encoder structure
  622. * @Return: line insertion support status
  623. */
  624. bool sde_encoder_is_line_insertion_supported(struct drm_encoder *drm_enc);
  625. /**
  626. * sde_encoder_get_hw_ctl - gets hw ctl from the connector
  627. * @c_conn: sde connector
  628. * @Return: pointer to the hw ctl from the encoder upon success, otherwise null
  629. */
  630. struct sde_hw_ctl *sde_encoder_get_hw_ctl(struct sde_connector *c_conn);
  631. void sde_encoder_add_data_to_minidump_va(struct drm_encoder *drm_enc);
  632. /**
  633. * sde_encoder_misr_sign_event_notify - collect MISR, check with previous value
  634. * if change then notify to client with custom event
  635. * @drm_enc: pointer to drm encoder
  636. */
  637. void sde_encoder_misr_sign_event_notify(struct drm_encoder *drm_enc);
  638. /**
  639. * sde_encoder_register_misr_event - register or deregister MISR event
  640. * @drm_enc: pointer to drm encoder
  641. * @val: indicates register or deregister
  642. */
  643. static inline int sde_encoder_register_misr_event(struct drm_encoder *drm_enc, bool val)
  644. {
  645. struct sde_encoder_virt *sde_enc = NULL;
  646. if (!drm_enc)
  647. return -EINVAL;
  648. sde_enc = to_sde_encoder_virt(drm_enc);
  649. atomic_set(&sde_enc->misr_enable, val);
  650. /*
  651. * To setup MISR ctl reg, set misr_reconfigure as true.
  652. * MISR is calculated for the specific number of frames.
  653. */
  654. if (atomic_read(&sde_enc->misr_enable)) {
  655. sde_enc->misr_reconfigure = true;
  656. sde_enc->misr_frame_count = 1;
  657. }
  658. return 0;
  659. }
  660. #endif /* __SDE_ENCODER_H__ */