dp_main.c 199 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_api.h>
  24. #include <hif.h>
  25. #include <htt.h>
  26. #include <wdi_event.h>
  27. #include <queue.h>
  28. #include "dp_htt.h"
  29. #include "dp_types.h"
  30. #include "dp_internal.h"
  31. #include "dp_tx.h"
  32. #include "dp_tx_desc.h"
  33. #include "dp_rx.h"
  34. #include <cdp_txrx_handle.h>
  35. #include <wlan_cfg.h>
  36. #include "cdp_txrx_cmn_struct.h"
  37. #include "cdp_txrx_stats_struct.h"
  38. #include <qdf_util.h>
  39. #include "dp_peer.h"
  40. #include "dp_rx_mon.h"
  41. #include "htt_stats.h"
  42. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  43. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  44. #include "cdp_txrx_flow_ctrl_v2.h"
  45. #else
  46. static inline void
  47. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  48. {
  49. return;
  50. }
  51. #endif
  52. #include "dp_ipa.h"
  53. #ifdef CONFIG_MCL
  54. static void dp_service_mon_rings(void *arg);
  55. #ifndef REMOVE_PKT_LOG
  56. #include <pktlog_ac_api.h>
  57. #include <pktlog_ac.h>
  58. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn);
  59. #endif
  60. #endif
  61. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  62. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  63. uint8_t *peer_mac_addr);
  64. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  65. #define DP_INTR_POLL_TIMER_MS 10
  66. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  67. #define DP_MCS_LENGTH (6*MAX_MCS)
  68. #define DP_NSS_LENGTH (6*SS_COUNT)
  69. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  70. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  71. #define DP_MAX_MCS_STRING_LEN 30
  72. #define DP_CURR_FW_STATS_AVAIL 19
  73. #define DP_HTT_DBG_EXT_STATS_MAX 256
  74. #define DP_MAX_SLEEP_TIME 100
  75. #ifdef IPA_OFFLOAD
  76. /* Exclude IPA rings from the interrupt context */
  77. #define TX_RING_MASK_VAL 0xb
  78. #define RX_RING_MASK_VAL 0x7
  79. #else
  80. #define TX_RING_MASK_VAL 0xF
  81. #define RX_RING_MASK_VAL 0xF
  82. #endif
  83. bool rx_hash = 1;
  84. qdf_declare_param(rx_hash, bool);
  85. #define STR_MAXLEN 64
  86. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  87. /* PPDU stats mask sent to FW to enable enhanced stats */
  88. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  89. /* PPDU stats mask sent to FW to support debug sniffer feature */
  90. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  91. /**
  92. * default_dscp_tid_map - Default DSCP-TID mapping
  93. *
  94. * DSCP TID
  95. * 000000 0
  96. * 001000 1
  97. * 010000 2
  98. * 011000 3
  99. * 100000 4
  100. * 101000 5
  101. * 110000 6
  102. * 111000 7
  103. */
  104. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  105. 0, 0, 0, 0, 0, 0, 0, 0,
  106. 1, 1, 1, 1, 1, 1, 1, 1,
  107. 2, 2, 2, 2, 2, 2, 2, 2,
  108. 3, 3, 3, 3, 3, 3, 3, 3,
  109. 4, 4, 4, 4, 4, 4, 4, 4,
  110. 5, 5, 5, 5, 5, 5, 5, 5,
  111. 6, 6, 6, 6, 6, 6, 6, 6,
  112. 7, 7, 7, 7, 7, 7, 7, 7,
  113. };
  114. /*
  115. * struct dp_rate_debug
  116. *
  117. * @mcs_type: print string for a given mcs
  118. * @valid: valid mcs rate?
  119. */
  120. struct dp_rate_debug {
  121. char mcs_type[DP_MAX_MCS_STRING_LEN];
  122. uint8_t valid;
  123. };
  124. #define MCS_VALID 1
  125. #define MCS_INVALID 0
  126. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  127. {
  128. {"OFDM 48 Mbps", MCS_VALID},
  129. {"OFDM 24 Mbps", MCS_VALID},
  130. {"OFDM 12 Mbps", MCS_VALID},
  131. {"OFDM 6 Mbps ", MCS_VALID},
  132. {"OFDM 54 Mbps", MCS_VALID},
  133. {"OFDM 36 Mbps", MCS_VALID},
  134. {"OFDM 18 Mbps", MCS_VALID},
  135. {"OFDM 9 Mbps ", MCS_VALID},
  136. {"INVALID ", MCS_INVALID},
  137. {"INVALID ", MCS_INVALID},
  138. {"INVALID ", MCS_INVALID},
  139. {"INVALID ", MCS_INVALID},
  140. {"INVALID ", MCS_VALID},
  141. },
  142. {
  143. {"CCK 11 Mbps Long ", MCS_VALID},
  144. {"CCK 5.5 Mbps Long ", MCS_VALID},
  145. {"CCK 2 Mbps Long ", MCS_VALID},
  146. {"CCK 1 Mbps Long ", MCS_VALID},
  147. {"CCK 11 Mbps Short ", MCS_VALID},
  148. {"CCK 5.5 Mbps Short", MCS_VALID},
  149. {"CCK 2 Mbps Short ", MCS_VALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_INVALID},
  153. {"INVALID ", MCS_INVALID},
  154. {"INVALID ", MCS_INVALID},
  155. {"INVALID ", MCS_VALID},
  156. },
  157. {
  158. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  159. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  160. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  161. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  162. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  163. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  164. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  165. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_INVALID},
  168. {"INVALID ", MCS_INVALID},
  169. {"INVALID ", MCS_INVALID},
  170. {"INVALID ", MCS_VALID},
  171. },
  172. {
  173. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  174. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  175. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  176. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  177. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  178. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  179. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  180. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  181. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  182. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  183. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  184. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  185. {"INVALID ", MCS_VALID},
  186. },
  187. {
  188. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  189. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  190. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  191. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  192. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  193. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  194. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  195. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  196. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  197. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  198. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  199. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  200. {"INVALID ", MCS_VALID},
  201. }
  202. };
  203. /**
  204. * @brief Cpu ring map types
  205. */
  206. enum dp_cpu_ring_map_types {
  207. DP_DEFAULT_MAP,
  208. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  209. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  210. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  211. DP_CPU_RING_MAP_MAX
  212. };
  213. /**
  214. * @brief Cpu to tx ring map
  215. */
  216. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  217. {0x0, 0x1, 0x2, 0x0},
  218. {0x1, 0x2, 0x1, 0x2},
  219. {0x0, 0x2, 0x0, 0x2},
  220. {0x2, 0x2, 0x2, 0x2}
  221. };
  222. /**
  223. * @brief Select the type of statistics
  224. */
  225. enum dp_stats_type {
  226. STATS_FW = 0,
  227. STATS_HOST = 1,
  228. STATS_TYPE_MAX = 2,
  229. };
  230. /**
  231. * @brief General Firmware statistics options
  232. *
  233. */
  234. enum dp_fw_stats {
  235. TXRX_FW_STATS_INVALID = -1,
  236. };
  237. /**
  238. * dp_stats_mapping_table - Firmware and Host statistics
  239. * currently supported
  240. */
  241. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  242. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  243. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  244. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  245. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  246. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  247. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  248. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  249. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  250. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  251. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  252. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  253. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  254. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  261. /* Last ENUM for HTT FW STATS */
  262. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  263. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  264. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  265. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  266. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  267. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  268. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  269. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  270. };
  271. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  272. struct cdp_peer *peer_hdl,
  273. uint8_t *mac_addr,
  274. enum cdp_txrx_ast_entry_type type,
  275. uint32_t flags)
  276. {
  277. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  278. (struct dp_peer *)peer_hdl,
  279. mac_addr,
  280. type,
  281. flags);
  282. }
  283. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  284. void *ast_entry_hdl)
  285. {
  286. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  287. qdf_spin_lock_bh(&soc->ast_lock);
  288. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  289. (struct dp_ast_entry *)ast_entry_hdl);
  290. qdf_spin_unlock_bh(&soc->ast_lock);
  291. }
  292. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  293. struct cdp_peer *peer_hdl,
  294. void *ast_entry_hdl,
  295. uint32_t flags)
  296. {
  297. int status;
  298. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  299. qdf_spin_lock_bh(&soc->ast_lock);
  300. status = dp_peer_update_ast(soc,
  301. (struct dp_peer *)peer_hdl,
  302. (struct dp_ast_entry *)ast_entry_hdl,
  303. flags);
  304. qdf_spin_unlock_bh(&soc->ast_lock);
  305. return status;
  306. }
  307. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  308. uint8_t *ast_mac_addr)
  309. {
  310. struct dp_ast_entry *ast_entry;
  311. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  312. qdf_spin_lock_bh(&soc->ast_lock);
  313. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  314. qdf_spin_unlock_bh(&soc->ast_lock);
  315. return (void *)ast_entry;
  316. }
  317. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  318. void *ast_entry_hdl)
  319. {
  320. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  321. (struct dp_ast_entry *)ast_entry_hdl);
  322. }
  323. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  324. void *ast_entry_hdl)
  325. {
  326. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  327. (struct dp_ast_entry *)ast_entry_hdl);
  328. }
  329. static void dp_peer_ast_set_type_wifi3(
  330. struct cdp_soc_t *soc_hdl,
  331. void *ast_entry_hdl,
  332. enum cdp_txrx_ast_entry_type type)
  333. {
  334. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  335. (struct dp_ast_entry *)ast_entry_hdl,
  336. type);
  337. }
  338. /**
  339. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  340. * @ring_num: ring num of the ring being queried
  341. * @grp_mask: the grp_mask array for the ring type in question.
  342. *
  343. * The grp_mask array is indexed by group number and the bit fields correspond
  344. * to ring numbers. We are finding which interrupt group a ring belongs to.
  345. *
  346. * Return: the index in the grp_mask array with the ring number.
  347. * -QDF_STATUS_E_NOENT if no entry is found
  348. */
  349. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  350. {
  351. int ext_group_num;
  352. int mask = 1 << ring_num;
  353. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  354. ext_group_num++) {
  355. if (mask & grp_mask[ext_group_num])
  356. return ext_group_num;
  357. }
  358. return -QDF_STATUS_E_NOENT;
  359. }
  360. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  361. enum hal_ring_type ring_type,
  362. int ring_num)
  363. {
  364. int *grp_mask;
  365. switch (ring_type) {
  366. case WBM2SW_RELEASE:
  367. /* dp_tx_comp_handler - soc->tx_comp_ring */
  368. if (ring_num < 3)
  369. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  370. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  371. else if (ring_num == 3) {
  372. /* sw treats this as a separate ring type */
  373. grp_mask = &soc->wlan_cfg_ctx->
  374. int_rx_wbm_rel_ring_mask[0];
  375. ring_num = 0;
  376. } else {
  377. qdf_assert(0);
  378. return -QDF_STATUS_E_NOENT;
  379. }
  380. break;
  381. case REO_EXCEPTION:
  382. /* dp_rx_err_process - &soc->reo_exception_ring */
  383. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  384. break;
  385. case REO_DST:
  386. /* dp_rx_process - soc->reo_dest_ring */
  387. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  388. break;
  389. case REO_STATUS:
  390. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  391. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  392. break;
  393. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  394. case RXDMA_MONITOR_STATUS:
  395. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  396. case RXDMA_MONITOR_DST:
  397. /* dp_mon_process */
  398. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  399. break;
  400. case RXDMA_DST:
  401. /* dp_rxdma_err_process */
  402. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  403. break;
  404. case RXDMA_BUF:
  405. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  406. break;
  407. case RXDMA_MONITOR_BUF:
  408. /* TODO: support low_thresh interrupt */
  409. return -QDF_STATUS_E_NOENT;
  410. break;
  411. case TCL_DATA:
  412. case TCL_CMD:
  413. case REO_CMD:
  414. case SW2WBM_RELEASE:
  415. case WBM_IDLE_LINK:
  416. /* normally empty SW_TO_HW rings */
  417. return -QDF_STATUS_E_NOENT;
  418. break;
  419. case TCL_STATUS:
  420. case REO_REINJECT:
  421. /* misc unused rings */
  422. return -QDF_STATUS_E_NOENT;
  423. break;
  424. case CE_SRC:
  425. case CE_DST:
  426. case CE_DST_STATUS:
  427. /* CE_rings - currently handled by hif */
  428. default:
  429. return -QDF_STATUS_E_NOENT;
  430. break;
  431. }
  432. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  433. }
  434. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  435. *ring_params, int ring_type, int ring_num)
  436. {
  437. int msi_group_number;
  438. int msi_data_count;
  439. int ret;
  440. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  441. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  442. &msi_data_count, &msi_data_start,
  443. &msi_irq_start);
  444. if (ret)
  445. return;
  446. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  447. ring_num);
  448. if (msi_group_number < 0) {
  449. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  450. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  451. ring_type, ring_num);
  452. ring_params->msi_addr = 0;
  453. ring_params->msi_data = 0;
  454. return;
  455. }
  456. if (msi_group_number > msi_data_count) {
  457. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  458. FL("2 msi_groups will share an msi; msi_group_num %d"),
  459. msi_group_number);
  460. QDF_ASSERT(0);
  461. }
  462. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  463. ring_params->msi_addr = addr_low;
  464. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  465. ring_params->msi_data = (msi_group_number % msi_data_count)
  466. + msi_data_start;
  467. ring_params->flags |= HAL_SRNG_MSI_INTR;
  468. }
  469. /**
  470. * dp_print_ast_stats() - Dump AST table contents
  471. * @soc: Datapath soc handle
  472. *
  473. * return void
  474. */
  475. #ifdef FEATURE_WDS
  476. static void dp_print_ast_stats(struct dp_soc *soc)
  477. {
  478. uint8_t i;
  479. uint8_t num_entries = 0;
  480. struct dp_vdev *vdev;
  481. struct dp_pdev *pdev;
  482. struct dp_peer *peer;
  483. struct dp_ast_entry *ase, *tmp_ase;
  484. DP_PRINT_STATS("AST Stats:");
  485. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  486. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  487. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  488. DP_PRINT_STATS("AST Table:");
  489. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  490. pdev = soc->pdev_list[i];
  491. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  492. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  493. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  494. DP_PRINT_STATS("%6d mac_addr = %pM"
  495. " peer_mac_addr = %pM"
  496. " type = %d"
  497. " next_hop = %d"
  498. " is_active = %d"
  499. " is_bss = %d"
  500. " ast_idx = %d"
  501. " pdev_id = %d"
  502. " vdev_id = %d",
  503. ++num_entries,
  504. ase->mac_addr.raw,
  505. ase->peer->mac_addr.raw,
  506. ase->type,
  507. ase->next_hop,
  508. ase->is_active,
  509. ase->is_bss,
  510. ase->ast_idx,
  511. ase->pdev_id,
  512. ase->vdev_id);
  513. }
  514. }
  515. }
  516. }
  517. }
  518. #else
  519. static void dp_print_ast_stats(struct dp_soc *soc)
  520. {
  521. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_WDS");
  522. return;
  523. }
  524. #endif
  525. /*
  526. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  527. */
  528. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  529. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  530. {
  531. void *hal_soc = soc->hal_soc;
  532. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  533. /* TODO: See if we should get align size from hal */
  534. uint32_t ring_base_align = 8;
  535. struct hal_srng_params ring_params;
  536. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  537. /* TODO: Currently hal layer takes care of endianness related settings.
  538. * See if these settings need to passed from DP layer
  539. */
  540. ring_params.flags = 0;
  541. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  542. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  543. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  544. srng->hal_srng = NULL;
  545. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  546. srng->num_entries = num_entries;
  547. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  548. soc->osdev, soc->osdev->dev, srng->alloc_size,
  549. &(srng->base_paddr_unaligned));
  550. if (!srng->base_vaddr_unaligned) {
  551. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  552. FL("alloc failed - ring_type: %d, ring_num %d"),
  553. ring_type, ring_num);
  554. return QDF_STATUS_E_NOMEM;
  555. }
  556. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  557. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  558. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  559. ((unsigned long)(ring_params.ring_base_vaddr) -
  560. (unsigned long)srng->base_vaddr_unaligned);
  561. ring_params.num_entries = num_entries;
  562. if (soc->intr_mode == DP_INTR_MSI) {
  563. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  564. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  565. FL("Using MSI for ring_type: %d, ring_num %d"),
  566. ring_type, ring_num);
  567. } else {
  568. ring_params.msi_data = 0;
  569. ring_params.msi_addr = 0;
  570. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  571. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  572. ring_type, ring_num);
  573. }
  574. /*
  575. * Setup interrupt timer and batch counter thresholds for
  576. * interrupt mitigation based on ring type
  577. */
  578. if (ring_type == REO_DST) {
  579. ring_params.intr_timer_thres_us =
  580. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  581. ring_params.intr_batch_cntr_thres_entries =
  582. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  583. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  584. ring_params.intr_timer_thres_us =
  585. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  586. ring_params.intr_batch_cntr_thres_entries =
  587. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  588. } else {
  589. ring_params.intr_timer_thres_us =
  590. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  591. ring_params.intr_batch_cntr_thres_entries =
  592. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  593. }
  594. /* Enable low threshold interrupts for rx buffer rings (regular and
  595. * monitor buffer rings.
  596. * TODO: See if this is required for any other ring
  597. */
  598. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  599. (ring_type == RXDMA_MONITOR_STATUS)) {
  600. /* TODO: Setting low threshold to 1/8th of ring size
  601. * see if this needs to be configurable
  602. */
  603. ring_params.low_threshold = num_entries >> 3;
  604. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  605. ring_params.intr_timer_thres_us = 0x1000;
  606. }
  607. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  608. mac_id, &ring_params);
  609. if (!srng->hal_srng) {
  610. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  611. srng->alloc_size,
  612. srng->base_vaddr_unaligned,
  613. srng->base_paddr_unaligned, 0);
  614. }
  615. return 0;
  616. }
  617. /**
  618. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  619. * Any buffers allocated and attached to ring entries are expected to be freed
  620. * before calling this function.
  621. */
  622. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  623. int ring_type, int ring_num)
  624. {
  625. if (!srng->hal_srng) {
  626. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  627. FL("Ring type: %d, num:%d not setup"),
  628. ring_type, ring_num);
  629. return;
  630. }
  631. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  632. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  633. srng->alloc_size,
  634. srng->base_vaddr_unaligned,
  635. srng->base_paddr_unaligned, 0);
  636. srng->hal_srng = NULL;
  637. }
  638. /* TODO: Need this interface from HIF */
  639. void *hif_get_hal_handle(void *hif_handle);
  640. /*
  641. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  642. * @dp_ctx: DP SOC handle
  643. * @budget: Number of frames/descriptors that can be processed in one shot
  644. *
  645. * Return: remaining budget/quota for the soc device
  646. */
  647. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  648. {
  649. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  650. struct dp_soc *soc = int_ctx->soc;
  651. int ring = 0;
  652. uint32_t work_done = 0;
  653. int budget = dp_budget;
  654. uint8_t tx_mask = int_ctx->tx_ring_mask;
  655. uint8_t rx_mask = int_ctx->rx_ring_mask;
  656. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  657. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  658. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  659. uint32_t remaining_quota = dp_budget;
  660. struct dp_pdev *pdev = NULL;
  661. /* Process Tx completion interrupts first to return back buffers */
  662. while (tx_mask) {
  663. if (tx_mask & 0x1) {
  664. work_done = dp_tx_comp_handler(soc,
  665. soc->tx_comp_ring[ring].hal_srng,
  666. remaining_quota);
  667. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  668. "tx mask 0x%x ring %d, budget %d, work_done %d",
  669. tx_mask, ring, budget, work_done);
  670. budget -= work_done;
  671. if (budget <= 0)
  672. goto budget_done;
  673. remaining_quota = budget;
  674. }
  675. tx_mask = tx_mask >> 1;
  676. ring++;
  677. }
  678. /* Process REO Exception ring interrupt */
  679. if (rx_err_mask) {
  680. work_done = dp_rx_err_process(soc,
  681. soc->reo_exception_ring.hal_srng,
  682. remaining_quota);
  683. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  684. "REO Exception Ring: work_done %d budget %d",
  685. work_done, budget);
  686. budget -= work_done;
  687. if (budget <= 0) {
  688. goto budget_done;
  689. }
  690. remaining_quota = budget;
  691. }
  692. /* Process Rx WBM release ring interrupt */
  693. if (rx_wbm_rel_mask) {
  694. work_done = dp_rx_wbm_err_process(soc,
  695. soc->rx_rel_ring.hal_srng, remaining_quota);
  696. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  697. "WBM Release Ring: work_done %d budget %d",
  698. work_done, budget);
  699. budget -= work_done;
  700. if (budget <= 0) {
  701. goto budget_done;
  702. }
  703. remaining_quota = budget;
  704. }
  705. /* Process Rx interrupts */
  706. if (rx_mask) {
  707. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  708. if (rx_mask & (1 << ring)) {
  709. work_done = dp_rx_process(int_ctx,
  710. soc->reo_dest_ring[ring].hal_srng,
  711. remaining_quota);
  712. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  713. "rx mask 0x%x ring %d, work_done %d budget %d",
  714. rx_mask, ring, work_done, budget);
  715. budget -= work_done;
  716. if (budget <= 0)
  717. goto budget_done;
  718. remaining_quota = budget;
  719. }
  720. }
  721. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  722. /* Need to check on this, why is required */
  723. work_done = dp_rxdma_err_process(soc, ring,
  724. remaining_quota);
  725. budget -= work_done;
  726. }
  727. }
  728. if (reo_status_mask)
  729. dp_reo_status_ring_handler(soc);
  730. /* Process LMAC interrupts */
  731. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  732. pdev = soc->pdev_list[ring];
  733. if (pdev == NULL)
  734. continue;
  735. if (int_ctx->rx_mon_ring_mask & (1 << ring)) {
  736. work_done = dp_mon_process(soc, ring, remaining_quota);
  737. budget -= work_done;
  738. if (budget <= 0)
  739. goto budget_done;
  740. remaining_quota = budget;
  741. }
  742. if (int_ctx->rxdma2host_ring_mask & (1 << ring)) {
  743. work_done = dp_rxdma_err_process(soc, ring,
  744. remaining_quota);
  745. budget -= work_done;
  746. if (budget <= 0)
  747. goto budget_done;
  748. remaining_quota = budget;
  749. }
  750. if (int_ctx->host2rxdma_ring_mask & (1 << ring)) {
  751. union dp_rx_desc_list_elem_t *desc_list = NULL;
  752. union dp_rx_desc_list_elem_t *tail = NULL;
  753. struct dp_srng *rx_refill_buf_ring =
  754. &pdev->rx_refill_buf_ring;
  755. DP_STATS_INC(pdev, replenish.low_thresh_intrs, 1);
  756. dp_rx_buffers_replenish(soc, ring,
  757. rx_refill_buf_ring,
  758. &soc->rx_desc_buf[ring], 0,
  759. &desc_list, &tail, HAL_RX_BUF_RBM_SW3_BM);
  760. }
  761. }
  762. qdf_lro_flush(int_ctx->lro_ctx);
  763. budget_done:
  764. return dp_budget - budget;
  765. }
  766. #ifdef DP_INTR_POLL_BASED
  767. /* dp_interrupt_timer()- timer poll for interrupts
  768. *
  769. * @arg: SoC Handle
  770. *
  771. * Return:
  772. *
  773. */
  774. static void dp_interrupt_timer(void *arg)
  775. {
  776. struct dp_soc *soc = (struct dp_soc *) arg;
  777. int i;
  778. if (qdf_atomic_read(&soc->cmn_init_done)) {
  779. for (i = 0;
  780. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  781. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  782. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  783. }
  784. }
  785. /*
  786. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  787. * @txrx_soc: DP SOC handle
  788. *
  789. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  790. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  791. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  792. *
  793. * Return: 0 for success. nonzero for failure.
  794. */
  795. static QDF_STATUS dp_soc_interrupt_attach_poll(void *txrx_soc)
  796. {
  797. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  798. int i;
  799. soc->intr_mode = DP_INTR_POLL;
  800. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  801. soc->intr_ctx[i].dp_intr_id = i;
  802. soc->intr_ctx[i].tx_ring_mask =
  803. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  804. soc->intr_ctx[i].rx_ring_mask =
  805. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  806. soc->intr_ctx[i].rx_mon_ring_mask =
  807. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  808. soc->intr_ctx[i].rx_err_ring_mask =
  809. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  810. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  811. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  812. soc->intr_ctx[i].reo_status_ring_mask =
  813. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  814. soc->intr_ctx[i].rxdma2host_ring_mask =
  815. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  816. soc->intr_ctx[i].soc = soc;
  817. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  818. }
  819. qdf_timer_init(soc->osdev, &soc->int_timer,
  820. dp_interrupt_timer, (void *)soc,
  821. QDF_TIMER_TYPE_WAKE_APPS);
  822. return QDF_STATUS_SUCCESS;
  823. }
  824. #if defined(CONFIG_MCL)
  825. extern int con_mode_monitor;
  826. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  827. /*
  828. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  829. * @txrx_soc: DP SOC handle
  830. *
  831. * Call the appropriate attach function based on the mode of operation.
  832. * This is a WAR for enabling monitor mode.
  833. *
  834. * Return: 0 for success. nonzero for failure.
  835. */
  836. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  837. {
  838. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  839. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  840. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  841. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  842. "%s: Poll mode", __func__);
  843. return dp_soc_interrupt_attach_poll(txrx_soc);
  844. } else {
  845. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  846. "%s: Interrupt mode", __func__);
  847. return dp_soc_interrupt_attach(txrx_soc);
  848. }
  849. }
  850. #else
  851. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  852. {
  853. return dp_soc_interrupt_attach_poll(txrx_soc);
  854. }
  855. #endif
  856. #endif
  857. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  858. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  859. {
  860. int j;
  861. int num_irq = 0;
  862. int tx_mask =
  863. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  864. int rx_mask =
  865. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  866. int rx_mon_mask =
  867. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  868. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  869. soc->wlan_cfg_ctx, intr_ctx_num);
  870. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  871. soc->wlan_cfg_ctx, intr_ctx_num);
  872. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  873. soc->wlan_cfg_ctx, intr_ctx_num);
  874. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  875. soc->wlan_cfg_ctx, intr_ctx_num);
  876. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  877. soc->wlan_cfg_ctx, intr_ctx_num);
  878. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  879. if (tx_mask & (1 << j)) {
  880. irq_id_map[num_irq++] =
  881. (wbm2host_tx_completions_ring1 - j);
  882. }
  883. if (rx_mask & (1 << j)) {
  884. irq_id_map[num_irq++] =
  885. (reo2host_destination_ring1 - j);
  886. }
  887. if (rxdma2host_ring_mask & (1 << j)) {
  888. irq_id_map[num_irq++] =
  889. rxdma2host_destination_ring_mac1 -
  890. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  891. }
  892. if (host2rxdma_ring_mask & (1 << j)) {
  893. irq_id_map[num_irq++] =
  894. host2rxdma_host_buf_ring_mac1 -
  895. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  896. }
  897. if (rx_mon_mask & (1 << j)) {
  898. irq_id_map[num_irq++] =
  899. ppdu_end_interrupts_mac1 -
  900. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  901. irq_id_map[num_irq++] =
  902. rxdma2host_monitor_status_ring_mac1 -
  903. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  904. }
  905. if (rx_wbm_rel_ring_mask & (1 << j))
  906. irq_id_map[num_irq++] = wbm2host_rx_release;
  907. if (rx_err_ring_mask & (1 << j))
  908. irq_id_map[num_irq++] = reo2host_exception;
  909. if (reo_status_ring_mask & (1 << j))
  910. irq_id_map[num_irq++] = reo2host_status;
  911. }
  912. *num_irq_r = num_irq;
  913. }
  914. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  915. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  916. int msi_vector_count, int msi_vector_start)
  917. {
  918. int tx_mask = wlan_cfg_get_tx_ring_mask(
  919. soc->wlan_cfg_ctx, intr_ctx_num);
  920. int rx_mask = wlan_cfg_get_rx_ring_mask(
  921. soc->wlan_cfg_ctx, intr_ctx_num);
  922. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  923. soc->wlan_cfg_ctx, intr_ctx_num);
  924. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  925. soc->wlan_cfg_ctx, intr_ctx_num);
  926. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  927. soc->wlan_cfg_ctx, intr_ctx_num);
  928. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  929. soc->wlan_cfg_ctx, intr_ctx_num);
  930. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  931. soc->wlan_cfg_ctx, intr_ctx_num);
  932. unsigned int vector =
  933. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  934. int num_irq = 0;
  935. soc->intr_mode = DP_INTR_MSI;
  936. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  937. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  938. irq_id_map[num_irq++] =
  939. pld_get_msi_irq(soc->osdev->dev, vector);
  940. *num_irq_r = num_irq;
  941. }
  942. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  943. int *irq_id_map, int *num_irq)
  944. {
  945. int msi_vector_count, ret;
  946. uint32_t msi_base_data, msi_vector_start;
  947. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  948. &msi_vector_count,
  949. &msi_base_data,
  950. &msi_vector_start);
  951. if (ret)
  952. return dp_soc_interrupt_map_calculate_integrated(soc,
  953. intr_ctx_num, irq_id_map, num_irq);
  954. else
  955. dp_soc_interrupt_map_calculate_msi(soc,
  956. intr_ctx_num, irq_id_map, num_irq,
  957. msi_vector_count, msi_vector_start);
  958. }
  959. /*
  960. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  961. * @txrx_soc: DP SOC handle
  962. *
  963. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  964. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  965. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  966. *
  967. * Return: 0 for success. nonzero for failure.
  968. */
  969. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  970. {
  971. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  972. int i = 0;
  973. int num_irq = 0;
  974. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  975. int ret = 0;
  976. /* Map of IRQ ids registered with one interrupt context */
  977. int irq_id_map[HIF_MAX_GRP_IRQ];
  978. int tx_mask =
  979. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  980. int rx_mask =
  981. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  982. int rx_mon_mask =
  983. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  984. int rx_err_ring_mask =
  985. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  986. int rx_wbm_rel_ring_mask =
  987. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  988. int reo_status_ring_mask =
  989. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  990. int rxdma2host_ring_mask =
  991. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  992. int host2rxdma_ring_mask =
  993. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  994. soc->intr_ctx[i].dp_intr_id = i;
  995. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  996. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  997. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  998. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  999. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1000. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1001. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1002. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1003. soc->intr_ctx[i].soc = soc;
  1004. num_irq = 0;
  1005. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1006. &num_irq);
  1007. ret = hif_register_ext_group(soc->hif_handle,
  1008. num_irq, irq_id_map, dp_service_srngs,
  1009. &soc->intr_ctx[i], "dp_intr",
  1010. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1011. if (ret) {
  1012. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1013. FL("failed, ret = %d"), ret);
  1014. return QDF_STATUS_E_FAILURE;
  1015. }
  1016. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1017. }
  1018. hif_configure_ext_group_interrupts(soc->hif_handle);
  1019. return QDF_STATUS_SUCCESS;
  1020. }
  1021. /*
  1022. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1023. * @txrx_soc: DP SOC handle
  1024. *
  1025. * Return: void
  1026. */
  1027. static void dp_soc_interrupt_detach(void *txrx_soc)
  1028. {
  1029. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1030. int i;
  1031. if (soc->intr_mode == DP_INTR_POLL) {
  1032. qdf_timer_stop(&soc->int_timer);
  1033. qdf_timer_free(&soc->int_timer);
  1034. } else {
  1035. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1036. }
  1037. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1038. soc->intr_ctx[i].tx_ring_mask = 0;
  1039. soc->intr_ctx[i].rx_ring_mask = 0;
  1040. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1041. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1042. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1043. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1044. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1045. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1046. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1047. }
  1048. }
  1049. #define AVG_MAX_MPDUS_PER_TID 128
  1050. #define AVG_TIDS_PER_CLIENT 2
  1051. #define AVG_FLOWS_PER_TID 2
  1052. #define AVG_MSDUS_PER_FLOW 128
  1053. #define AVG_MSDUS_PER_MPDU 4
  1054. /*
  1055. * Allocate and setup link descriptor pool that will be used by HW for
  1056. * various link and queue descriptors and managed by WBM
  1057. */
  1058. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1059. {
  1060. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1061. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1062. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1063. uint32_t num_mpdus_per_link_desc =
  1064. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1065. uint32_t num_msdus_per_link_desc =
  1066. hal_num_msdus_per_link_desc(soc->hal_soc);
  1067. uint32_t num_mpdu_links_per_queue_desc =
  1068. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1069. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1070. uint32_t total_link_descs, total_mem_size;
  1071. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1072. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1073. uint32_t num_link_desc_banks;
  1074. uint32_t last_bank_size = 0;
  1075. uint32_t entry_size, num_entries;
  1076. int i;
  1077. uint32_t desc_id = 0;
  1078. /* Only Tx queue descriptors are allocated from common link descriptor
  1079. * pool Rx queue descriptors are not included in this because (REO queue
  1080. * extension descriptors) they are expected to be allocated contiguously
  1081. * with REO queue descriptors
  1082. */
  1083. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1084. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1085. num_mpdu_queue_descs = num_mpdu_link_descs /
  1086. num_mpdu_links_per_queue_desc;
  1087. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1088. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1089. num_msdus_per_link_desc;
  1090. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1091. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1092. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1093. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1094. /* Round up to power of 2 */
  1095. total_link_descs = 1;
  1096. while (total_link_descs < num_entries)
  1097. total_link_descs <<= 1;
  1098. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1099. FL("total_link_descs: %u, link_desc_size: %d"),
  1100. total_link_descs, link_desc_size);
  1101. total_mem_size = total_link_descs * link_desc_size;
  1102. total_mem_size += link_desc_align;
  1103. if (total_mem_size <= max_alloc_size) {
  1104. num_link_desc_banks = 0;
  1105. last_bank_size = total_mem_size;
  1106. } else {
  1107. num_link_desc_banks = (total_mem_size) /
  1108. (max_alloc_size - link_desc_align);
  1109. last_bank_size = total_mem_size %
  1110. (max_alloc_size - link_desc_align);
  1111. }
  1112. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1113. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1114. total_mem_size, num_link_desc_banks);
  1115. for (i = 0; i < num_link_desc_banks; i++) {
  1116. soc->link_desc_banks[i].base_vaddr_unaligned =
  1117. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1118. max_alloc_size,
  1119. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1120. soc->link_desc_banks[i].size = max_alloc_size;
  1121. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1122. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1123. ((unsigned long)(
  1124. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1125. link_desc_align));
  1126. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1127. soc->link_desc_banks[i].base_paddr_unaligned) +
  1128. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1129. (unsigned long)(
  1130. soc->link_desc_banks[i].base_vaddr_unaligned));
  1131. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1132. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1133. FL("Link descriptor memory alloc failed"));
  1134. goto fail;
  1135. }
  1136. }
  1137. if (last_bank_size) {
  1138. /* Allocate last bank in case total memory required is not exact
  1139. * multiple of max_alloc_size
  1140. */
  1141. soc->link_desc_banks[i].base_vaddr_unaligned =
  1142. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1143. last_bank_size,
  1144. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1145. soc->link_desc_banks[i].size = last_bank_size;
  1146. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1147. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1148. ((unsigned long)(
  1149. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1150. link_desc_align));
  1151. soc->link_desc_banks[i].base_paddr =
  1152. (unsigned long)(
  1153. soc->link_desc_banks[i].base_paddr_unaligned) +
  1154. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1155. (unsigned long)(
  1156. soc->link_desc_banks[i].base_vaddr_unaligned));
  1157. }
  1158. /* Allocate and setup link descriptor idle list for HW internal use */
  1159. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1160. total_mem_size = entry_size * total_link_descs;
  1161. if (total_mem_size <= max_alloc_size) {
  1162. void *desc;
  1163. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1164. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1165. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1166. FL("Link desc idle ring setup failed"));
  1167. goto fail;
  1168. }
  1169. hal_srng_access_start_unlocked(soc->hal_soc,
  1170. soc->wbm_idle_link_ring.hal_srng);
  1171. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1172. soc->link_desc_banks[i].base_paddr; i++) {
  1173. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1174. ((unsigned long)(
  1175. soc->link_desc_banks[i].base_vaddr) -
  1176. (unsigned long)(
  1177. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1178. / link_desc_size;
  1179. unsigned long paddr = (unsigned long)(
  1180. soc->link_desc_banks[i].base_paddr);
  1181. while (num_entries && (desc = hal_srng_src_get_next(
  1182. soc->hal_soc,
  1183. soc->wbm_idle_link_ring.hal_srng))) {
  1184. hal_set_link_desc_addr(desc,
  1185. LINK_DESC_COOKIE(desc_id, i), paddr);
  1186. num_entries--;
  1187. desc_id++;
  1188. paddr += link_desc_size;
  1189. }
  1190. }
  1191. hal_srng_access_end_unlocked(soc->hal_soc,
  1192. soc->wbm_idle_link_ring.hal_srng);
  1193. } else {
  1194. uint32_t num_scatter_bufs;
  1195. uint32_t num_entries_per_buf;
  1196. uint32_t rem_entries;
  1197. uint8_t *scatter_buf_ptr;
  1198. uint16_t scatter_buf_num;
  1199. soc->wbm_idle_scatter_buf_size =
  1200. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1201. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1202. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1203. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1204. soc->hal_soc, total_mem_size,
  1205. soc->wbm_idle_scatter_buf_size);
  1206. for (i = 0; i < num_scatter_bufs; i++) {
  1207. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1208. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1209. soc->wbm_idle_scatter_buf_size,
  1210. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1211. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1212. QDF_TRACE(QDF_MODULE_ID_DP,
  1213. QDF_TRACE_LEVEL_ERROR,
  1214. FL("Scatter list memory alloc failed"));
  1215. goto fail;
  1216. }
  1217. }
  1218. /* Populate idle list scatter buffers with link descriptor
  1219. * pointers
  1220. */
  1221. scatter_buf_num = 0;
  1222. scatter_buf_ptr = (uint8_t *)(
  1223. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1224. rem_entries = num_entries_per_buf;
  1225. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1226. soc->link_desc_banks[i].base_paddr; i++) {
  1227. uint32_t num_link_descs =
  1228. (soc->link_desc_banks[i].size -
  1229. ((unsigned long)(
  1230. soc->link_desc_banks[i].base_vaddr) -
  1231. (unsigned long)(
  1232. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1233. / link_desc_size;
  1234. unsigned long paddr = (unsigned long)(
  1235. soc->link_desc_banks[i].base_paddr);
  1236. while (num_link_descs) {
  1237. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1238. LINK_DESC_COOKIE(desc_id, i), paddr);
  1239. num_link_descs--;
  1240. desc_id++;
  1241. paddr += link_desc_size;
  1242. rem_entries--;
  1243. if (rem_entries) {
  1244. scatter_buf_ptr += entry_size;
  1245. } else {
  1246. rem_entries = num_entries_per_buf;
  1247. scatter_buf_num++;
  1248. if (scatter_buf_num >= num_scatter_bufs)
  1249. break;
  1250. scatter_buf_ptr = (uint8_t *)(
  1251. soc->wbm_idle_scatter_buf_base_vaddr[
  1252. scatter_buf_num]);
  1253. }
  1254. }
  1255. }
  1256. /* Setup link descriptor idle list in HW */
  1257. hal_setup_link_idle_list(soc->hal_soc,
  1258. soc->wbm_idle_scatter_buf_base_paddr,
  1259. soc->wbm_idle_scatter_buf_base_vaddr,
  1260. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1261. (uint32_t)(scatter_buf_ptr -
  1262. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1263. scatter_buf_num-1])), total_link_descs);
  1264. }
  1265. return 0;
  1266. fail:
  1267. if (soc->wbm_idle_link_ring.hal_srng) {
  1268. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1269. WBM_IDLE_LINK, 0);
  1270. }
  1271. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1272. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1273. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1274. soc->wbm_idle_scatter_buf_size,
  1275. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1276. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1277. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1278. }
  1279. }
  1280. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1281. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1282. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1283. soc->link_desc_banks[i].size,
  1284. soc->link_desc_banks[i].base_vaddr_unaligned,
  1285. soc->link_desc_banks[i].base_paddr_unaligned,
  1286. 0);
  1287. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1288. }
  1289. }
  1290. return QDF_STATUS_E_FAILURE;
  1291. }
  1292. /*
  1293. * Free link descriptor pool that was setup HW
  1294. */
  1295. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1296. {
  1297. int i;
  1298. if (soc->wbm_idle_link_ring.hal_srng) {
  1299. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1300. WBM_IDLE_LINK, 0);
  1301. }
  1302. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1303. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1304. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1305. soc->wbm_idle_scatter_buf_size,
  1306. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1307. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1308. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1309. }
  1310. }
  1311. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1312. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1313. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1314. soc->link_desc_banks[i].size,
  1315. soc->link_desc_banks[i].base_vaddr_unaligned,
  1316. soc->link_desc_banks[i].base_paddr_unaligned,
  1317. 0);
  1318. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1319. }
  1320. }
  1321. }
  1322. /* TODO: Following should be configurable */
  1323. #define WBM_RELEASE_RING_SIZE 64
  1324. #define TCL_CMD_RING_SIZE 32
  1325. #define TCL_STATUS_RING_SIZE 32
  1326. #if defined(QCA_WIFI_QCA6290)
  1327. #define REO_DST_RING_SIZE 1024
  1328. #else
  1329. #define REO_DST_RING_SIZE 2048
  1330. #endif
  1331. #define REO_REINJECT_RING_SIZE 32
  1332. #define RX_RELEASE_RING_SIZE 1024
  1333. #define REO_EXCEPTION_RING_SIZE 128
  1334. #define REO_CMD_RING_SIZE 64
  1335. #define REO_STATUS_RING_SIZE 128
  1336. #define RXDMA_BUF_RING_SIZE 1024
  1337. #define RXDMA_REFILL_RING_SIZE 4096
  1338. #define RXDMA_MONITOR_BUF_RING_SIZE 4096
  1339. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  1340. #define RXDMA_MONITOR_STATUS_RING_SIZE 1024
  1341. #define RXDMA_MONITOR_DESC_RING_SIZE 4096
  1342. #define RXDMA_ERR_DST_RING_SIZE 1024
  1343. /*
  1344. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1345. * @soc: Datapath SOC handle
  1346. *
  1347. * This is a timer function used to age out stale WDS nodes from
  1348. * AST table
  1349. */
  1350. #ifdef FEATURE_WDS
  1351. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1352. {
  1353. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1354. struct dp_pdev *pdev;
  1355. struct dp_vdev *vdev;
  1356. struct dp_peer *peer;
  1357. struct dp_ast_entry *ase, *temp_ase;
  1358. int i;
  1359. qdf_spin_lock_bh(&soc->ast_lock);
  1360. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1361. pdev = soc->pdev_list[i];
  1362. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1363. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1364. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1365. /*
  1366. * Do not expire static ast entries
  1367. * and HM WDS entries
  1368. */
  1369. if (ase->type ==
  1370. CDP_TXRX_AST_TYPE_STATIC ||
  1371. ase->type ==
  1372. CDP_TXRX_AST_TYPE_WDS_HM)
  1373. continue;
  1374. if (ase->is_active) {
  1375. ase->is_active = FALSE;
  1376. continue;
  1377. }
  1378. DP_STATS_INC(soc, ast.aged_out, 1);
  1379. dp_peer_del_ast(soc, ase);
  1380. }
  1381. }
  1382. }
  1383. }
  1384. qdf_spin_unlock_bh(&soc->ast_lock);
  1385. if (qdf_atomic_read(&soc->cmn_init_done))
  1386. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1387. }
  1388. /*
  1389. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1390. * @soc: Datapath SOC handle
  1391. *
  1392. * Return: None
  1393. */
  1394. static void dp_soc_wds_attach(struct dp_soc *soc)
  1395. {
  1396. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1397. dp_wds_aging_timer_fn, (void *)soc,
  1398. QDF_TIMER_TYPE_WAKE_APPS);
  1399. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1400. }
  1401. /*
  1402. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1403. * @txrx_soc: DP SOC handle
  1404. *
  1405. * Return: None
  1406. */
  1407. static void dp_soc_wds_detach(struct dp_soc *soc)
  1408. {
  1409. qdf_timer_stop(&soc->wds_aging_timer);
  1410. qdf_timer_free(&soc->wds_aging_timer);
  1411. }
  1412. #else
  1413. static void dp_soc_wds_attach(struct dp_soc *soc)
  1414. {
  1415. }
  1416. static void dp_soc_wds_detach(struct dp_soc *soc)
  1417. {
  1418. }
  1419. #endif
  1420. /*
  1421. * dp_soc_reset_ring_map() - Reset cpu ring map
  1422. * @soc: Datapath soc handler
  1423. *
  1424. * This api resets the default cpu ring map
  1425. */
  1426. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1427. {
  1428. uint8_t i;
  1429. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1430. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1431. if (nss_config == 1) {
  1432. /*
  1433. * Setting Tx ring map for one nss offloaded radio
  1434. */
  1435. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1436. } else if (nss_config == 2) {
  1437. /*
  1438. * Setting Tx ring for two nss offloaded radios
  1439. */
  1440. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1441. } else {
  1442. /*
  1443. * Setting Tx ring map for all nss offloaded radios
  1444. */
  1445. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1446. }
  1447. }
  1448. }
  1449. /*
  1450. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1451. * @dp_soc - DP soc handle
  1452. * @ring_type - ring type
  1453. * @ring_num - ring_num
  1454. *
  1455. * return 0 or 1
  1456. */
  1457. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1458. {
  1459. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1460. uint8_t status = 0;
  1461. switch (ring_type) {
  1462. case WBM2SW_RELEASE:
  1463. case REO_DST:
  1464. case RXDMA_BUF:
  1465. status = ((nss_config) & (1 << ring_num));
  1466. break;
  1467. default:
  1468. break;
  1469. }
  1470. return status;
  1471. }
  1472. /*
  1473. * dp_soc_reset_intr_mask() - reset interrupt mask
  1474. * @dp_soc - DP Soc handle
  1475. *
  1476. * Return: Return void
  1477. */
  1478. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1479. {
  1480. uint8_t j;
  1481. int *grp_mask = NULL;
  1482. int group_number, mask, num_ring;
  1483. /* number of tx ring */
  1484. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1485. /*
  1486. * group mask for tx completion ring.
  1487. */
  1488. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1489. /* loop and reset the mask for only offloaded ring */
  1490. for (j = 0; j < num_ring; j++) {
  1491. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1492. continue;
  1493. }
  1494. /*
  1495. * Group number corresponding to tx offloaded ring.
  1496. */
  1497. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1498. if (group_number < 0) {
  1499. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1500. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1501. WBM2SW_RELEASE, j);
  1502. return;
  1503. }
  1504. /* reset the tx mask for offloaded ring */
  1505. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1506. mask &= (~(1 << j));
  1507. /*
  1508. * reset the interrupt mask for offloaded ring.
  1509. */
  1510. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1511. }
  1512. /* number of rx rings */
  1513. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1514. /*
  1515. * group mask for reo destination ring.
  1516. */
  1517. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1518. /* loop and reset the mask for only offloaded ring */
  1519. for (j = 0; j < num_ring; j++) {
  1520. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1521. continue;
  1522. }
  1523. /*
  1524. * Group number corresponding to rx offloaded ring.
  1525. */
  1526. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1527. if (group_number < 0) {
  1528. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1529. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1530. REO_DST, j);
  1531. return;
  1532. }
  1533. /* set the interrupt mask for offloaded ring */
  1534. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1535. mask &= (~(1 << j));
  1536. /*
  1537. * set the interrupt mask to zero for rx offloaded radio.
  1538. */
  1539. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1540. }
  1541. /*
  1542. * group mask for Rx buffer refill ring
  1543. */
  1544. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1545. /* loop and reset the mask for only offloaded ring */
  1546. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1547. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1548. continue;
  1549. }
  1550. /*
  1551. * Group number corresponding to rx offloaded ring.
  1552. */
  1553. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1554. if (group_number < 0) {
  1555. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1556. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1557. REO_DST, j);
  1558. return;
  1559. }
  1560. /* set the interrupt mask for offloaded ring */
  1561. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1562. group_number);
  1563. mask &= (~(1 << j));
  1564. /*
  1565. * set the interrupt mask to zero for rx offloaded radio.
  1566. */
  1567. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1568. group_number, mask);
  1569. }
  1570. }
  1571. #ifdef IPA_OFFLOAD
  1572. /**
  1573. * dp_reo_remap_config() - configure reo remap register value based
  1574. * nss configuration.
  1575. * based on offload_radio value below remap configuration
  1576. * get applied.
  1577. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1578. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1579. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1580. * 3 - both Radios handled by NSS (remap not required)
  1581. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1582. *
  1583. * @remap1: output parameter indicates reo remap 1 register value
  1584. * @remap2: output parameter indicates reo remap 2 register value
  1585. * Return: bool type, true if remap is configured else false.
  1586. */
  1587. static bool dp_reo_remap_config(struct dp_soc *soc,
  1588. uint32_t *remap1,
  1589. uint32_t *remap2)
  1590. {
  1591. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1592. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1593. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1594. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1595. return true;
  1596. }
  1597. #else
  1598. static bool dp_reo_remap_config(struct dp_soc *soc,
  1599. uint32_t *remap1,
  1600. uint32_t *remap2)
  1601. {
  1602. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1603. switch (offload_radio) {
  1604. case 0:
  1605. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1606. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1607. (0x3 << 18) | (0x4 << 21)) << 8;
  1608. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1609. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1610. (0x3 << 18) | (0x4 << 21)) << 8;
  1611. break;
  1612. case 1:
  1613. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1614. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1615. (0x2 << 18) | (0x3 << 21)) << 8;
  1616. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1617. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1618. (0x4 << 18) | (0x2 << 21)) << 8;
  1619. break;
  1620. case 2:
  1621. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1622. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1623. (0x1 << 18) | (0x3 << 21)) << 8;
  1624. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1625. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1626. (0x4 << 18) | (0x1 << 21)) << 8;
  1627. break;
  1628. case 3:
  1629. /* return false if both radios are offloaded to NSS */
  1630. return false;
  1631. }
  1632. return true;
  1633. }
  1634. #endif
  1635. /*
  1636. * dp_reo_frag_dst_set() - configure reo register to set the
  1637. * fragment destination ring
  1638. * @soc : Datapath soc
  1639. * @frag_dst_ring : output parameter to set fragment destination ring
  1640. *
  1641. * Based on offload_radio below fragment destination rings is selected
  1642. * 0 - TCL
  1643. * 1 - SW1
  1644. * 2 - SW2
  1645. * 3 - SW3
  1646. * 4 - SW4
  1647. * 5 - Release
  1648. * 6 - FW
  1649. * 7 - alternate select
  1650. *
  1651. * return: void
  1652. */
  1653. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1654. {
  1655. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1656. switch (offload_radio) {
  1657. case 0:
  1658. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1659. break;
  1660. case 3:
  1661. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1662. break;
  1663. default:
  1664. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1665. FL("dp_reo_frag_dst_set invalid offload radio config"));
  1666. break;
  1667. }
  1668. }
  1669. /*
  1670. * dp_soc_cmn_setup() - Common SoC level initializion
  1671. * @soc: Datapath SOC handle
  1672. *
  1673. * This is an internal function used to setup common SOC data structures,
  1674. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1675. */
  1676. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1677. {
  1678. int i;
  1679. struct hal_reo_params reo_params;
  1680. int tx_ring_size;
  1681. int tx_comp_ring_size;
  1682. if (qdf_atomic_read(&soc->cmn_init_done))
  1683. return 0;
  1684. if (dp_peer_find_attach(soc))
  1685. goto fail0;
  1686. if (dp_hw_link_desc_pool_setup(soc))
  1687. goto fail1;
  1688. /* Setup SRNG rings */
  1689. /* Common rings */
  1690. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1691. WBM_RELEASE_RING_SIZE)) {
  1692. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1693. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1694. goto fail1;
  1695. }
  1696. soc->num_tcl_data_rings = 0;
  1697. /* Tx data rings */
  1698. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1699. soc->num_tcl_data_rings =
  1700. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1701. tx_comp_ring_size =
  1702. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1703. tx_ring_size =
  1704. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1705. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1706. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1707. TCL_DATA, i, 0, tx_ring_size)) {
  1708. QDF_TRACE(QDF_MODULE_ID_DP,
  1709. QDF_TRACE_LEVEL_ERROR,
  1710. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1711. goto fail1;
  1712. }
  1713. /*
  1714. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1715. * count
  1716. */
  1717. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  1718. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  1719. QDF_TRACE(QDF_MODULE_ID_DP,
  1720. QDF_TRACE_LEVEL_ERROR,
  1721. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  1722. goto fail1;
  1723. }
  1724. }
  1725. } else {
  1726. /* This will be incremented during per pdev ring setup */
  1727. soc->num_tcl_data_rings = 0;
  1728. }
  1729. if (dp_tx_soc_attach(soc)) {
  1730. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1731. FL("dp_tx_soc_attach failed"));
  1732. goto fail1;
  1733. }
  1734. /* TCL command and status rings */
  1735. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  1736. TCL_CMD_RING_SIZE)) {
  1737. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1738. FL("dp_srng_setup failed for tcl_cmd_ring"));
  1739. goto fail1;
  1740. }
  1741. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  1742. TCL_STATUS_RING_SIZE)) {
  1743. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1744. FL("dp_srng_setup failed for tcl_status_ring"));
  1745. goto fail1;
  1746. }
  1747. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  1748. * descriptors
  1749. */
  1750. /* Rx data rings */
  1751. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1752. soc->num_reo_dest_rings =
  1753. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1754. QDF_TRACE(QDF_MODULE_ID_DP,
  1755. QDF_TRACE_LEVEL_ERROR,
  1756. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  1757. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1758. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  1759. i, 0, REO_DST_RING_SIZE)) {
  1760. QDF_TRACE(QDF_MODULE_ID_DP,
  1761. QDF_TRACE_LEVEL_ERROR,
  1762. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  1763. goto fail1;
  1764. }
  1765. }
  1766. } else {
  1767. /* This will be incremented during per pdev ring setup */
  1768. soc->num_reo_dest_rings = 0;
  1769. }
  1770. /* LMAC RxDMA to SW Rings configuration */
  1771. if (!wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  1772. /* Only valid for MCL */
  1773. struct dp_pdev *pdev = soc->pdev_list[0];
  1774. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  1775. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  1776. RXDMA_DST, 0, i, RXDMA_ERR_DST_RING_SIZE)) {
  1777. QDF_TRACE(QDF_MODULE_ID_DP,
  1778. QDF_TRACE_LEVEL_ERROR,
  1779. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  1780. goto fail1;
  1781. }
  1782. }
  1783. }
  1784. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  1785. /* REO reinjection ring */
  1786. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  1787. REO_REINJECT_RING_SIZE)) {
  1788. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1789. FL("dp_srng_setup failed for reo_reinject_ring"));
  1790. goto fail1;
  1791. }
  1792. /* Rx release ring */
  1793. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  1794. RX_RELEASE_RING_SIZE)) {
  1795. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1796. FL("dp_srng_setup failed for rx_rel_ring"));
  1797. goto fail1;
  1798. }
  1799. /* Rx exception ring */
  1800. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  1801. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  1802. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1803. FL("dp_srng_setup failed for reo_exception_ring"));
  1804. goto fail1;
  1805. }
  1806. /* REO command and status rings */
  1807. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  1808. REO_CMD_RING_SIZE)) {
  1809. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1810. FL("dp_srng_setup failed for reo_cmd_ring"));
  1811. goto fail1;
  1812. }
  1813. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  1814. TAILQ_INIT(&soc->rx.reo_cmd_list);
  1815. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  1816. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  1817. REO_STATUS_RING_SIZE)) {
  1818. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1819. FL("dp_srng_setup failed for reo_status_ring"));
  1820. goto fail1;
  1821. }
  1822. qdf_spinlock_create(&soc->ast_lock);
  1823. dp_soc_wds_attach(soc);
  1824. /* Reset the cpu ring map if radio is NSS offloaded */
  1825. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1826. dp_soc_reset_cpu_ring_map(soc);
  1827. dp_soc_reset_intr_mask(soc);
  1828. }
  1829. /* Setup HW REO */
  1830. qdf_mem_zero(&reo_params, sizeof(reo_params));
  1831. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1832. /*
  1833. * Reo ring remap is not required if both radios
  1834. * are offloaded to NSS
  1835. */
  1836. if (!dp_reo_remap_config(soc,
  1837. &reo_params.remap1,
  1838. &reo_params.remap2))
  1839. goto out;
  1840. reo_params.rx_hash_enabled = true;
  1841. }
  1842. /* setup the global rx defrag waitlist */
  1843. TAILQ_INIT(&soc->rx.defrag.waitlist);
  1844. soc->rx.defrag.timeout_ms =
  1845. wlan_cfg_get_rx_defrag_min_timeout(soc->wlan_cfg_ctx);
  1846. soc->rx.flags.defrag_timeout_check =
  1847. wlan_cfg_get_defrag_timeout_check(soc->wlan_cfg_ctx);
  1848. out:
  1849. /*
  1850. * set the fragment destination ring
  1851. */
  1852. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  1853. hal_reo_setup(soc->hal_soc, &reo_params);
  1854. qdf_atomic_set(&soc->cmn_init_done, 1);
  1855. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  1856. return 0;
  1857. fail1:
  1858. /*
  1859. * Cleanup will be done as part of soc_detach, which will
  1860. * be called on pdev attach failure
  1861. */
  1862. fail0:
  1863. return QDF_STATUS_E_FAILURE;
  1864. }
  1865. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  1866. static void dp_lro_hash_setup(struct dp_soc *soc)
  1867. {
  1868. struct cdp_lro_hash_config lro_hash;
  1869. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  1870. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1871. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1872. FL("LRO disabled RX hash disabled"));
  1873. return;
  1874. }
  1875. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  1876. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  1877. lro_hash.lro_enable = 1;
  1878. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  1879. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  1880. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  1881. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  1882. }
  1883. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  1884. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  1885. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1886. LRO_IPV4_SEED_ARR_SZ));
  1887. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  1888. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1889. LRO_IPV6_SEED_ARR_SZ));
  1890. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  1891. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  1892. lro_hash.lro_enable, lro_hash.tcp_flag,
  1893. lro_hash.tcp_flag_mask);
  1894. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1895. QDF_TRACE_LEVEL_ERROR,
  1896. (void *)lro_hash.toeplitz_hash_ipv4,
  1897. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1898. LRO_IPV4_SEED_ARR_SZ));
  1899. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1900. QDF_TRACE_LEVEL_ERROR,
  1901. (void *)lro_hash.toeplitz_hash_ipv6,
  1902. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1903. LRO_IPV6_SEED_ARR_SZ));
  1904. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  1905. if (soc->cdp_soc.ol_ops->lro_hash_config)
  1906. (void)soc->cdp_soc.ol_ops->lro_hash_config
  1907. (soc->ctrl_psoc, &lro_hash);
  1908. }
  1909. /*
  1910. * dp_rxdma_ring_setup() - configure the RX DMA rings
  1911. * @soc: data path SoC handle
  1912. * @pdev: Physical device handle
  1913. *
  1914. * Return: 0 - success, > 0 - failure
  1915. */
  1916. #ifdef QCA_HOST2FW_RXBUF_RING
  1917. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1918. struct dp_pdev *pdev)
  1919. {
  1920. int max_mac_rings =
  1921. wlan_cfg_get_num_mac_rings
  1922. (pdev->wlan_cfg_ctx);
  1923. int i;
  1924. for (i = 0; i < max_mac_rings; i++) {
  1925. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1926. "%s: pdev_id %d mac_id %d\n",
  1927. __func__, pdev->pdev_id, i);
  1928. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  1929. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  1930. QDF_TRACE(QDF_MODULE_ID_DP,
  1931. QDF_TRACE_LEVEL_ERROR,
  1932. FL("failed rx mac ring setup"));
  1933. return QDF_STATUS_E_FAILURE;
  1934. }
  1935. }
  1936. return QDF_STATUS_SUCCESS;
  1937. }
  1938. #else
  1939. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1940. struct dp_pdev *pdev)
  1941. {
  1942. return QDF_STATUS_SUCCESS;
  1943. }
  1944. #endif
  1945. /**
  1946. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  1947. * @pdev - DP_PDEV handle
  1948. *
  1949. * Return: void
  1950. */
  1951. static inline void
  1952. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  1953. {
  1954. uint8_t map_id;
  1955. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  1956. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  1957. sizeof(default_dscp_tid_map));
  1958. }
  1959. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  1960. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  1961. pdev->dscp_tid_map[map_id],
  1962. map_id);
  1963. }
  1964. }
  1965. #ifdef QCA_SUPPORT_SON
  1966. /**
  1967. * dp_mark_peer_inact(): Update peer inactivity status
  1968. * @peer_handle - datapath peer handle
  1969. *
  1970. * Return: void
  1971. */
  1972. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  1973. {
  1974. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1975. struct dp_pdev *pdev;
  1976. struct dp_soc *soc;
  1977. bool inactive_old;
  1978. if (!peer)
  1979. return;
  1980. pdev = peer->vdev->pdev;
  1981. soc = pdev->soc;
  1982. inactive_old = peer->peer_bs_inact_flag == 1;
  1983. if (!inactive)
  1984. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  1985. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  1986. if (inactive_old != inactive) {
  1987. /**
  1988. * Note: a node lookup can happen in RX datapath context
  1989. * when a node changes from inactive to active (at most once
  1990. * per inactivity timeout threshold)
  1991. */
  1992. if (soc->cdp_soc.ol_ops->record_act_change) {
  1993. soc->cdp_soc.ol_ops->record_act_change(pdev->osif_pdev,
  1994. peer->mac_addr.raw, !inactive);
  1995. }
  1996. }
  1997. }
  1998. /**
  1999. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  2000. *
  2001. * Periodically checks the inactivity status
  2002. */
  2003. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2004. {
  2005. struct dp_pdev *pdev;
  2006. struct dp_vdev *vdev;
  2007. struct dp_peer *peer;
  2008. struct dp_soc *soc;
  2009. int i;
  2010. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2011. qdf_spin_lock(&soc->peer_ref_mutex);
  2012. for (i = 0; i < soc->pdev_count; i++) {
  2013. pdev = soc->pdev_list[i];
  2014. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2015. if (vdev->opmode != wlan_op_mode_ap)
  2016. continue;
  2017. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2018. if (!peer->authorize) {
  2019. /**
  2020. * Inactivity check only interested in
  2021. * connected node
  2022. */
  2023. continue;
  2024. }
  2025. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2026. /**
  2027. * This check ensures we do not wait extra long
  2028. * due to the potential race condition
  2029. */
  2030. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2031. }
  2032. if (peer->peer_bs_inact > 0) {
  2033. /* Do not let it wrap around */
  2034. peer->peer_bs_inact--;
  2035. }
  2036. if (peer->peer_bs_inact == 0)
  2037. dp_mark_peer_inact(peer, true);
  2038. }
  2039. }
  2040. }
  2041. qdf_spin_unlock(&soc->peer_ref_mutex);
  2042. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2043. soc->pdev_bs_inact_interval * 1000);
  2044. }
  2045. /**
  2046. * dp_free_inact_timer(): free inact timer
  2047. * @timer - inact timer handle
  2048. *
  2049. * Return: bool
  2050. */
  2051. void dp_free_inact_timer(struct dp_soc *soc)
  2052. {
  2053. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2054. }
  2055. #else
  2056. void dp_mark_peer_inact(void *peer, bool inactive)
  2057. {
  2058. return;
  2059. }
  2060. void dp_free_inact_timer(struct dp_soc *soc)
  2061. {
  2062. return;
  2063. }
  2064. #endif
  2065. #ifdef IPA_OFFLOAD
  2066. /**
  2067. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2068. * @soc: data path instance
  2069. * @pdev: core txrx pdev context
  2070. *
  2071. * Return: QDF_STATUS_SUCCESS: success
  2072. * QDF_STATUS_E_RESOURCES: Error return
  2073. */
  2074. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2075. struct dp_pdev *pdev)
  2076. {
  2077. /* Setup second Rx refill buffer ring */
  2078. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2079. IPA_RX_REFILL_BUF_RING_IDX,
  2080. pdev->pdev_id, RXDMA_REFILL_RING_SIZE)) {
  2081. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2082. FL("dp_srng_setup failed second rx refill ring"));
  2083. return QDF_STATUS_E_FAILURE;
  2084. }
  2085. return QDF_STATUS_SUCCESS;
  2086. }
  2087. /**
  2088. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2089. * @soc: data path instance
  2090. * @pdev: core txrx pdev context
  2091. *
  2092. * Return: void
  2093. */
  2094. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2095. struct dp_pdev *pdev)
  2096. {
  2097. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2098. IPA_RX_REFILL_BUF_RING_IDX);
  2099. }
  2100. #else
  2101. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2102. struct dp_pdev *pdev)
  2103. {
  2104. return QDF_STATUS_SUCCESS;
  2105. }
  2106. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2107. struct dp_pdev *pdev)
  2108. {
  2109. }
  2110. #endif
  2111. /*
  2112. * dp_pdev_attach_wifi3() - attach txrx pdev
  2113. * @ctrl_pdev: Opaque PDEV object
  2114. * @txrx_soc: Datapath SOC handle
  2115. * @htc_handle: HTC handle for host-target interface
  2116. * @qdf_osdev: QDF OS device
  2117. * @pdev_id: PDEV ID
  2118. *
  2119. * Return: DP PDEV handle on success, NULL on failure
  2120. */
  2121. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2122. struct cdp_cfg *ctrl_pdev,
  2123. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2124. {
  2125. int tx_ring_size;
  2126. int tx_comp_ring_size;
  2127. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2128. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2129. if (!pdev) {
  2130. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2131. FL("DP PDEV memory allocation failed"));
  2132. goto fail0;
  2133. }
  2134. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  2135. if (!pdev->wlan_cfg_ctx) {
  2136. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2137. FL("pdev cfg_attach failed"));
  2138. qdf_mem_free(pdev);
  2139. goto fail0;
  2140. }
  2141. /*
  2142. * set nss pdev config based on soc config
  2143. */
  2144. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2145. (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx) & (1 << pdev_id)));
  2146. pdev->soc = soc;
  2147. pdev->osif_pdev = ctrl_pdev;
  2148. pdev->pdev_id = pdev_id;
  2149. soc->pdev_list[pdev_id] = pdev;
  2150. soc->pdev_count++;
  2151. TAILQ_INIT(&pdev->vdev_list);
  2152. pdev->vdev_count = 0;
  2153. qdf_spinlock_create(&pdev->tx_mutex);
  2154. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2155. TAILQ_INIT(&pdev->neighbour_peers_list);
  2156. if (dp_soc_cmn_setup(soc)) {
  2157. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2158. FL("dp_soc_cmn_setup failed"));
  2159. goto fail1;
  2160. }
  2161. /* Setup per PDEV TCL rings if configured */
  2162. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2163. tx_ring_size =
  2164. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2165. tx_comp_ring_size =
  2166. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  2167. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2168. pdev_id, pdev_id, tx_ring_size)) {
  2169. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2170. FL("dp_srng_setup failed for tcl_data_ring"));
  2171. goto fail1;
  2172. }
  2173. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2174. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2175. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2176. FL("dp_srng_setup failed for tx_comp_ring"));
  2177. goto fail1;
  2178. }
  2179. soc->num_tcl_data_rings++;
  2180. }
  2181. /* Tx specific init */
  2182. if (dp_tx_pdev_attach(pdev)) {
  2183. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2184. FL("dp_tx_pdev_attach failed"));
  2185. goto fail1;
  2186. }
  2187. /* Setup per PDEV REO rings if configured */
  2188. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2189. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2190. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  2191. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2192. FL("dp_srng_setup failed for reo_dest_ringn"));
  2193. goto fail1;
  2194. }
  2195. soc->num_reo_dest_rings++;
  2196. }
  2197. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2198. RXDMA_REFILL_RING_SIZE)) {
  2199. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2200. FL("dp_srng_setup failed rx refill ring"));
  2201. goto fail1;
  2202. }
  2203. if (dp_rxdma_ring_setup(soc, pdev)) {
  2204. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2205. FL("RXDMA ring config failed"));
  2206. goto fail1;
  2207. }
  2208. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  2209. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  2210. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2211. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  2212. goto fail1;
  2213. }
  2214. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  2215. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  2216. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2217. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  2218. goto fail1;
  2219. }
  2220. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  2221. RXDMA_MONITOR_STATUS, 0, pdev_id,
  2222. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  2223. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2224. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  2225. goto fail1;
  2226. }
  2227. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring,
  2228. RXDMA_MONITOR_DESC, 0, pdev_id, RXDMA_MONITOR_DESC_RING_SIZE)) {
  2229. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2230. "dp_srng_setup failed for rxdma_mon_desc_ring\n");
  2231. goto fail1;
  2232. }
  2233. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2234. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2235. 0, pdev_id, RXDMA_ERR_DST_RING_SIZE)) {
  2236. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2237. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  2238. goto fail1;
  2239. }
  2240. }
  2241. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2242. goto fail1;
  2243. if (dp_ipa_ring_resource_setup(soc, pdev))
  2244. goto fail1;
  2245. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2246. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2247. FL("dp_ipa_uc_attach failed"));
  2248. goto fail1;
  2249. }
  2250. /* Rx specific init */
  2251. if (dp_rx_pdev_attach(pdev)) {
  2252. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2253. FL("dp_rx_pdev_attach failed"));
  2254. goto fail0;
  2255. }
  2256. DP_STATS_INIT(pdev);
  2257. /* Monitor filter init */
  2258. pdev->mon_filter_mode = MON_FILTER_ALL;
  2259. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2260. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2261. pdev->fp_data_filter = FILTER_DATA_ALL;
  2262. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2263. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2264. pdev->mo_data_filter = FILTER_DATA_ALL;
  2265. #ifndef CONFIG_WIN
  2266. /* MCL */
  2267. dp_local_peer_id_pool_init(pdev);
  2268. #endif
  2269. dp_dscp_tid_map_setup(pdev);
  2270. /* Rx monitor mode specific init */
  2271. if (dp_rx_pdev_mon_attach(pdev)) {
  2272. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2273. "dp_rx_pdev_attach failed\n");
  2274. goto fail1;
  2275. }
  2276. if (dp_wdi_event_attach(pdev)) {
  2277. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2278. "dp_wdi_evet_attach failed\n");
  2279. goto fail1;
  2280. }
  2281. /* set the reo destination during initialization */
  2282. pdev->reo_dest = pdev->pdev_id + 1;
  2283. /*
  2284. * initialize ppdu tlv list
  2285. */
  2286. TAILQ_INIT(&pdev->ppdu_info_list);
  2287. pdev->tlv_count = 0;
  2288. pdev->list_depth = 0;
  2289. return (struct cdp_pdev *)pdev;
  2290. fail1:
  2291. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2292. fail0:
  2293. return NULL;
  2294. }
  2295. /*
  2296. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2297. * @soc: data path SoC handle
  2298. * @pdev: Physical device handle
  2299. *
  2300. * Return: void
  2301. */
  2302. #ifdef QCA_HOST2FW_RXBUF_RING
  2303. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2304. struct dp_pdev *pdev)
  2305. {
  2306. int max_mac_rings =
  2307. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2308. int i;
  2309. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2310. max_mac_rings : MAX_RX_MAC_RINGS;
  2311. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2312. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2313. RXDMA_BUF, 1);
  2314. qdf_timer_free(&soc->mon_reap_timer);
  2315. }
  2316. #else
  2317. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2318. struct dp_pdev *pdev)
  2319. {
  2320. }
  2321. #endif
  2322. /*
  2323. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2324. * @pdev: device object
  2325. *
  2326. * Return: void
  2327. */
  2328. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2329. {
  2330. struct dp_neighbour_peer *peer = NULL;
  2331. struct dp_neighbour_peer *temp_peer = NULL;
  2332. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2333. neighbour_peer_list_elem, temp_peer) {
  2334. /* delete this peer from the list */
  2335. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2336. peer, neighbour_peer_list_elem);
  2337. qdf_mem_free(peer);
  2338. }
  2339. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2340. }
  2341. /*
  2342. * dp_pdev_detach_wifi3() - detach txrx pdev
  2343. * @txrx_pdev: Datapath PDEV handle
  2344. * @force: Force detach
  2345. *
  2346. */
  2347. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2348. {
  2349. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2350. struct dp_soc *soc = pdev->soc;
  2351. qdf_nbuf_t curr_nbuf, next_nbuf;
  2352. dp_wdi_event_detach(pdev);
  2353. dp_tx_pdev_detach(pdev);
  2354. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2355. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2356. TCL_DATA, pdev->pdev_id);
  2357. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2358. WBM2SW_RELEASE, pdev->pdev_id);
  2359. }
  2360. dp_pktlogmod_exit(pdev);
  2361. dp_rx_pdev_detach(pdev);
  2362. dp_rx_pdev_mon_detach(pdev);
  2363. dp_neighbour_peers_detach(pdev);
  2364. qdf_spinlock_destroy(&pdev->tx_mutex);
  2365. dp_ipa_uc_detach(soc, pdev);
  2366. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2367. /* Cleanup per PDEV REO rings if configured */
  2368. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2369. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2370. REO_DST, pdev->pdev_id);
  2371. }
  2372. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2373. dp_rxdma_ring_cleanup(soc, pdev);
  2374. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  2375. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  2376. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  2377. RXDMA_MONITOR_STATUS, 0);
  2378. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring,
  2379. RXDMA_MONITOR_DESC, 0);
  2380. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2381. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST, 0);
  2382. } else {
  2383. int i;
  2384. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2385. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[i],
  2386. RXDMA_DST, 0);
  2387. }
  2388. curr_nbuf = pdev->invalid_peer_head_msdu;
  2389. while (curr_nbuf) {
  2390. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2391. qdf_nbuf_free(curr_nbuf);
  2392. curr_nbuf = next_nbuf;
  2393. }
  2394. soc->pdev_list[pdev->pdev_id] = NULL;
  2395. soc->pdev_count--;
  2396. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2397. qdf_mem_free(pdev->dp_txrx_handle);
  2398. qdf_mem_free(pdev);
  2399. }
  2400. /*
  2401. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2402. * @soc: DP SOC handle
  2403. */
  2404. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2405. {
  2406. struct reo_desc_list_node *desc;
  2407. struct dp_rx_tid *rx_tid;
  2408. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2409. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2410. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2411. rx_tid = &desc->rx_tid;
  2412. qdf_mem_unmap_nbytes_single(soc->osdev,
  2413. rx_tid->hw_qdesc_paddr,
  2414. QDF_DMA_BIDIRECTIONAL,
  2415. rx_tid->hw_qdesc_alloc_size);
  2416. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2417. qdf_mem_free(desc);
  2418. }
  2419. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2420. qdf_list_destroy(&soc->reo_desc_freelist);
  2421. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2422. }
  2423. /*
  2424. * dp_soc_detach_wifi3() - Detach txrx SOC
  2425. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2426. */
  2427. static void dp_soc_detach_wifi3(void *txrx_soc)
  2428. {
  2429. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2430. int i;
  2431. qdf_atomic_set(&soc->cmn_init_done, 0);
  2432. qdf_flush_work(&soc->htt_stats.work);
  2433. qdf_disable_work(&soc->htt_stats.work);
  2434. /* Free pending htt stats messages */
  2435. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2436. dp_free_inact_timer(soc);
  2437. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2438. if (soc->pdev_list[i])
  2439. dp_pdev_detach_wifi3(
  2440. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2441. }
  2442. dp_peer_find_detach(soc);
  2443. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2444. * SW descriptors
  2445. */
  2446. /* Free the ring memories */
  2447. /* Common rings */
  2448. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2449. dp_tx_soc_detach(soc);
  2450. /* Tx data rings */
  2451. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2452. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2453. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2454. TCL_DATA, i);
  2455. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2456. WBM2SW_RELEASE, i);
  2457. }
  2458. }
  2459. /* TCL command and status rings */
  2460. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2461. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2462. /* Rx data rings */
  2463. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2464. soc->num_reo_dest_rings =
  2465. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2466. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2467. /* TODO: Get number of rings and ring sizes
  2468. * from wlan_cfg
  2469. */
  2470. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2471. REO_DST, i);
  2472. }
  2473. }
  2474. /* REO reinjection ring */
  2475. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2476. /* Rx release ring */
  2477. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2478. /* Rx exception ring */
  2479. /* TODO: Better to store ring_type and ring_num in
  2480. * dp_srng during setup
  2481. */
  2482. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2483. /* REO command and status rings */
  2484. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2485. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2486. dp_hw_link_desc_pool_cleanup(soc);
  2487. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2488. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2489. htt_soc_detach(soc->htt_handle);
  2490. dp_reo_cmdlist_destroy(soc);
  2491. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2492. dp_reo_desc_freelist_destroy(soc);
  2493. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2494. dp_soc_wds_detach(soc);
  2495. qdf_spinlock_destroy(&soc->ast_lock);
  2496. qdf_mem_free(soc);
  2497. }
  2498. /*
  2499. * dp_rxdma_ring_config() - configure the RX DMA rings
  2500. *
  2501. * This function is used to configure the MAC rings.
  2502. * On MCL host provides buffers in Host2FW ring
  2503. * FW refills (copies) buffers to the ring and updates
  2504. * ring_idx in register
  2505. *
  2506. * @soc: data path SoC handle
  2507. *
  2508. * Return: void
  2509. */
  2510. #ifdef QCA_HOST2FW_RXBUF_RING
  2511. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2512. {
  2513. int i;
  2514. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2515. struct dp_pdev *pdev = soc->pdev_list[i];
  2516. if (pdev) {
  2517. int mac_id = 0;
  2518. int j;
  2519. bool dbs_enable = 0;
  2520. int max_mac_rings =
  2521. wlan_cfg_get_num_mac_rings
  2522. (pdev->wlan_cfg_ctx);
  2523. htt_srng_setup(soc->htt_handle, 0,
  2524. pdev->rx_refill_buf_ring.hal_srng,
  2525. RXDMA_BUF);
  2526. if (pdev->rx_refill_buf_ring2.hal_srng)
  2527. htt_srng_setup(soc->htt_handle, 0,
  2528. pdev->rx_refill_buf_ring2.hal_srng,
  2529. RXDMA_BUF);
  2530. if (soc->cdp_soc.ol_ops->
  2531. is_hw_dbs_2x2_capable) {
  2532. dbs_enable = soc->cdp_soc.ol_ops->
  2533. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  2534. }
  2535. if (dbs_enable) {
  2536. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2537. QDF_TRACE_LEVEL_ERROR,
  2538. FL("DBS enabled max_mac_rings %d\n"),
  2539. max_mac_rings);
  2540. } else {
  2541. max_mac_rings = 1;
  2542. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2543. QDF_TRACE_LEVEL_ERROR,
  2544. FL("DBS disabled, max_mac_rings %d\n"),
  2545. max_mac_rings);
  2546. }
  2547. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2548. FL("pdev_id %d max_mac_rings %d\n"),
  2549. pdev->pdev_id, max_mac_rings);
  2550. for (j = 0; j < max_mac_rings; j++) {
  2551. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2552. QDF_TRACE_LEVEL_ERROR,
  2553. FL("mac_id %d\n"), mac_id);
  2554. htt_srng_setup(soc->htt_handle, mac_id,
  2555. pdev->rx_mac_buf_ring[j]
  2556. .hal_srng,
  2557. RXDMA_BUF);
  2558. htt_srng_setup(soc->htt_handle, mac_id,
  2559. pdev->rxdma_err_dst_ring[j]
  2560. .hal_srng,
  2561. RXDMA_DST);
  2562. mac_id++;
  2563. }
  2564. /* Configure monitor mode rings */
  2565. htt_srng_setup(soc->htt_handle, i,
  2566. pdev->rxdma_mon_buf_ring.hal_srng,
  2567. RXDMA_MONITOR_BUF);
  2568. htt_srng_setup(soc->htt_handle, i,
  2569. pdev->rxdma_mon_dst_ring.hal_srng,
  2570. RXDMA_MONITOR_DST);
  2571. htt_srng_setup(soc->htt_handle, i,
  2572. pdev->rxdma_mon_status_ring.hal_srng,
  2573. RXDMA_MONITOR_STATUS);
  2574. htt_srng_setup(soc->htt_handle, i,
  2575. pdev->rxdma_mon_desc_ring.hal_srng,
  2576. RXDMA_MONITOR_DESC);
  2577. }
  2578. }
  2579. /*
  2580. * Timer to reap rxdma status rings.
  2581. * Needed until we enable ppdu end interrupts
  2582. */
  2583. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  2584. dp_service_mon_rings, (void *)soc,
  2585. QDF_TIMER_TYPE_WAKE_APPS);
  2586. soc->reap_timer_init = 1;
  2587. }
  2588. #else
  2589. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2590. {
  2591. int i;
  2592. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2593. struct dp_pdev *pdev = soc->pdev_list[i];
  2594. if (pdev) {
  2595. int ring_idx = dp_get_ring_id_for_mac_id(soc, i);
  2596. htt_srng_setup(soc->htt_handle, i,
  2597. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2598. htt_srng_setup(soc->htt_handle, i,
  2599. pdev->rxdma_mon_buf_ring.hal_srng,
  2600. RXDMA_MONITOR_BUF);
  2601. htt_srng_setup(soc->htt_handle, i,
  2602. pdev->rxdma_mon_dst_ring.hal_srng,
  2603. RXDMA_MONITOR_DST);
  2604. htt_srng_setup(soc->htt_handle, i,
  2605. pdev->rxdma_mon_status_ring.hal_srng,
  2606. RXDMA_MONITOR_STATUS);
  2607. htt_srng_setup(soc->htt_handle, i,
  2608. pdev->rxdma_mon_desc_ring.hal_srng,
  2609. RXDMA_MONITOR_DESC);
  2610. htt_srng_setup(soc->htt_handle, i,
  2611. pdev->rxdma_err_dst_ring[ring_idx].hal_srng,
  2612. RXDMA_DST);
  2613. }
  2614. }
  2615. }
  2616. #endif
  2617. /*
  2618. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  2619. * @txrx_soc: Datapath SOC handle
  2620. */
  2621. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  2622. {
  2623. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  2624. htt_soc_attach_target(soc->htt_handle);
  2625. dp_rxdma_ring_config(soc);
  2626. DP_STATS_INIT(soc);
  2627. /* initialize work queue for stats processing */
  2628. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  2629. return 0;
  2630. }
  2631. /*
  2632. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  2633. * @txrx_soc: Datapath SOC handle
  2634. */
  2635. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  2636. {
  2637. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2638. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  2639. }
  2640. /*
  2641. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  2642. * @txrx_soc: Datapath SOC handle
  2643. * @nss_cfg: nss config
  2644. */
  2645. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  2646. {
  2647. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2648. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  2649. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  2650. /*
  2651. * TODO: masked out based on the per offloaded radio
  2652. */
  2653. if (config == dp_nss_cfg_dbdc) {
  2654. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  2655. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  2656. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  2657. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  2658. }
  2659. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2660. FL("nss-wifi<0> nss config is enabled"));
  2661. }
  2662. /*
  2663. * dp_vdev_attach_wifi3() - attach txrx vdev
  2664. * @txrx_pdev: Datapath PDEV handle
  2665. * @vdev_mac_addr: MAC address of the virtual interface
  2666. * @vdev_id: VDEV Id
  2667. * @wlan_op_mode: VDEV operating mode
  2668. *
  2669. * Return: DP VDEV handle on success, NULL on failure
  2670. */
  2671. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  2672. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  2673. {
  2674. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2675. struct dp_soc *soc = pdev->soc;
  2676. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  2677. int tx_ring_size;
  2678. if (!vdev) {
  2679. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2680. FL("DP VDEV memory allocation failed"));
  2681. goto fail0;
  2682. }
  2683. vdev->pdev = pdev;
  2684. vdev->vdev_id = vdev_id;
  2685. vdev->opmode = op_mode;
  2686. vdev->osdev = soc->osdev;
  2687. vdev->osif_rx = NULL;
  2688. vdev->osif_rsim_rx_decap = NULL;
  2689. vdev->osif_get_key = NULL;
  2690. vdev->osif_rx_mon = NULL;
  2691. vdev->osif_tx_free_ext = NULL;
  2692. vdev->osif_vdev = NULL;
  2693. vdev->delete.pending = 0;
  2694. vdev->safemode = 0;
  2695. vdev->drop_unenc = 1;
  2696. vdev->sec_type = cdp_sec_type_none;
  2697. #ifdef notyet
  2698. vdev->filters_num = 0;
  2699. #endif
  2700. qdf_mem_copy(
  2701. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2702. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2703. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2704. vdev->dscp_tid_map_id = 0;
  2705. vdev->mcast_enhancement_en = 0;
  2706. tx_ring_size = wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2707. /* TODO: Initialize default HTT meta data that will be used in
  2708. * TCL descriptors for packets transmitted from this VDEV
  2709. */
  2710. TAILQ_INIT(&vdev->peer_list);
  2711. /* add this vdev into the pdev's list */
  2712. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  2713. pdev->vdev_count++;
  2714. dp_tx_vdev_attach(vdev);
  2715. if (QDF_STATUS_SUCCESS != dp_tx_flow_pool_map_handler(pdev, vdev_id,
  2716. FLOW_TYPE_VDEV, vdev_id, tx_ring_size))
  2717. goto fail1;
  2718. if ((soc->intr_mode == DP_INTR_POLL) &&
  2719. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  2720. if (pdev->vdev_count == 1)
  2721. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2722. }
  2723. dp_lro_hash_setup(soc);
  2724. /* LRO */
  2725. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2726. wlan_op_mode_sta == vdev->opmode)
  2727. vdev->lro_enable = true;
  2728. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2729. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  2730. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2731. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  2732. DP_STATS_INIT(vdev);
  2733. if (wlan_op_mode_sta == vdev->opmode)
  2734. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  2735. vdev->mac_addr.raw);
  2736. return (struct cdp_vdev *)vdev;
  2737. fail1:
  2738. dp_tx_vdev_detach(vdev);
  2739. qdf_mem_free(vdev);
  2740. fail0:
  2741. return NULL;
  2742. }
  2743. /**
  2744. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  2745. * @vdev: Datapath VDEV handle
  2746. * @osif_vdev: OSIF vdev handle
  2747. * @txrx_ops: Tx and Rx operations
  2748. *
  2749. * Return: DP VDEV handle on success, NULL on failure
  2750. */
  2751. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  2752. void *osif_vdev,
  2753. struct ol_txrx_ops *txrx_ops)
  2754. {
  2755. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2756. vdev->osif_vdev = osif_vdev;
  2757. vdev->osif_rx = txrx_ops->rx.rx;
  2758. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  2759. vdev->osif_get_key = txrx_ops->get_key;
  2760. vdev->osif_rx_mon = txrx_ops->rx.mon;
  2761. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  2762. #ifdef notyet
  2763. #if ATH_SUPPORT_WAPI
  2764. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  2765. #endif
  2766. #endif
  2767. #ifdef UMAC_SUPPORT_PROXY_ARP
  2768. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  2769. #endif
  2770. vdev->me_convert = txrx_ops->me_convert;
  2771. /* TODO: Enable the following once Tx code is integrated */
  2772. if (vdev->mesh_vdev)
  2773. txrx_ops->tx.tx = dp_tx_send_mesh;
  2774. else
  2775. txrx_ops->tx.tx = dp_tx_send;
  2776. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  2777. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2778. "DP Vdev Register success");
  2779. }
  2780. /**
  2781. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  2782. * @vdev: Datapath VDEV handle
  2783. *
  2784. * Return: void
  2785. */
  2786. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  2787. {
  2788. struct dp_pdev *pdev = vdev->pdev;
  2789. struct dp_soc *soc = pdev->soc;
  2790. struct dp_peer *peer;
  2791. uint16_t *peer_ids;
  2792. uint8_t i = 0, j = 0;
  2793. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  2794. if (!peer_ids) {
  2795. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2796. "DP alloc failure - unable to flush peers");
  2797. return;
  2798. }
  2799. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2800. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2801. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  2802. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  2803. if (j < soc->max_peers)
  2804. peer_ids[j++] = peer->peer_ids[i];
  2805. }
  2806. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2807. for (i = 0; i < j ; i++)
  2808. dp_rx_peer_unmap_handler(soc, peer_ids[i]);
  2809. qdf_mem_free(peer_ids);
  2810. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2811. FL("Flushed peers for vdev object %pK "), vdev);
  2812. }
  2813. /*
  2814. * dp_vdev_detach_wifi3() - Detach txrx vdev
  2815. * @txrx_vdev: Datapath VDEV handle
  2816. * @callback: Callback OL_IF on completion of detach
  2817. * @cb_context: Callback context
  2818. *
  2819. */
  2820. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  2821. ol_txrx_vdev_delete_cb callback, void *cb_context)
  2822. {
  2823. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2824. struct dp_pdev *pdev = vdev->pdev;
  2825. struct dp_soc *soc = pdev->soc;
  2826. /* preconditions */
  2827. qdf_assert(vdev);
  2828. /* remove the vdev from its parent pdev's list */
  2829. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  2830. if (wlan_op_mode_sta == vdev->opmode)
  2831. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  2832. /*
  2833. * If Target is hung, flush all peers before detaching vdev
  2834. * this will free all references held due to missing
  2835. * unmap commands from Target
  2836. */
  2837. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  2838. dp_vdev_flush_peers(vdev);
  2839. /*
  2840. * Use peer_ref_mutex while accessing peer_list, in case
  2841. * a peer is in the process of being removed from the list.
  2842. */
  2843. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2844. /* check that the vdev has no peers allocated */
  2845. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  2846. /* debug print - will be removed later */
  2847. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  2848. FL("not deleting vdev object %pK (%pM)"
  2849. "until deletion finishes for all its peers"),
  2850. vdev, vdev->mac_addr.raw);
  2851. /* indicate that the vdev needs to be deleted */
  2852. vdev->delete.pending = 1;
  2853. vdev->delete.callback = callback;
  2854. vdev->delete.context = cb_context;
  2855. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2856. return;
  2857. }
  2858. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2859. dp_tx_flow_pool_unmap_handler(pdev, vdev->vdev_id, FLOW_TYPE_VDEV,
  2860. vdev->vdev_id);
  2861. dp_tx_vdev_detach(vdev);
  2862. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2863. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  2864. qdf_mem_free(vdev);
  2865. if (callback)
  2866. callback(cb_context);
  2867. }
  2868. /*
  2869. * dp_peer_create_wifi3() - attach txrx peer
  2870. * @txrx_vdev: Datapath VDEV handle
  2871. * @peer_mac_addr: Peer MAC address
  2872. *
  2873. * Return: DP peeer handle on success, NULL on failure
  2874. */
  2875. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  2876. uint8_t *peer_mac_addr)
  2877. {
  2878. struct dp_peer *peer;
  2879. int i;
  2880. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2881. struct dp_pdev *pdev;
  2882. struct dp_soc *soc;
  2883. /* preconditions */
  2884. qdf_assert(vdev);
  2885. qdf_assert(peer_mac_addr);
  2886. pdev = vdev->pdev;
  2887. soc = pdev->soc;
  2888. #ifdef notyet
  2889. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  2890. soc->mempool_ol_ath_peer);
  2891. #else
  2892. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  2893. #endif
  2894. if (!peer)
  2895. return NULL; /* failure */
  2896. qdf_mem_zero(peer, sizeof(struct dp_peer));
  2897. TAILQ_INIT(&peer->ast_entry_list);
  2898. /* store provided params */
  2899. peer->vdev = vdev;
  2900. dp_peer_add_ast(soc, peer, peer_mac_addr, CDP_TXRX_AST_TYPE_STATIC, 0);
  2901. qdf_spinlock_create(&peer->peer_info_lock);
  2902. qdf_mem_copy(
  2903. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2904. /* TODO: See of rx_opt_proc is really required */
  2905. peer->rx_opt_proc = soc->rx_opt_proc;
  2906. /* initialize the peer_id */
  2907. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  2908. peer->peer_ids[i] = HTT_INVALID_PEER;
  2909. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2910. qdf_atomic_init(&peer->ref_cnt);
  2911. /* keep one reference for attach */
  2912. qdf_atomic_inc(&peer->ref_cnt);
  2913. /* add this peer into the vdev's list */
  2914. if (wlan_op_mode_sta == vdev->opmode)
  2915. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  2916. else
  2917. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  2918. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2919. /* TODO: See if hash based search is required */
  2920. dp_peer_find_hash_add(soc, peer);
  2921. /* Initialize the peer state */
  2922. peer->state = OL_TXRX_PEER_STATE_DISC;
  2923. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2924. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  2925. vdev, peer, peer->mac_addr.raw,
  2926. qdf_atomic_read(&peer->ref_cnt));
  2927. /*
  2928. * For every peer MAp message search and set if bss_peer
  2929. */
  2930. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  2931. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2932. "vdev bss_peer!!!!");
  2933. peer->bss_peer = 1;
  2934. vdev->vap_bss_peer = peer;
  2935. }
  2936. #ifndef CONFIG_WIN
  2937. dp_local_peer_id_alloc(pdev, peer);
  2938. #endif
  2939. DP_STATS_INIT(peer);
  2940. return (void *)peer;
  2941. }
  2942. /*
  2943. * dp_peer_setup_wifi3() - initialize the peer
  2944. * @vdev_hdl: virtual device object
  2945. * @peer: Peer object
  2946. *
  2947. * Return: void
  2948. */
  2949. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  2950. {
  2951. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  2952. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  2953. struct dp_pdev *pdev;
  2954. struct dp_soc *soc;
  2955. bool hash_based = 0;
  2956. enum cdp_host_reo_dest_ring reo_dest;
  2957. /* preconditions */
  2958. qdf_assert(vdev);
  2959. qdf_assert(peer);
  2960. pdev = vdev->pdev;
  2961. soc = pdev->soc;
  2962. peer->last_assoc_rcvd = 0;
  2963. peer->last_disassoc_rcvd = 0;
  2964. peer->last_deauth_rcvd = 0;
  2965. /*
  2966. * hash based steering is disabled for Radios which are offloaded
  2967. * to NSS
  2968. */
  2969. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  2970. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  2971. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2972. FL("hash based steering for pdev: %d is %d\n"),
  2973. pdev->pdev_id, hash_based);
  2974. /*
  2975. * Below line of code will ensure the proper reo_dest ring is choosen
  2976. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  2977. */
  2978. reo_dest = pdev->reo_dest;
  2979. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  2980. /* TODO: Check the destination ring number to be passed to FW */
  2981. soc->cdp_soc.ol_ops->peer_set_default_routing(
  2982. pdev->osif_pdev, peer->mac_addr.raw,
  2983. peer->vdev->vdev_id, hash_based, reo_dest);
  2984. }
  2985. dp_peer_rx_init(pdev, peer);
  2986. return;
  2987. }
  2988. /*
  2989. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  2990. * @vdev_handle: virtual device object
  2991. * @htt_pkt_type: type of pkt
  2992. *
  2993. * Return: void
  2994. */
  2995. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  2996. enum htt_cmn_pkt_type val)
  2997. {
  2998. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2999. vdev->tx_encap_type = val;
  3000. }
  3001. /*
  3002. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3003. * @vdev_handle: virtual device object
  3004. * @htt_pkt_type: type of pkt
  3005. *
  3006. * Return: void
  3007. */
  3008. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3009. enum htt_cmn_pkt_type val)
  3010. {
  3011. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3012. vdev->rx_decap_type = val;
  3013. }
  3014. /*
  3015. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3016. * @pdev_handle: physical device object
  3017. * @val: reo destination ring index (1 - 4)
  3018. *
  3019. * Return: void
  3020. */
  3021. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3022. enum cdp_host_reo_dest_ring val)
  3023. {
  3024. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3025. if (pdev)
  3026. pdev->reo_dest = val;
  3027. }
  3028. /*
  3029. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3030. * @pdev_handle: physical device object
  3031. *
  3032. * Return: reo destination ring index
  3033. */
  3034. static enum cdp_host_reo_dest_ring
  3035. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3036. {
  3037. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3038. if (pdev)
  3039. return pdev->reo_dest;
  3040. else
  3041. return cdp_host_reo_dest_ring_unknown;
  3042. }
  3043. #ifdef QCA_SUPPORT_SON
  3044. static void dp_son_peer_authorize(struct dp_peer *peer)
  3045. {
  3046. struct dp_soc *soc;
  3047. soc = peer->vdev->pdev->soc;
  3048. peer->peer_bs_inact_flag = 0;
  3049. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3050. return;
  3051. }
  3052. #else
  3053. static void dp_son_peer_authorize(struct dp_peer *peer)
  3054. {
  3055. return;
  3056. }
  3057. #endif
  3058. /*
  3059. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3060. * @pdev_handle: device object
  3061. * @val: value to be set
  3062. *
  3063. * Return: void
  3064. */
  3065. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3066. uint32_t val)
  3067. {
  3068. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3069. /* Enable/Disable smart mesh filtering. This flag will be checked
  3070. * during rx processing to check if packets are from NAC clients.
  3071. */
  3072. pdev->filter_neighbour_peers = val;
  3073. return 0;
  3074. }
  3075. /*
  3076. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3077. * address for smart mesh filtering
  3078. * @pdev_handle: device object
  3079. * @cmd: Add/Del command
  3080. * @macaddr: nac client mac address
  3081. *
  3082. * Return: void
  3083. */
  3084. static int dp_update_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3085. uint32_t cmd, uint8_t *macaddr)
  3086. {
  3087. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3088. struct dp_neighbour_peer *peer = NULL;
  3089. if (!macaddr)
  3090. goto fail0;
  3091. /* Store address of NAC (neighbour peer) which will be checked
  3092. * against TA of received packets.
  3093. */
  3094. if (cmd == DP_NAC_PARAM_ADD) {
  3095. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3096. sizeof(*peer));
  3097. if (!peer) {
  3098. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3099. FL("DP neighbour peer node memory allocation failed"));
  3100. goto fail0;
  3101. }
  3102. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3103. macaddr, DP_MAC_ADDR_LEN);
  3104. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3105. /* add this neighbour peer into the list */
  3106. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3107. neighbour_peer_list_elem);
  3108. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3109. return 1;
  3110. } else if (cmd == DP_NAC_PARAM_DEL) {
  3111. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3112. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3113. neighbour_peer_list_elem) {
  3114. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3115. macaddr, DP_MAC_ADDR_LEN)) {
  3116. /* delete this peer from the list */
  3117. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3118. peer, neighbour_peer_list_elem);
  3119. qdf_mem_free(peer);
  3120. break;
  3121. }
  3122. }
  3123. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3124. return 1;
  3125. }
  3126. fail0:
  3127. return 0;
  3128. }
  3129. /*
  3130. * dp_get_sec_type() - Get the security type
  3131. * @peer: Datapath peer handle
  3132. * @sec_idx: Security id (mcast, ucast)
  3133. *
  3134. * return sec_type: Security type
  3135. */
  3136. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3137. {
  3138. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3139. return dpeer->security[sec_idx].sec_type;
  3140. }
  3141. /*
  3142. * dp_peer_authorize() - authorize txrx peer
  3143. * @peer_handle: Datapath peer handle
  3144. * @authorize
  3145. *
  3146. */
  3147. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3148. {
  3149. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3150. struct dp_soc *soc;
  3151. if (peer != NULL) {
  3152. soc = peer->vdev->pdev->soc;
  3153. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3154. dp_son_peer_authorize(peer);
  3155. peer->authorize = authorize ? 1 : 0;
  3156. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3157. }
  3158. }
  3159. #ifdef QCA_SUPPORT_SON
  3160. /*
  3161. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3162. * @pdev_handle: Device handle
  3163. * @new_threshold : updated threshold value
  3164. *
  3165. */
  3166. static void
  3167. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3168. u_int16_t new_threshold)
  3169. {
  3170. struct dp_vdev *vdev;
  3171. struct dp_peer *peer;
  3172. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3173. struct dp_soc *soc = pdev->soc;
  3174. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3175. if (old_threshold == new_threshold)
  3176. return;
  3177. soc->pdev_bs_inact_reload = new_threshold;
  3178. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3179. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3180. if (vdev->opmode != wlan_op_mode_ap)
  3181. continue;
  3182. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3183. if (!peer->authorize)
  3184. continue;
  3185. if (old_threshold - peer->peer_bs_inact >=
  3186. new_threshold) {
  3187. dp_mark_peer_inact((void *)peer, true);
  3188. peer->peer_bs_inact = 0;
  3189. } else {
  3190. peer->peer_bs_inact = new_threshold -
  3191. (old_threshold - peer->peer_bs_inact);
  3192. }
  3193. }
  3194. }
  3195. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3196. }
  3197. /**
  3198. * dp_txrx_reset_inact_count(): Reset inact count
  3199. * @pdev_handle - device handle
  3200. *
  3201. * Return: void
  3202. */
  3203. static void
  3204. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3205. {
  3206. struct dp_vdev *vdev = NULL;
  3207. struct dp_peer *peer = NULL;
  3208. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3209. struct dp_soc *soc = pdev->soc;
  3210. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3211. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3212. if (vdev->opmode != wlan_op_mode_ap)
  3213. continue;
  3214. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3215. if (!peer->authorize)
  3216. continue;
  3217. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3218. }
  3219. }
  3220. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3221. }
  3222. /**
  3223. * dp_set_inact_params(): set inactivity params
  3224. * @pdev_handle - device handle
  3225. * @inact_check_interval - inactivity interval
  3226. * @inact_normal - Inactivity normal
  3227. * @inact_overload - Inactivity overload
  3228. *
  3229. * Return: bool
  3230. */
  3231. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3232. u_int16_t inact_check_interval,
  3233. u_int16_t inact_normal, u_int16_t inact_overload)
  3234. {
  3235. struct dp_soc *soc;
  3236. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3237. if (!pdev)
  3238. return false;
  3239. soc = pdev->soc;
  3240. if (!soc)
  3241. return false;
  3242. soc->pdev_bs_inact_interval = inact_check_interval;
  3243. soc->pdev_bs_inact_normal = inact_normal;
  3244. soc->pdev_bs_inact_overload = inact_overload;
  3245. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3246. soc->pdev_bs_inact_normal);
  3247. return true;
  3248. }
  3249. /**
  3250. * dp_start_inact_timer(): Inactivity timer start
  3251. * @pdev_handle - device handle
  3252. * @enable - Inactivity timer start/stop
  3253. *
  3254. * Return: bool
  3255. */
  3256. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3257. {
  3258. struct dp_soc *soc;
  3259. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3260. if (!pdev)
  3261. return false;
  3262. soc = pdev->soc;
  3263. if (!soc)
  3264. return false;
  3265. if (enable) {
  3266. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3267. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3268. soc->pdev_bs_inact_interval * 1000);
  3269. } else {
  3270. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3271. }
  3272. return true;
  3273. }
  3274. /**
  3275. * dp_set_overload(): Set inactivity overload
  3276. * @pdev_handle - device handle
  3277. * @overload - overload status
  3278. *
  3279. * Return: void
  3280. */
  3281. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3282. {
  3283. struct dp_soc *soc;
  3284. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3285. if (!pdev)
  3286. return;
  3287. soc = pdev->soc;
  3288. if (!soc)
  3289. return;
  3290. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3291. overload ? soc->pdev_bs_inact_overload :
  3292. soc->pdev_bs_inact_normal);
  3293. }
  3294. /**
  3295. * dp_peer_is_inact(): check whether peer is inactive
  3296. * @peer_handle - datapath peer handle
  3297. *
  3298. * Return: bool
  3299. */
  3300. bool dp_peer_is_inact(void *peer_handle)
  3301. {
  3302. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3303. if (!peer)
  3304. return false;
  3305. return peer->peer_bs_inact_flag == 1;
  3306. }
  3307. /**
  3308. * dp_init_inact_timer: initialize the inact timer
  3309. * @soc - SOC handle
  3310. *
  3311. * Return: void
  3312. */
  3313. void dp_init_inact_timer(struct dp_soc *soc)
  3314. {
  3315. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3316. dp_txrx_peer_find_inact_timeout_handler,
  3317. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3318. }
  3319. #else
  3320. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3321. u_int16_t inact_normal, u_int16_t inact_overload)
  3322. {
  3323. return false;
  3324. }
  3325. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3326. {
  3327. return false;
  3328. }
  3329. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3330. {
  3331. return;
  3332. }
  3333. void dp_init_inact_timer(struct dp_soc *soc)
  3334. {
  3335. return;
  3336. }
  3337. bool dp_peer_is_inact(void *peer)
  3338. {
  3339. return false;
  3340. }
  3341. #endif
  3342. /*
  3343. * dp_peer_unref_delete() - unref and delete peer
  3344. * @peer_handle: Datapath peer handle
  3345. *
  3346. */
  3347. void dp_peer_unref_delete(void *peer_handle)
  3348. {
  3349. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3350. struct dp_peer *bss_peer = NULL;
  3351. struct dp_vdev *vdev = peer->vdev;
  3352. struct dp_pdev *pdev = vdev->pdev;
  3353. struct dp_soc *soc = pdev->soc;
  3354. struct dp_peer *tmppeer;
  3355. int found = 0;
  3356. uint16_t peer_id;
  3357. uint16_t vdev_id;
  3358. /*
  3359. * Hold the lock all the way from checking if the peer ref count
  3360. * is zero until the peer references are removed from the hash
  3361. * table and vdev list (if the peer ref count is zero).
  3362. * This protects against a new HL tx operation starting to use the
  3363. * peer object just after this function concludes it's done being used.
  3364. * Furthermore, the lock needs to be held while checking whether the
  3365. * vdev's list of peers is empty, to make sure that list is not modified
  3366. * concurrently with the empty check.
  3367. */
  3368. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3369. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3370. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  3371. peer, qdf_atomic_read(&peer->ref_cnt));
  3372. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  3373. peer_id = peer->peer_ids[0];
  3374. vdev_id = vdev->vdev_id;
  3375. /*
  3376. * Make sure that the reference to the peer in
  3377. * peer object map is removed
  3378. */
  3379. if (peer_id != HTT_INVALID_PEER)
  3380. soc->peer_id_to_obj_map[peer_id] = NULL;
  3381. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3382. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  3383. /* remove the reference to the peer from the hash table */
  3384. dp_peer_find_hash_remove(soc, peer);
  3385. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  3386. if (tmppeer == peer) {
  3387. found = 1;
  3388. break;
  3389. }
  3390. }
  3391. if (found) {
  3392. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  3393. peer_list_elem);
  3394. } else {
  3395. /*Ignoring the remove operation as peer not found*/
  3396. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3397. "peer %pK not found in vdev (%pK)->peer_list:%pK",
  3398. peer, vdev, &peer->vdev->peer_list);
  3399. }
  3400. /* cleanup the peer data */
  3401. dp_peer_cleanup(vdev, peer);
  3402. /* check whether the parent vdev has no peers left */
  3403. if (TAILQ_EMPTY(&vdev->peer_list)) {
  3404. /*
  3405. * Now that there are no references to the peer, we can
  3406. * release the peer reference lock.
  3407. */
  3408. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3409. /*
  3410. * Check if the parent vdev was waiting for its peers
  3411. * to be deleted, in order for it to be deleted too.
  3412. */
  3413. if (vdev->delete.pending) {
  3414. ol_txrx_vdev_delete_cb vdev_delete_cb =
  3415. vdev->delete.callback;
  3416. void *vdev_delete_context =
  3417. vdev->delete.context;
  3418. QDF_TRACE(QDF_MODULE_ID_DP,
  3419. QDF_TRACE_LEVEL_INFO_HIGH,
  3420. FL("deleting vdev object %pK (%pM)"
  3421. " - its last peer is done"),
  3422. vdev, vdev->mac_addr.raw);
  3423. /* all peers are gone, go ahead and delete it */
  3424. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  3425. FLOW_TYPE_VDEV,
  3426. vdev_id);
  3427. dp_tx_vdev_detach(vdev);
  3428. QDF_TRACE(QDF_MODULE_ID_DP,
  3429. QDF_TRACE_LEVEL_INFO_HIGH,
  3430. FL("deleting vdev object %pK (%pM)"),
  3431. vdev, vdev->mac_addr.raw);
  3432. qdf_mem_free(vdev);
  3433. vdev = NULL;
  3434. if (vdev_delete_cb)
  3435. vdev_delete_cb(vdev_delete_context);
  3436. }
  3437. } else {
  3438. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3439. }
  3440. if (vdev) {
  3441. if (vdev->vap_bss_peer == peer) {
  3442. vdev->vap_bss_peer = NULL;
  3443. }
  3444. }
  3445. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3446. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  3447. vdev_id, peer->mac_addr.raw);
  3448. }
  3449. if (!vdev || !vdev->vap_bss_peer) {
  3450. goto free_peer;
  3451. }
  3452. #ifdef notyet
  3453. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  3454. #else
  3455. bss_peer = vdev->vap_bss_peer;
  3456. DP_UPDATE_STATS(bss_peer, peer);
  3457. free_peer:
  3458. qdf_mem_free(peer);
  3459. #endif
  3460. } else {
  3461. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3462. }
  3463. }
  3464. /*
  3465. * dp_peer_detach_wifi3() – Detach txrx peer
  3466. * @peer_handle: Datapath peer handle
  3467. * @bitmap: bitmap indicating special handling of request.
  3468. *
  3469. */
  3470. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  3471. {
  3472. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3473. /* redirect the peer's rx delivery function to point to a
  3474. * discard func
  3475. */
  3476. peer->rx_opt_proc = dp_rx_discard;
  3477. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3478. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  3479. #ifndef CONFIG_WIN
  3480. dp_local_peer_id_free(peer->vdev->pdev, peer);
  3481. #endif
  3482. qdf_spinlock_destroy(&peer->peer_info_lock);
  3483. /*
  3484. * Remove the reference added during peer_attach.
  3485. * The peer will still be left allocated until the
  3486. * PEER_UNMAP message arrives to remove the other
  3487. * reference, added by the PEER_MAP message.
  3488. */
  3489. dp_peer_unref_delete(peer_handle);
  3490. }
  3491. /*
  3492. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  3493. * @peer_handle: Datapath peer handle
  3494. *
  3495. */
  3496. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  3497. {
  3498. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3499. return vdev->mac_addr.raw;
  3500. }
  3501. /*
  3502. * dp_vdev_set_wds() - Enable per packet stats
  3503. * @vdev_handle: DP VDEV handle
  3504. * @val: value
  3505. *
  3506. * Return: none
  3507. */
  3508. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  3509. {
  3510. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3511. vdev->wds_enabled = val;
  3512. return 0;
  3513. }
  3514. /*
  3515. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  3516. * @peer_handle: Datapath peer handle
  3517. *
  3518. */
  3519. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  3520. uint8_t vdev_id)
  3521. {
  3522. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  3523. struct dp_vdev *vdev = NULL;
  3524. if (qdf_unlikely(!pdev))
  3525. return NULL;
  3526. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3527. if (vdev->vdev_id == vdev_id)
  3528. break;
  3529. }
  3530. return (struct cdp_vdev *)vdev;
  3531. }
  3532. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  3533. {
  3534. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3535. return vdev->opmode;
  3536. }
  3537. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  3538. {
  3539. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3540. struct dp_pdev *pdev = vdev->pdev;
  3541. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  3542. }
  3543. /**
  3544. * dp_reset_monitor_mode() - Disable monitor mode
  3545. * @pdev_handle: Datapath PDEV handle
  3546. *
  3547. * Return: 0 on success, not 0 on failure
  3548. */
  3549. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  3550. {
  3551. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3552. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3553. struct dp_soc *soc;
  3554. uint8_t pdev_id;
  3555. pdev_id = pdev->pdev_id;
  3556. soc = pdev->soc;
  3557. pdev->monitor_vdev = NULL;
  3558. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3559. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3560. pdev->rxdma_mon_buf_ring.hal_srng,
  3561. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3562. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3563. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3564. RX_BUFFER_SIZE, &htt_tlv_filter);
  3565. return 0;
  3566. }
  3567. /**
  3568. * dp_set_nac() - set peer_nac
  3569. * @peer_handle: Datapath PEER handle
  3570. *
  3571. * Return: void
  3572. */
  3573. static void dp_set_nac(struct cdp_peer *peer_handle)
  3574. {
  3575. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3576. peer->nac = 1;
  3577. }
  3578. /**
  3579. * dp_get_tx_pending() - read pending tx
  3580. * @pdev_handle: Datapath PDEV handle
  3581. *
  3582. * Return: outstanding tx
  3583. */
  3584. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  3585. {
  3586. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3587. return qdf_atomic_read(&pdev->num_tx_outstanding);
  3588. }
  3589. /**
  3590. * dp_get_peer_mac_from_peer_id() - get peer mac
  3591. * @pdev_handle: Datapath PDEV handle
  3592. * @peer_id: Peer ID
  3593. * @peer_mac: MAC addr of PEER
  3594. *
  3595. * Return: void
  3596. */
  3597. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  3598. uint32_t peer_id, uint8_t *peer_mac)
  3599. {
  3600. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3601. struct dp_peer *peer;
  3602. if (pdev && peer_mac) {
  3603. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  3604. if (peer && peer->mac_addr.raw) {
  3605. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  3606. DP_MAC_ADDR_LEN);
  3607. }
  3608. }
  3609. }
  3610. /**
  3611. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  3612. * @vdev_handle: Datapath VDEV handle
  3613. * @smart_monitor: Flag to denote if its smart monitor mode
  3614. *
  3615. * Return: 0 on success, not 0 on failure
  3616. */
  3617. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  3618. uint8_t smart_monitor)
  3619. {
  3620. /* Many monitor VAPs can exists in a system but only one can be up at
  3621. * anytime
  3622. */
  3623. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3624. struct dp_pdev *pdev;
  3625. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3626. struct dp_soc *soc;
  3627. uint8_t pdev_id;
  3628. qdf_assert(vdev);
  3629. pdev = vdev->pdev;
  3630. pdev_id = pdev->pdev_id;
  3631. soc = pdev->soc;
  3632. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3633. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3634. pdev, pdev_id, soc, vdev);
  3635. /*Check if current pdev's monitor_vdev exists */
  3636. if (pdev->monitor_vdev) {
  3637. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3638. "vdev=%pK\n", vdev);
  3639. qdf_assert(vdev);
  3640. }
  3641. pdev->monitor_vdev = vdev;
  3642. /* If smart monitor mode, do not configure monitor ring */
  3643. if (smart_monitor)
  3644. return QDF_STATUS_SUCCESS;
  3645. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3646. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3647. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3648. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3649. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3650. pdev->mo_data_filter);
  3651. htt_tlv_filter.mpdu_start = 1;
  3652. htt_tlv_filter.msdu_start = 1;
  3653. htt_tlv_filter.packet = 1;
  3654. htt_tlv_filter.msdu_end = 1;
  3655. htt_tlv_filter.mpdu_end = 1;
  3656. htt_tlv_filter.packet_header = 1;
  3657. htt_tlv_filter.attention = 1;
  3658. htt_tlv_filter.ppdu_start = 0;
  3659. htt_tlv_filter.ppdu_end = 0;
  3660. htt_tlv_filter.ppdu_end_user_stats = 0;
  3661. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3662. htt_tlv_filter.ppdu_end_status_done = 0;
  3663. htt_tlv_filter.header_per_msdu = 1;
  3664. htt_tlv_filter.enable_fp =
  3665. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3666. htt_tlv_filter.enable_md = 0;
  3667. htt_tlv_filter.enable_mo =
  3668. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3669. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3670. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3671. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3672. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3673. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3674. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3675. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3676. pdev->rxdma_mon_buf_ring.hal_srng,
  3677. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3678. htt_tlv_filter.mpdu_start = 1;
  3679. htt_tlv_filter.msdu_start = 1;
  3680. htt_tlv_filter.packet = 0;
  3681. htt_tlv_filter.msdu_end = 1;
  3682. htt_tlv_filter.mpdu_end = 1;
  3683. htt_tlv_filter.packet_header = 1;
  3684. htt_tlv_filter.attention = 1;
  3685. htt_tlv_filter.ppdu_start = 1;
  3686. htt_tlv_filter.ppdu_end = 1;
  3687. htt_tlv_filter.ppdu_end_user_stats = 1;
  3688. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3689. htt_tlv_filter.ppdu_end_status_done = 1;
  3690. htt_tlv_filter.header_per_msdu = 0;
  3691. htt_tlv_filter.enable_fp =
  3692. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3693. htt_tlv_filter.enable_md = 0;
  3694. htt_tlv_filter.enable_mo =
  3695. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3696. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3697. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3698. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3699. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3700. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3701. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3702. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3703. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3704. RX_BUFFER_SIZE, &htt_tlv_filter);
  3705. return QDF_STATUS_SUCCESS;
  3706. }
  3707. /**
  3708. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  3709. * @pdev_handle: Datapath PDEV handle
  3710. * @filter_val: Flag to select Filter for monitor mode
  3711. * Return: 0 on success, not 0 on failure
  3712. */
  3713. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  3714. struct cdp_monitor_filter *filter_val)
  3715. {
  3716. /* Many monitor VAPs can exists in a system but only one can be up at
  3717. * anytime
  3718. */
  3719. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3720. struct dp_vdev *vdev = pdev->monitor_vdev;
  3721. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3722. struct dp_soc *soc;
  3723. uint8_t pdev_id;
  3724. pdev_id = pdev->pdev_id;
  3725. soc = pdev->soc;
  3726. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3727. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3728. pdev, pdev_id, soc, vdev);
  3729. /*Check if current pdev's monitor_vdev exists */
  3730. if (!pdev->monitor_vdev) {
  3731. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3732. "vdev=%pK\n", vdev);
  3733. qdf_assert(vdev);
  3734. }
  3735. /* update filter mode, type in pdev structure */
  3736. pdev->mon_filter_mode = filter_val->mode;
  3737. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  3738. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  3739. pdev->fp_data_filter = filter_val->fp_data;
  3740. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  3741. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  3742. pdev->mo_data_filter = filter_val->mo_data;
  3743. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3744. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3745. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3746. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3747. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3748. pdev->mo_data_filter);
  3749. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3750. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3751. pdev->rxdma_mon_buf_ring.hal_srng,
  3752. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3753. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3754. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3755. RX_BUFFER_SIZE, &htt_tlv_filter);
  3756. htt_tlv_filter.mpdu_start = 1;
  3757. htt_tlv_filter.msdu_start = 1;
  3758. htt_tlv_filter.packet = 1;
  3759. htt_tlv_filter.msdu_end = 1;
  3760. htt_tlv_filter.mpdu_end = 1;
  3761. htt_tlv_filter.packet_header = 1;
  3762. htt_tlv_filter.attention = 1;
  3763. htt_tlv_filter.ppdu_start = 0;
  3764. htt_tlv_filter.ppdu_end = 0;
  3765. htt_tlv_filter.ppdu_end_user_stats = 0;
  3766. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3767. htt_tlv_filter.ppdu_end_status_done = 0;
  3768. htt_tlv_filter.header_per_msdu = 1;
  3769. htt_tlv_filter.enable_fp =
  3770. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3771. htt_tlv_filter.enable_md = 0;
  3772. htt_tlv_filter.enable_mo =
  3773. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3774. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3775. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3776. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3777. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3778. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3779. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3780. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3781. pdev->rxdma_mon_buf_ring.hal_srng, RXDMA_MONITOR_BUF,
  3782. RX_BUFFER_SIZE, &htt_tlv_filter);
  3783. htt_tlv_filter.mpdu_start = 1;
  3784. htt_tlv_filter.msdu_start = 1;
  3785. htt_tlv_filter.packet = 0;
  3786. htt_tlv_filter.msdu_end = 1;
  3787. htt_tlv_filter.mpdu_end = 1;
  3788. htt_tlv_filter.packet_header = 1;
  3789. htt_tlv_filter.attention = 1;
  3790. htt_tlv_filter.ppdu_start = 1;
  3791. htt_tlv_filter.ppdu_end = 1;
  3792. htt_tlv_filter.ppdu_end_user_stats = 1;
  3793. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3794. htt_tlv_filter.ppdu_end_status_done = 1;
  3795. htt_tlv_filter.header_per_msdu = 0;
  3796. htt_tlv_filter.enable_fp =
  3797. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3798. htt_tlv_filter.enable_md = 0;
  3799. htt_tlv_filter.enable_mo =
  3800. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3801. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3802. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3803. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3804. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3805. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3806. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3807. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3808. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3809. RX_BUFFER_SIZE, &htt_tlv_filter);
  3810. return QDF_STATUS_SUCCESS;
  3811. }
  3812. /**
  3813. * dp_get_pdev_id_frm_pdev() - get pdev_id
  3814. * @pdev_handle: Datapath PDEV handle
  3815. *
  3816. * Return: pdev_id
  3817. */
  3818. static
  3819. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  3820. {
  3821. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3822. return pdev->pdev_id;
  3823. }
  3824. /**
  3825. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  3826. * @vdev_handle: Datapath VDEV handle
  3827. * Return: true on ucast filter flag set
  3828. */
  3829. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  3830. {
  3831. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3832. struct dp_pdev *pdev;
  3833. pdev = vdev->pdev;
  3834. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  3835. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  3836. return true;
  3837. return false;
  3838. }
  3839. /**
  3840. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  3841. * @vdev_handle: Datapath VDEV handle
  3842. * Return: true on mcast filter flag set
  3843. */
  3844. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  3845. {
  3846. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3847. struct dp_pdev *pdev;
  3848. pdev = vdev->pdev;
  3849. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  3850. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  3851. return true;
  3852. return false;
  3853. }
  3854. /**
  3855. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  3856. * @vdev_handle: Datapath VDEV handle
  3857. * Return: true on non data filter flag set
  3858. */
  3859. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  3860. {
  3861. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3862. struct dp_pdev *pdev;
  3863. pdev = vdev->pdev;
  3864. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  3865. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  3866. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  3867. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  3868. return true;
  3869. }
  3870. }
  3871. return false;
  3872. }
  3873. #ifdef MESH_MODE_SUPPORT
  3874. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  3875. {
  3876. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3877. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3878. FL("val %d"), val);
  3879. vdev->mesh_vdev = val;
  3880. }
  3881. /*
  3882. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  3883. * @vdev_hdl: virtual device object
  3884. * @val: value to be set
  3885. *
  3886. * Return: void
  3887. */
  3888. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  3889. {
  3890. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3891. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3892. FL("val %d"), val);
  3893. vdev->mesh_rx_filter = val;
  3894. }
  3895. #endif
  3896. /*
  3897. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  3898. * Current scope is bar recieved count
  3899. *
  3900. * @pdev_handle: DP_PDEV handle
  3901. *
  3902. * Return: void
  3903. */
  3904. #define STATS_PROC_TIMEOUT (HZ/1000)
  3905. static void
  3906. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  3907. {
  3908. struct dp_vdev *vdev;
  3909. struct dp_peer *peer;
  3910. uint32_t waitcnt;
  3911. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3912. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3913. if (!peer) {
  3914. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3915. FL("DP Invalid Peer refernce"));
  3916. return;
  3917. }
  3918. if (peer->delete_in_progress) {
  3919. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3920. FL("DP Peer deletion in progress"));
  3921. continue;
  3922. }
  3923. qdf_atomic_inc(&peer->ref_cnt);
  3924. waitcnt = 0;
  3925. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  3926. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  3927. && waitcnt < 10) {
  3928. schedule_timeout_interruptible(
  3929. STATS_PROC_TIMEOUT);
  3930. waitcnt++;
  3931. }
  3932. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  3933. dp_peer_unref_delete(peer);
  3934. }
  3935. }
  3936. }
  3937. /**
  3938. * dp_rx_bar_stats_cb(): BAR received stats callback
  3939. * @soc: SOC handle
  3940. * @cb_ctxt: Call back context
  3941. * @reo_status: Reo status
  3942. *
  3943. * return: void
  3944. */
  3945. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  3946. union hal_reo_status *reo_status)
  3947. {
  3948. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  3949. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  3950. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  3951. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  3952. queue_status->header.status);
  3953. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  3954. return;
  3955. }
  3956. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  3957. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  3958. }
  3959. /**
  3960. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  3961. * @vdev: DP VDEV handle
  3962. *
  3963. * return: void
  3964. */
  3965. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  3966. {
  3967. struct dp_peer *peer = NULL;
  3968. struct dp_soc *soc = vdev->pdev->soc;
  3969. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  3970. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  3971. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  3972. DP_UPDATE_STATS(vdev, peer);
  3973. if (soc->cdp_soc.ol_ops->update_dp_stats)
  3974. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  3975. &vdev->stats, (uint16_t) vdev->vdev_id,
  3976. UPDATE_VDEV_STATS);
  3977. }
  3978. /**
  3979. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  3980. * @pdev: DP PDEV handle
  3981. *
  3982. * return: void
  3983. */
  3984. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  3985. {
  3986. struct dp_vdev *vdev = NULL;
  3987. struct dp_soc *soc = pdev->soc;
  3988. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  3989. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  3990. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  3991. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3992. dp_aggregate_vdev_stats(vdev);
  3993. DP_UPDATE_STATS(pdev, vdev);
  3994. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  3995. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  3996. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  3997. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  3998. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  3999. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4000. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4001. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4002. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  4003. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4004. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  4005. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4006. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4007. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4008. DP_STATS_AGGR(pdev, vdev,
  4009. tx_i.mcast_en.dropped_map_error);
  4010. DP_STATS_AGGR(pdev, vdev,
  4011. tx_i.mcast_en.dropped_self_mac);
  4012. DP_STATS_AGGR(pdev, vdev,
  4013. tx_i.mcast_en.dropped_send_fail);
  4014. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4015. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4016. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4017. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4018. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na);
  4019. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4020. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4021. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4022. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4023. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4024. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4025. pdev->stats.tx_i.dropped.dma_error +
  4026. pdev->stats.tx_i.dropped.ring_full +
  4027. pdev->stats.tx_i.dropped.enqueue_fail +
  4028. pdev->stats.tx_i.dropped.desc_na +
  4029. pdev->stats.tx_i.dropped.res_full;
  4030. pdev->stats.tx.last_ack_rssi =
  4031. vdev->stats.tx.last_ack_rssi;
  4032. pdev->stats.tx_i.tso.num_seg =
  4033. vdev->stats.tx_i.tso.num_seg;
  4034. }
  4035. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4036. soc->cdp_soc.ol_ops->update_dp_stats(pdev->osif_pdev,
  4037. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  4038. }
  4039. /**
  4040. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4041. * @pdev: DP_PDEV Handle
  4042. *
  4043. * Return:void
  4044. */
  4045. static inline void
  4046. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4047. {
  4048. uint8_t index = 0;
  4049. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4050. DP_PRINT_STATS("Received From Stack:");
  4051. DP_PRINT_STATS(" Packets = %d",
  4052. pdev->stats.tx_i.rcvd.num);
  4053. DP_PRINT_STATS(" Bytes = %llu",
  4054. pdev->stats.tx_i.rcvd.bytes);
  4055. DP_PRINT_STATS("Processed:");
  4056. DP_PRINT_STATS(" Packets = %d",
  4057. pdev->stats.tx_i.processed.num);
  4058. DP_PRINT_STATS(" Bytes = %llu",
  4059. pdev->stats.tx_i.processed.bytes);
  4060. DP_PRINT_STATS("Total Completions:");
  4061. DP_PRINT_STATS(" Packets = %u",
  4062. pdev->stats.tx.comp_pkt.num);
  4063. DP_PRINT_STATS(" Bytes = %llu",
  4064. pdev->stats.tx.comp_pkt.bytes);
  4065. DP_PRINT_STATS("Successful Completions:");
  4066. DP_PRINT_STATS(" Packets = %u",
  4067. pdev->stats.tx.tx_success.num);
  4068. DP_PRINT_STATS(" Bytes = %llu",
  4069. pdev->stats.tx.tx_success.bytes);
  4070. DP_PRINT_STATS("Dropped:");
  4071. DP_PRINT_STATS(" Total = %d",
  4072. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4073. DP_PRINT_STATS(" Dma_map_error = %d",
  4074. pdev->stats.tx_i.dropped.dma_error);
  4075. DP_PRINT_STATS(" Ring Full = %d",
  4076. pdev->stats.tx_i.dropped.ring_full);
  4077. DP_PRINT_STATS(" Descriptor Not available = %d",
  4078. pdev->stats.tx_i.dropped.desc_na);
  4079. DP_PRINT_STATS(" HW enqueue failed= %d",
  4080. pdev->stats.tx_i.dropped.enqueue_fail);
  4081. DP_PRINT_STATS(" Resources Full = %d",
  4082. pdev->stats.tx_i.dropped.res_full);
  4083. DP_PRINT_STATS(" FW removed = %d",
  4084. pdev->stats.tx.dropped.fw_rem);
  4085. DP_PRINT_STATS(" FW removed transmitted = %d",
  4086. pdev->stats.tx.dropped.fw_rem_tx);
  4087. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4088. pdev->stats.tx.dropped.fw_rem_notx);
  4089. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4090. pdev->stats.tx.dropped.fw_reason1);
  4091. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4092. pdev->stats.tx.dropped.fw_reason2);
  4093. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4094. pdev->stats.tx.dropped.fw_reason3);
  4095. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4096. pdev->stats.tx.dropped.age_out);
  4097. DP_PRINT_STATS("Scatter Gather:");
  4098. DP_PRINT_STATS(" Packets = %d",
  4099. pdev->stats.tx_i.sg.sg_pkt.num);
  4100. DP_PRINT_STATS(" Bytes = %llu",
  4101. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4102. DP_PRINT_STATS(" Dropped By Host = %d",
  4103. pdev->stats.tx_i.sg.dropped_host);
  4104. DP_PRINT_STATS(" Dropped By Target = %d",
  4105. pdev->stats.tx_i.sg.dropped_target);
  4106. DP_PRINT_STATS("TSO:");
  4107. DP_PRINT_STATS(" Number of Segments = %d",
  4108. pdev->stats.tx_i.tso.num_seg);
  4109. DP_PRINT_STATS(" Packets = %d",
  4110. pdev->stats.tx_i.tso.tso_pkt.num);
  4111. DP_PRINT_STATS(" Bytes = %llu",
  4112. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4113. DP_PRINT_STATS(" Dropped By Host = %d",
  4114. pdev->stats.tx_i.tso.dropped_host);
  4115. DP_PRINT_STATS("Mcast Enhancement:");
  4116. DP_PRINT_STATS(" Packets = %d",
  4117. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4118. DP_PRINT_STATS(" Bytes = %llu",
  4119. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4120. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4121. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4122. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4123. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4124. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4125. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4126. DP_PRINT_STATS(" Unicast sent = %d",
  4127. pdev->stats.tx_i.mcast_en.ucast);
  4128. DP_PRINT_STATS("Raw:");
  4129. DP_PRINT_STATS(" Packets = %d",
  4130. pdev->stats.tx_i.raw.raw_pkt.num);
  4131. DP_PRINT_STATS(" Bytes = %llu",
  4132. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4133. DP_PRINT_STATS(" DMA map error = %d",
  4134. pdev->stats.tx_i.raw.dma_map_error);
  4135. DP_PRINT_STATS("Reinjected:");
  4136. DP_PRINT_STATS(" Packets = %d",
  4137. pdev->stats.tx_i.reinject_pkts.num);
  4138. DP_PRINT_STATS("Bytes = %llu\n",
  4139. pdev->stats.tx_i.reinject_pkts.bytes);
  4140. DP_PRINT_STATS("Inspected:");
  4141. DP_PRINT_STATS(" Packets = %d",
  4142. pdev->stats.tx_i.inspect_pkts.num);
  4143. DP_PRINT_STATS(" Bytes = %llu",
  4144. pdev->stats.tx_i.inspect_pkts.bytes);
  4145. DP_PRINT_STATS("Nawds Multicast:");
  4146. DP_PRINT_STATS(" Packets = %d",
  4147. pdev->stats.tx_i.nawds_mcast.num);
  4148. DP_PRINT_STATS(" Bytes = %llu",
  4149. pdev->stats.tx_i.nawds_mcast.bytes);
  4150. DP_PRINT_STATS("CCE Classified:");
  4151. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4152. pdev->stats.tx_i.cce_classified);
  4153. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4154. pdev->stats.tx_i.cce_classified_raw);
  4155. DP_PRINT_STATS("Mesh stats:");
  4156. DP_PRINT_STATS(" frames to firmware: %u",
  4157. pdev->stats.tx_i.mesh.exception_fw);
  4158. DP_PRINT_STATS(" completions from fw: %u",
  4159. pdev->stats.tx_i.mesh.completion_fw);
  4160. DP_PRINT_STATS("PPDU stats counter");
  4161. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4162. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4163. pdev->stats.ppdu_stats_counter[index]);
  4164. }
  4165. }
  4166. /**
  4167. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4168. * @pdev: DP_PDEV Handle
  4169. *
  4170. * Return: void
  4171. */
  4172. static inline void
  4173. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4174. {
  4175. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4176. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4177. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4178. pdev->stats.rx.rcvd_reo[0].num,
  4179. pdev->stats.rx.rcvd_reo[1].num,
  4180. pdev->stats.rx.rcvd_reo[2].num,
  4181. pdev->stats.rx.rcvd_reo[3].num);
  4182. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4183. pdev->stats.rx.rcvd_reo[0].bytes,
  4184. pdev->stats.rx.rcvd_reo[1].bytes,
  4185. pdev->stats.rx.rcvd_reo[2].bytes,
  4186. pdev->stats.rx.rcvd_reo[3].bytes);
  4187. DP_PRINT_STATS("Replenished:");
  4188. DP_PRINT_STATS(" Packets = %d",
  4189. pdev->stats.replenish.pkts.num);
  4190. DP_PRINT_STATS(" Bytes = %llu",
  4191. pdev->stats.replenish.pkts.bytes);
  4192. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  4193. pdev->stats.buf_freelist);
  4194. DP_PRINT_STATS(" Low threshold intr = %d",
  4195. pdev->stats.replenish.low_thresh_intrs);
  4196. DP_PRINT_STATS("Dropped:");
  4197. DP_PRINT_STATS(" msdu_not_done = %d",
  4198. pdev->stats.dropped.msdu_not_done);
  4199. DP_PRINT_STATS(" mon_rx_drop = %d",
  4200. pdev->stats.dropped.mon_rx_drop);
  4201. DP_PRINT_STATS("Sent To Stack:");
  4202. DP_PRINT_STATS(" Packets = %d",
  4203. pdev->stats.rx.to_stack.num);
  4204. DP_PRINT_STATS(" Bytes = %llu",
  4205. pdev->stats.rx.to_stack.bytes);
  4206. DP_PRINT_STATS("Multicast/Broadcast:");
  4207. DP_PRINT_STATS(" Packets = %d",
  4208. pdev->stats.rx.multicast.num);
  4209. DP_PRINT_STATS(" Bytes = %llu",
  4210. pdev->stats.rx.multicast.bytes);
  4211. DP_PRINT_STATS("Errors:");
  4212. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  4213. pdev->stats.replenish.rxdma_err);
  4214. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  4215. pdev->stats.err.desc_alloc_fail);
  4216. /* Get bar_recv_cnt */
  4217. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  4218. DP_PRINT_STATS("BAR Received Count: = %d",
  4219. pdev->stats.rx.bar_recv_cnt);
  4220. }
  4221. /**
  4222. * dp_print_soc_tx_stats(): Print SOC level stats
  4223. * @soc DP_SOC Handle
  4224. *
  4225. * Return: void
  4226. */
  4227. static inline void
  4228. dp_print_soc_tx_stats(struct dp_soc *soc)
  4229. {
  4230. DP_PRINT_STATS("SOC Tx Stats:\n");
  4231. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  4232. soc->stats.tx.desc_in_use);
  4233. DP_PRINT_STATS("Invalid peer:");
  4234. DP_PRINT_STATS(" Packets = %d",
  4235. soc->stats.tx.tx_invalid_peer.num);
  4236. DP_PRINT_STATS(" Bytes = %llu",
  4237. soc->stats.tx.tx_invalid_peer.bytes);
  4238. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  4239. soc->stats.tx.tcl_ring_full[0],
  4240. soc->stats.tx.tcl_ring_full[1],
  4241. soc->stats.tx.tcl_ring_full[2]);
  4242. }
  4243. /**
  4244. * dp_print_soc_rx_stats: Print SOC level Rx stats
  4245. * @soc: DP_SOC Handle
  4246. *
  4247. * Return:void
  4248. */
  4249. static inline void
  4250. dp_print_soc_rx_stats(struct dp_soc *soc)
  4251. {
  4252. uint32_t i;
  4253. char reo_error[DP_REO_ERR_LENGTH];
  4254. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  4255. uint8_t index = 0;
  4256. DP_PRINT_STATS("SOC Rx Stats:\n");
  4257. DP_PRINT_STATS("Errors:\n");
  4258. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  4259. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  4260. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  4261. DP_PRINT_STATS("Invalid RBM = %d",
  4262. soc->stats.rx.err.invalid_rbm);
  4263. DP_PRINT_STATS("Invalid Vdev = %d",
  4264. soc->stats.rx.err.invalid_vdev);
  4265. DP_PRINT_STATS("Invalid Pdev = %d",
  4266. soc->stats.rx.err.invalid_pdev);
  4267. DP_PRINT_STATS("Invalid Peer = %d",
  4268. soc->stats.rx.err.rx_invalid_peer.num);
  4269. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  4270. soc->stats.rx.err.hal_ring_access_fail);
  4271. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  4272. index += qdf_snprint(&rxdma_error[index],
  4273. DP_RXDMA_ERR_LENGTH - index,
  4274. " %d", soc->stats.rx.err.rxdma_error[i]);
  4275. }
  4276. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  4277. rxdma_error);
  4278. index = 0;
  4279. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  4280. index += qdf_snprint(&reo_error[index],
  4281. DP_REO_ERR_LENGTH - index,
  4282. " %d", soc->stats.rx.err.reo_error[i]);
  4283. }
  4284. DP_PRINT_STATS("REO Error(0-14):%s",
  4285. reo_error);
  4286. }
  4287. /**
  4288. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  4289. * @soc: DP_SOC handle
  4290. * @srng: DP_SRNG handle
  4291. * @ring_name: SRNG name
  4292. *
  4293. * Return: void
  4294. */
  4295. static inline void
  4296. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  4297. char *ring_name)
  4298. {
  4299. uint32_t tailp;
  4300. uint32_t headp;
  4301. if (srng->hal_srng != NULL) {
  4302. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  4303. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  4304. ring_name, headp, tailp);
  4305. }
  4306. }
  4307. /**
  4308. * dp_print_ring_stats(): Print tail and head pointer
  4309. * @pdev: DP_PDEV handle
  4310. *
  4311. * Return:void
  4312. */
  4313. static inline void
  4314. dp_print_ring_stats(struct dp_pdev *pdev)
  4315. {
  4316. uint32_t i;
  4317. char ring_name[STR_MAXLEN + 1];
  4318. dp_print_ring_stat_from_hal(pdev->soc,
  4319. &pdev->soc->reo_exception_ring,
  4320. "Reo Exception Ring");
  4321. dp_print_ring_stat_from_hal(pdev->soc,
  4322. &pdev->soc->reo_reinject_ring,
  4323. "Reo Inject Ring");
  4324. dp_print_ring_stat_from_hal(pdev->soc,
  4325. &pdev->soc->reo_cmd_ring,
  4326. "Reo Command Ring");
  4327. dp_print_ring_stat_from_hal(pdev->soc,
  4328. &pdev->soc->reo_status_ring,
  4329. "Reo Status Ring");
  4330. dp_print_ring_stat_from_hal(pdev->soc,
  4331. &pdev->soc->rx_rel_ring,
  4332. "Rx Release ring");
  4333. dp_print_ring_stat_from_hal(pdev->soc,
  4334. &pdev->soc->tcl_cmd_ring,
  4335. "Tcl command Ring");
  4336. dp_print_ring_stat_from_hal(pdev->soc,
  4337. &pdev->soc->tcl_status_ring,
  4338. "Tcl Status Ring");
  4339. dp_print_ring_stat_from_hal(pdev->soc,
  4340. &pdev->soc->wbm_desc_rel_ring,
  4341. "Wbm Desc Rel Ring");
  4342. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4343. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  4344. dp_print_ring_stat_from_hal(pdev->soc,
  4345. &pdev->soc->reo_dest_ring[i],
  4346. ring_name);
  4347. }
  4348. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  4349. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  4350. dp_print_ring_stat_from_hal(pdev->soc,
  4351. &pdev->soc->tcl_data_ring[i],
  4352. ring_name);
  4353. }
  4354. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  4355. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  4356. dp_print_ring_stat_from_hal(pdev->soc,
  4357. &pdev->soc->tx_comp_ring[i],
  4358. ring_name);
  4359. }
  4360. dp_print_ring_stat_from_hal(pdev->soc,
  4361. &pdev->rx_refill_buf_ring,
  4362. "Rx Refill Buf Ring");
  4363. dp_print_ring_stat_from_hal(pdev->soc,
  4364. &pdev->rx_refill_buf_ring2,
  4365. "Second Rx Refill Buf Ring");
  4366. dp_print_ring_stat_from_hal(pdev->soc,
  4367. &pdev->rxdma_mon_buf_ring,
  4368. "Rxdma Mon Buf Ring");
  4369. dp_print_ring_stat_from_hal(pdev->soc,
  4370. &pdev->rxdma_mon_dst_ring,
  4371. "Rxdma Mon Dst Ring");
  4372. dp_print_ring_stat_from_hal(pdev->soc,
  4373. &pdev->rxdma_mon_status_ring,
  4374. "Rxdma Mon Status Ring");
  4375. dp_print_ring_stat_from_hal(pdev->soc,
  4376. &pdev->rxdma_mon_desc_ring,
  4377. "Rxdma mon desc Ring");
  4378. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  4379. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  4380. dp_print_ring_stat_from_hal(pdev->soc,
  4381. &pdev->rxdma_err_dst_ring[i],
  4382. ring_name);
  4383. }
  4384. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  4385. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  4386. dp_print_ring_stat_from_hal(pdev->soc,
  4387. &pdev->rx_mac_buf_ring[i],
  4388. ring_name);
  4389. }
  4390. }
  4391. /**
  4392. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  4393. * @vdev: DP_VDEV handle
  4394. *
  4395. * Return:void
  4396. */
  4397. static inline void
  4398. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  4399. {
  4400. struct dp_peer *peer = NULL;
  4401. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  4402. DP_STATS_CLR(vdev->pdev);
  4403. DP_STATS_CLR(vdev->pdev->soc);
  4404. DP_STATS_CLR(vdev);
  4405. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4406. if (!peer)
  4407. return;
  4408. DP_STATS_CLR(peer);
  4409. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  4410. soc->cdp_soc.ol_ops->update_dp_stats(
  4411. vdev->pdev->osif_pdev,
  4412. &peer->stats,
  4413. peer->peer_ids[0],
  4414. UPDATE_PEER_STATS);
  4415. }
  4416. }
  4417. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4418. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  4419. &vdev->stats, (uint16_t)vdev->vdev_id,
  4420. UPDATE_VDEV_STATS);
  4421. }
  4422. /**
  4423. * dp_print_rx_rates(): Print Rx rate stats
  4424. * @vdev: DP_VDEV handle
  4425. *
  4426. * Return:void
  4427. */
  4428. static inline void
  4429. dp_print_rx_rates(struct dp_vdev *vdev)
  4430. {
  4431. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4432. uint8_t i, mcs, pkt_type;
  4433. uint8_t index = 0;
  4434. char nss[DP_NSS_LENGTH];
  4435. DP_PRINT_STATS("Rx Rate Info:\n");
  4436. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4437. index = 0;
  4438. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4439. if (!dp_rate_string[pkt_type][mcs].valid)
  4440. continue;
  4441. DP_PRINT_STATS(" %s = %d",
  4442. dp_rate_string[pkt_type][mcs].mcs_type,
  4443. pdev->stats.rx.pkt_type[pkt_type].
  4444. mcs_count[mcs]);
  4445. }
  4446. DP_PRINT_STATS("\n");
  4447. }
  4448. index = 0;
  4449. for (i = 0; i < SS_COUNT; i++) {
  4450. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4451. " %d", pdev->stats.rx.nss[i]);
  4452. }
  4453. DP_PRINT_STATS("NSS(1-8) = %s",
  4454. nss);
  4455. DP_PRINT_STATS("SGI ="
  4456. " 0.8us %d,"
  4457. " 0.4us %d,"
  4458. " 1.6us %d,"
  4459. " 3.2us %d,",
  4460. pdev->stats.rx.sgi_count[0],
  4461. pdev->stats.rx.sgi_count[1],
  4462. pdev->stats.rx.sgi_count[2],
  4463. pdev->stats.rx.sgi_count[3]);
  4464. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4465. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  4466. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  4467. DP_PRINT_STATS("Reception Type ="
  4468. " SU: %d,"
  4469. " MU_MIMO:%d,"
  4470. " MU_OFDMA:%d,"
  4471. " MU_OFDMA_MIMO:%d\n",
  4472. pdev->stats.rx.reception_type[0],
  4473. pdev->stats.rx.reception_type[1],
  4474. pdev->stats.rx.reception_type[2],
  4475. pdev->stats.rx.reception_type[3]);
  4476. DP_PRINT_STATS("Aggregation:\n");
  4477. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  4478. pdev->stats.rx.ampdu_cnt);
  4479. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  4480. pdev->stats.rx.non_ampdu_cnt);
  4481. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  4482. pdev->stats.rx.amsdu_cnt);
  4483. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  4484. pdev->stats.rx.non_amsdu_cnt);
  4485. }
  4486. /**
  4487. * dp_print_tx_rates(): Print tx rates
  4488. * @vdev: DP_VDEV handle
  4489. *
  4490. * Return:void
  4491. */
  4492. static inline void
  4493. dp_print_tx_rates(struct dp_vdev *vdev)
  4494. {
  4495. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4496. uint8_t mcs, pkt_type;
  4497. uint32_t index;
  4498. DP_PRINT_STATS("Tx Rate Info:\n");
  4499. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4500. index = 0;
  4501. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4502. if (!dp_rate_string[pkt_type][mcs].valid)
  4503. continue;
  4504. DP_PRINT_STATS(" %s = %d",
  4505. dp_rate_string[pkt_type][mcs].mcs_type,
  4506. pdev->stats.tx.pkt_type[pkt_type].
  4507. mcs_count[mcs]);
  4508. }
  4509. DP_PRINT_STATS("\n");
  4510. }
  4511. DP_PRINT_STATS("SGI ="
  4512. " 0.8us %d"
  4513. " 0.4us %d"
  4514. " 1.6us %d"
  4515. " 3.2us %d",
  4516. pdev->stats.tx.sgi_count[0],
  4517. pdev->stats.tx.sgi_count[1],
  4518. pdev->stats.tx.sgi_count[2],
  4519. pdev->stats.tx.sgi_count[3]);
  4520. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4521. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  4522. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  4523. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  4524. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  4525. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  4526. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  4527. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  4528. DP_PRINT_STATS("Aggregation:\n");
  4529. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  4530. pdev->stats.tx.amsdu_cnt);
  4531. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  4532. pdev->stats.tx.non_amsdu_cnt);
  4533. }
  4534. /**
  4535. * dp_print_peer_stats():print peer stats
  4536. * @peer: DP_PEER handle
  4537. *
  4538. * return void
  4539. */
  4540. static inline void dp_print_peer_stats(struct dp_peer *peer)
  4541. {
  4542. uint8_t i, mcs, pkt_type;
  4543. uint32_t index;
  4544. char nss[DP_NSS_LENGTH];
  4545. DP_PRINT_STATS("Node Tx Stats:\n");
  4546. DP_PRINT_STATS("Total Packet Completions = %d",
  4547. peer->stats.tx.comp_pkt.num);
  4548. DP_PRINT_STATS("Total Bytes Completions = %llu",
  4549. peer->stats.tx.comp_pkt.bytes);
  4550. DP_PRINT_STATS("Success Packets = %d",
  4551. peer->stats.tx.tx_success.num);
  4552. DP_PRINT_STATS("Success Bytes = %llu",
  4553. peer->stats.tx.tx_success.bytes);
  4554. DP_PRINT_STATS("Unicast Success Packets = %d",
  4555. peer->stats.tx.ucast.num);
  4556. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  4557. peer->stats.tx.ucast.bytes);
  4558. DP_PRINT_STATS("Multicast Success Packets = %d",
  4559. peer->stats.tx.mcast.num);
  4560. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  4561. peer->stats.tx.mcast.bytes);
  4562. DP_PRINT_STATS("Broadcast Success Packets = %d",
  4563. peer->stats.tx.bcast.num);
  4564. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  4565. peer->stats.tx.bcast.bytes);
  4566. DP_PRINT_STATS("Packets Failed = %d",
  4567. peer->stats.tx.tx_failed);
  4568. DP_PRINT_STATS("Packets In OFDMA = %d",
  4569. peer->stats.tx.ofdma);
  4570. DP_PRINT_STATS("Packets In STBC = %d",
  4571. peer->stats.tx.stbc);
  4572. DP_PRINT_STATS("Packets In LDPC = %d",
  4573. peer->stats.tx.ldpc);
  4574. DP_PRINT_STATS("Packet Retries = %d",
  4575. peer->stats.tx.retries);
  4576. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  4577. peer->stats.tx.amsdu_cnt);
  4578. DP_PRINT_STATS("Last Packet RSSI = %d",
  4579. peer->stats.tx.last_ack_rssi);
  4580. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  4581. peer->stats.tx.dropped.fw_rem);
  4582. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  4583. peer->stats.tx.dropped.fw_rem_tx);
  4584. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  4585. peer->stats.tx.dropped.fw_rem_notx);
  4586. DP_PRINT_STATS("Dropped : Age Out = %d",
  4587. peer->stats.tx.dropped.age_out);
  4588. DP_PRINT_STATS("NAWDS : ");
  4589. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  4590. peer->stats.tx.nawds_mcast_drop);
  4591. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  4592. peer->stats.tx.nawds_mcast.num);
  4593. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  4594. peer->stats.tx.nawds_mcast.bytes);
  4595. DP_PRINT_STATS("Rate Info:");
  4596. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4597. index = 0;
  4598. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4599. if (!dp_rate_string[pkt_type][mcs].valid)
  4600. continue;
  4601. DP_PRINT_STATS(" %s = %d",
  4602. dp_rate_string[pkt_type][mcs].mcs_type,
  4603. peer->stats.tx.pkt_type[pkt_type].
  4604. mcs_count[mcs]);
  4605. }
  4606. DP_PRINT_STATS("\n");
  4607. }
  4608. DP_PRINT_STATS("SGI = "
  4609. " 0.8us %d"
  4610. " 0.4us %d"
  4611. " 1.6us %d"
  4612. " 3.2us %d",
  4613. peer->stats.tx.sgi_count[0],
  4614. peer->stats.tx.sgi_count[1],
  4615. peer->stats.tx.sgi_count[2],
  4616. peer->stats.tx.sgi_count[3]);
  4617. DP_PRINT_STATS("Excess Retries per AC ");
  4618. DP_PRINT_STATS(" Best effort = %d",
  4619. peer->stats.tx.excess_retries_per_ac[0]);
  4620. DP_PRINT_STATS(" Background= %d",
  4621. peer->stats.tx.excess_retries_per_ac[1]);
  4622. DP_PRINT_STATS(" Video = %d",
  4623. peer->stats.tx.excess_retries_per_ac[2]);
  4624. DP_PRINT_STATS(" Voice = %d",
  4625. peer->stats.tx.excess_retries_per_ac[3]);
  4626. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  4627. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  4628. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  4629. index = 0;
  4630. for (i = 0; i < SS_COUNT; i++) {
  4631. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4632. " %d", peer->stats.tx.nss[i]);
  4633. }
  4634. DP_PRINT_STATS("NSS(1-8) = %s",
  4635. nss);
  4636. DP_PRINT_STATS("Aggregation:");
  4637. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  4638. peer->stats.tx.amsdu_cnt);
  4639. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  4640. peer->stats.tx.non_amsdu_cnt);
  4641. DP_PRINT_STATS("Node Rx Stats:");
  4642. DP_PRINT_STATS("Packets Sent To Stack = %d",
  4643. peer->stats.rx.to_stack.num);
  4644. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  4645. peer->stats.rx.to_stack.bytes);
  4646. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  4647. DP_PRINT_STATS("Ring Id = %d", i);
  4648. DP_PRINT_STATS(" Packets Received = %d",
  4649. peer->stats.rx.rcvd_reo[i].num);
  4650. DP_PRINT_STATS(" Bytes Received = %llu",
  4651. peer->stats.rx.rcvd_reo[i].bytes);
  4652. }
  4653. DP_PRINT_STATS("Multicast Packets Received = %d",
  4654. peer->stats.rx.multicast.num);
  4655. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  4656. peer->stats.rx.multicast.bytes);
  4657. DP_PRINT_STATS("Broadcast Packets Received = %d",
  4658. peer->stats.rx.bcast.num);
  4659. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  4660. peer->stats.rx.bcast.bytes);
  4661. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  4662. peer->stats.rx.intra_bss.pkts.num);
  4663. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  4664. peer->stats.rx.intra_bss.pkts.bytes);
  4665. DP_PRINT_STATS("Raw Packets Received = %d",
  4666. peer->stats.rx.raw.num);
  4667. DP_PRINT_STATS("Raw Bytes Received = %llu",
  4668. peer->stats.rx.raw.bytes);
  4669. DP_PRINT_STATS("Errors: MIC Errors = %d",
  4670. peer->stats.rx.err.mic_err);
  4671. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  4672. peer->stats.rx.err.decrypt_err);
  4673. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  4674. peer->stats.rx.non_ampdu_cnt);
  4675. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  4676. peer->stats.rx.ampdu_cnt);
  4677. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  4678. peer->stats.rx.non_amsdu_cnt);
  4679. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  4680. peer->stats.rx.amsdu_cnt);
  4681. DP_PRINT_STATS("NAWDS : ");
  4682. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  4683. peer->stats.rx.nawds_mcast_drop.num);
  4684. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet Bytes = %llu",
  4685. peer->stats.rx.nawds_mcast_drop.bytes);
  4686. DP_PRINT_STATS("SGI ="
  4687. " 0.8us %d"
  4688. " 0.4us %d"
  4689. " 1.6us %d"
  4690. " 3.2us %d",
  4691. peer->stats.rx.sgi_count[0],
  4692. peer->stats.rx.sgi_count[1],
  4693. peer->stats.rx.sgi_count[2],
  4694. peer->stats.rx.sgi_count[3]);
  4695. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  4696. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  4697. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  4698. DP_PRINT_STATS("Reception Type ="
  4699. " SU %d,"
  4700. " MU_MIMO %d,"
  4701. " MU_OFDMA %d,"
  4702. " MU_OFDMA_MIMO %d",
  4703. peer->stats.rx.reception_type[0],
  4704. peer->stats.rx.reception_type[1],
  4705. peer->stats.rx.reception_type[2],
  4706. peer->stats.rx.reception_type[3]);
  4707. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4708. index = 0;
  4709. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4710. if (!dp_rate_string[pkt_type][mcs].valid)
  4711. continue;
  4712. DP_PRINT_STATS(" %s = %d",
  4713. dp_rate_string[pkt_type][mcs].mcs_type,
  4714. peer->stats.rx.pkt_type[pkt_type].
  4715. mcs_count[mcs]);
  4716. }
  4717. DP_PRINT_STATS("\n");
  4718. }
  4719. index = 0;
  4720. for (i = 0; i < SS_COUNT; i++) {
  4721. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4722. " %d", peer->stats.rx.nss[i]);
  4723. }
  4724. DP_PRINT_STATS("NSS(1-8) = %s",
  4725. nss);
  4726. DP_PRINT_STATS("Aggregation:");
  4727. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  4728. peer->stats.rx.ampdu_cnt);
  4729. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  4730. peer->stats.rx.non_ampdu_cnt);
  4731. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  4732. peer->stats.rx.amsdu_cnt);
  4733. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  4734. peer->stats.rx.non_amsdu_cnt);
  4735. }
  4736. /**
  4737. * dp_print_host_stats()- Function to print the stats aggregated at host
  4738. * @vdev_handle: DP_VDEV handle
  4739. * @type: host stats type
  4740. *
  4741. * Available Stat types
  4742. * TXRX_CLEAR_STATS : Clear the stats
  4743. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  4744. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  4745. * TXRX_TX_HOST_STATS: Print Tx Stats
  4746. * TXRX_RX_HOST_STATS: Print Rx Stats
  4747. * TXRX_AST_STATS: Print AST Stats
  4748. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  4749. *
  4750. * Return: 0 on success, print error message in case of failure
  4751. */
  4752. static int
  4753. dp_print_host_stats(struct cdp_vdev *vdev_handle, enum cdp_host_txrx_stats type)
  4754. {
  4755. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4756. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4757. dp_aggregate_pdev_stats(pdev);
  4758. switch (type) {
  4759. case TXRX_CLEAR_STATS:
  4760. dp_txrx_host_stats_clr(vdev);
  4761. break;
  4762. case TXRX_RX_RATE_STATS:
  4763. dp_print_rx_rates(vdev);
  4764. break;
  4765. case TXRX_TX_RATE_STATS:
  4766. dp_print_tx_rates(vdev);
  4767. break;
  4768. case TXRX_TX_HOST_STATS:
  4769. dp_print_pdev_tx_stats(pdev);
  4770. dp_print_soc_tx_stats(pdev->soc);
  4771. break;
  4772. case TXRX_RX_HOST_STATS:
  4773. dp_print_pdev_rx_stats(pdev);
  4774. dp_print_soc_rx_stats(pdev->soc);
  4775. break;
  4776. case TXRX_AST_STATS:
  4777. dp_print_ast_stats(pdev->soc);
  4778. break;
  4779. case TXRX_SRNG_PTR_STATS:
  4780. dp_print_ring_stats(pdev);
  4781. break;
  4782. default:
  4783. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  4784. break;
  4785. }
  4786. return 0;
  4787. }
  4788. /*
  4789. * dp_get_host_peer_stats()- function to print peer stats
  4790. * @pdev_handle: DP_PDEV handle
  4791. * @mac_addr: mac address of the peer
  4792. *
  4793. * Return: void
  4794. */
  4795. static void
  4796. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  4797. {
  4798. struct dp_peer *peer;
  4799. uint8_t local_id;
  4800. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  4801. &local_id);
  4802. if (!peer) {
  4803. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4804. "%s: Invalid peer\n", __func__);
  4805. return;
  4806. }
  4807. dp_print_peer_stats(peer);
  4808. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  4809. return;
  4810. }
  4811. /*
  4812. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  4813. * @pdev: DP_PDEV handle
  4814. *
  4815. * Return: void
  4816. */
  4817. static void
  4818. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  4819. {
  4820. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4821. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4822. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, pdev->pdev_id,
  4823. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  4824. RX_BUFFER_SIZE, &htt_tlv_filter);
  4825. }
  4826. /*
  4827. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  4828. * @pdev: DP_PDEV handle
  4829. *
  4830. * Return: void
  4831. */
  4832. static void
  4833. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  4834. {
  4835. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  4836. htt_tlv_filter.mpdu_start = 0;
  4837. htt_tlv_filter.msdu_start = 0;
  4838. htt_tlv_filter.packet = 0;
  4839. htt_tlv_filter.msdu_end = 0;
  4840. htt_tlv_filter.mpdu_end = 0;
  4841. htt_tlv_filter.packet_header = 1;
  4842. htt_tlv_filter.attention = 1;
  4843. htt_tlv_filter.ppdu_start = 1;
  4844. htt_tlv_filter.ppdu_end = 1;
  4845. htt_tlv_filter.ppdu_end_user_stats = 1;
  4846. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4847. htt_tlv_filter.ppdu_end_status_done = 1;
  4848. htt_tlv_filter.enable_fp = 1;
  4849. htt_tlv_filter.enable_md = 0;
  4850. if (pdev->mcopy_mode)
  4851. htt_tlv_filter.enable_mo = 1;
  4852. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4853. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4854. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4855. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4856. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4857. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4858. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, pdev->pdev_id,
  4859. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  4860. RX_BUFFER_SIZE, &htt_tlv_filter);
  4861. }
  4862. /*
  4863. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  4864. * @pdev_handle: DP_PDEV handle
  4865. * @val: user provided value
  4866. *
  4867. * Return: void
  4868. */
  4869. static void
  4870. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  4871. {
  4872. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4873. switch (val) {
  4874. case 0:
  4875. pdev->tx_sniffer_enable = 0;
  4876. pdev->mcopy_mode = 0;
  4877. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en) {
  4878. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  4879. dp_ppdu_ring_reset(pdev);
  4880. } else if (pdev->enhanced_stats_en) {
  4881. dp_h2t_cfg_stats_msg_send(pdev,
  4882. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  4883. }
  4884. break;
  4885. case 1:
  4886. pdev->tx_sniffer_enable = 1;
  4887. pdev->mcopy_mode = 0;
  4888. if (!pdev->pktlog_ppdu_stats)
  4889. dp_h2t_cfg_stats_msg_send(pdev,
  4890. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  4891. break;
  4892. case 2:
  4893. pdev->mcopy_mode = 1;
  4894. pdev->tx_sniffer_enable = 0;
  4895. if (!pdev->enhanced_stats_en)
  4896. dp_ppdu_ring_cfg(pdev);
  4897. if (!pdev->pktlog_ppdu_stats)
  4898. dp_h2t_cfg_stats_msg_send(pdev,
  4899. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  4900. break;
  4901. default:
  4902. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4903. "Invalid value\n");
  4904. break;
  4905. }
  4906. }
  4907. /*
  4908. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  4909. * @pdev_handle: DP_PDEV handle
  4910. *
  4911. * Return: void
  4912. */
  4913. static void
  4914. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  4915. {
  4916. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4917. pdev->enhanced_stats_en = 1;
  4918. if (!pdev->mcopy_mode)
  4919. dp_ppdu_ring_cfg(pdev);
  4920. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  4921. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  4922. }
  4923. /*
  4924. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  4925. * @pdev_handle: DP_PDEV handle
  4926. *
  4927. * Return: void
  4928. */
  4929. static void
  4930. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  4931. {
  4932. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4933. pdev->enhanced_stats_en = 0;
  4934. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  4935. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  4936. if (!pdev->mcopy_mode)
  4937. dp_ppdu_ring_reset(pdev);
  4938. }
  4939. /*
  4940. * dp_get_fw_peer_stats()- function to print peer stats
  4941. * @pdev_handle: DP_PDEV handle
  4942. * @mac_addr: mac address of the peer
  4943. * @cap: Type of htt stats requested
  4944. *
  4945. * Currently Supporting only MAC ID based requests Only
  4946. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  4947. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  4948. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  4949. *
  4950. * Return: void
  4951. */
  4952. static void
  4953. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  4954. uint32_t cap)
  4955. {
  4956. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4957. int i;
  4958. uint32_t config_param0 = 0;
  4959. uint32_t config_param1 = 0;
  4960. uint32_t config_param2 = 0;
  4961. uint32_t config_param3 = 0;
  4962. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  4963. config_param0 |= (1 << (cap + 1));
  4964. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  4965. config_param1 |= (1 << i);
  4966. }
  4967. config_param2 |= (mac_addr[0] & 0x000000ff);
  4968. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  4969. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  4970. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  4971. config_param3 |= (mac_addr[4] & 0x000000ff);
  4972. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  4973. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  4974. config_param0, config_param1, config_param2,
  4975. config_param3, 0, 0, 0);
  4976. }
  4977. /* This struct definition will be removed from here
  4978. * once it get added in FW headers*/
  4979. struct httstats_cmd_req {
  4980. uint32_t config_param0;
  4981. uint32_t config_param1;
  4982. uint32_t config_param2;
  4983. uint32_t config_param3;
  4984. int cookie;
  4985. u_int8_t stats_id;
  4986. };
  4987. /*
  4988. * dp_get_htt_stats: function to process the httstas request
  4989. * @pdev_handle: DP pdev handle
  4990. * @data: pointer to request data
  4991. * @data_len: length for request data
  4992. *
  4993. * return: void
  4994. */
  4995. static void
  4996. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  4997. {
  4998. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4999. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  5000. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  5001. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  5002. req->config_param0, req->config_param1,
  5003. req->config_param2, req->config_param3,
  5004. req->cookie, 0, 0);
  5005. }
  5006. /*
  5007. * dp_set_pdev_param: function to set parameters in pdev
  5008. * @pdev_handle: DP pdev handle
  5009. * @param: parameter type to be set
  5010. * @val: value of parameter to be set
  5011. *
  5012. * return: void
  5013. */
  5014. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  5015. enum cdp_pdev_param_type param, uint8_t val)
  5016. {
  5017. switch (param) {
  5018. case CDP_CONFIG_DEBUG_SNIFFER:
  5019. dp_config_debug_sniffer(pdev_handle, val);
  5020. break;
  5021. default:
  5022. break;
  5023. }
  5024. }
  5025. /*
  5026. * dp_set_vdev_param: function to set parameters in vdev
  5027. * @param: parameter type to be set
  5028. * @val: value of parameter to be set
  5029. *
  5030. * return: void
  5031. */
  5032. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  5033. enum cdp_vdev_param_type param, uint32_t val)
  5034. {
  5035. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5036. switch (param) {
  5037. case CDP_ENABLE_WDS:
  5038. vdev->wds_enabled = val;
  5039. break;
  5040. case CDP_ENABLE_NAWDS:
  5041. vdev->nawds_enabled = val;
  5042. break;
  5043. case CDP_ENABLE_MCAST_EN:
  5044. vdev->mcast_enhancement_en = val;
  5045. break;
  5046. case CDP_ENABLE_PROXYSTA:
  5047. vdev->proxysta_vdev = val;
  5048. break;
  5049. case CDP_UPDATE_TDLS_FLAGS:
  5050. vdev->tdls_link_connected = val;
  5051. break;
  5052. case CDP_CFG_WDS_AGING_TIMER:
  5053. if (val == 0)
  5054. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  5055. else if (val != vdev->wds_aging_timer_val)
  5056. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  5057. vdev->wds_aging_timer_val = val;
  5058. break;
  5059. case CDP_ENABLE_AP_BRIDGE:
  5060. if (wlan_op_mode_sta != vdev->opmode)
  5061. vdev->ap_bridge_enabled = val;
  5062. else
  5063. vdev->ap_bridge_enabled = false;
  5064. break;
  5065. case CDP_ENABLE_CIPHER:
  5066. vdev->sec_type = val;
  5067. break;
  5068. case CDP_ENABLE_QWRAP_ISOLATION:
  5069. vdev->isolation_vdev = val;
  5070. break;
  5071. default:
  5072. break;
  5073. }
  5074. dp_tx_vdev_update_search_flags(vdev);
  5075. }
  5076. /**
  5077. * dp_peer_set_nawds: set nawds bit in peer
  5078. * @peer_handle: pointer to peer
  5079. * @value: enable/disable nawds
  5080. *
  5081. * return: void
  5082. */
  5083. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  5084. {
  5085. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5086. peer->nawds_enabled = value;
  5087. }
  5088. /*
  5089. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  5090. * @vdev_handle: DP_VDEV handle
  5091. * @map_id:ID of map that needs to be updated
  5092. *
  5093. * Return: void
  5094. */
  5095. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  5096. uint8_t map_id)
  5097. {
  5098. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5099. vdev->dscp_tid_map_id = map_id;
  5100. return;
  5101. }
  5102. /*
  5103. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  5104. * @pdev_handle: DP_PDEV handle
  5105. * @buf: to hold pdev_stats
  5106. *
  5107. * Return: int
  5108. */
  5109. static int
  5110. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  5111. {
  5112. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5113. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  5114. struct cdp_txrx_stats_req req = {0,};
  5115. dp_aggregate_pdev_stats(pdev);
  5116. req.stats = HTT_DBG_EXT_STATS_PDEV_TX;
  5117. req.cookie_val = 1;
  5118. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5119. req.param1, req.param2, req.param3, 0,
  5120. req.cookie_val, 0);
  5121. msleep(DP_MAX_SLEEP_TIME);
  5122. req.stats = HTT_DBG_EXT_STATS_PDEV_RX;
  5123. req.cookie_val = 1;
  5124. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5125. req.param1, req.param2, req.param3, 0,
  5126. req.cookie_val, 0);
  5127. msleep(DP_MAX_SLEEP_TIME);
  5128. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  5129. return TXRX_STATS_LEVEL;
  5130. }
  5131. /**
  5132. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  5133. * @pdev: DP_PDEV handle
  5134. * @map_id: ID of map that needs to be updated
  5135. * @tos: index value in map
  5136. * @tid: tid value passed by the user
  5137. *
  5138. * Return: void
  5139. */
  5140. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  5141. uint8_t map_id, uint8_t tos, uint8_t tid)
  5142. {
  5143. uint8_t dscp;
  5144. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  5145. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  5146. pdev->dscp_tid_map[map_id][dscp] = tid;
  5147. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  5148. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  5149. map_id, dscp);
  5150. return;
  5151. }
  5152. /**
  5153. * dp_fw_stats_process(): Process TxRX FW stats request
  5154. * @vdev_handle: DP VDEV handle
  5155. * @req: stats request
  5156. *
  5157. * return: int
  5158. */
  5159. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  5160. struct cdp_txrx_stats_req *req)
  5161. {
  5162. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5163. struct dp_pdev *pdev = NULL;
  5164. uint32_t stats = req->stats;
  5165. uint8_t channel = req->channel;
  5166. if (!vdev) {
  5167. DP_TRACE(NONE, "VDEV not found");
  5168. return 1;
  5169. }
  5170. pdev = vdev->pdev;
  5171. /*
  5172. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  5173. * from param0 to param3 according to below rule:
  5174. *
  5175. * PARAM:
  5176. * - config_param0 : start_offset (stats type)
  5177. * - config_param1 : stats bmask from start offset
  5178. * - config_param2 : stats bmask from start offset + 32
  5179. * - config_param3 : stats bmask from start offset + 64
  5180. */
  5181. if (req->stats == CDP_TXRX_STATS_0) {
  5182. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  5183. req->param1 = 0xFFFFFFFF;
  5184. req->param2 = 0xFFFFFFFF;
  5185. req->param3 = 0xFFFFFFFF;
  5186. }
  5187. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  5188. req->param1, req->param2, req->param3,
  5189. 0, 0, channel);
  5190. }
  5191. /**
  5192. * dp_txrx_stats_request - function to map to firmware and host stats
  5193. * @vdev: virtual handle
  5194. * @req: stats request
  5195. *
  5196. * Return: integer
  5197. */
  5198. static int dp_txrx_stats_request(struct cdp_vdev *vdev,
  5199. struct cdp_txrx_stats_req *req)
  5200. {
  5201. int host_stats;
  5202. int fw_stats;
  5203. enum cdp_stats stats;
  5204. if (!vdev || !req) {
  5205. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5206. "Invalid vdev/req instance");
  5207. return 0;
  5208. }
  5209. stats = req->stats;
  5210. if (stats >= CDP_TXRX_MAX_STATS)
  5211. return 0;
  5212. /*
  5213. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  5214. * has to be updated if new FW HTT stats added
  5215. */
  5216. if (stats > CDP_TXRX_STATS_HTT_MAX)
  5217. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  5218. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  5219. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  5220. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5221. "stats: %u fw_stats_type: %d host_stats_type: %d",
  5222. stats, fw_stats, host_stats);
  5223. if (fw_stats != TXRX_FW_STATS_INVALID) {
  5224. /* update request with FW stats type */
  5225. req->stats = fw_stats;
  5226. return dp_fw_stats_process(vdev, req);
  5227. }
  5228. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  5229. (host_stats <= TXRX_HOST_STATS_MAX))
  5230. return dp_print_host_stats(vdev, host_stats);
  5231. else
  5232. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5233. "Wrong Input for TxRx Stats");
  5234. return 0;
  5235. }
  5236. /*
  5237. * dp_print_napi_stats(): NAPI stats
  5238. * @soc - soc handle
  5239. */
  5240. static void dp_print_napi_stats(struct dp_soc *soc)
  5241. {
  5242. hif_print_napi_stats(soc->hif_handle);
  5243. }
  5244. /*
  5245. * dp_print_per_ring_stats(): Packet count per ring
  5246. * @soc - soc handle
  5247. */
  5248. static void dp_print_per_ring_stats(struct dp_soc *soc)
  5249. {
  5250. uint8_t ring;
  5251. uint16_t core;
  5252. uint64_t total_packets;
  5253. DP_TRACE(FATAL, "Reo packets per ring:");
  5254. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  5255. total_packets = 0;
  5256. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  5257. for (core = 0; core < NR_CPUS; core++) {
  5258. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  5259. core, soc->stats.rx.ring_packets[core][ring]);
  5260. total_packets += soc->stats.rx.ring_packets[core][ring];
  5261. }
  5262. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  5263. ring, total_packets);
  5264. }
  5265. }
  5266. /*
  5267. * dp_txrx_path_stats() - Function to display dump stats
  5268. * @soc - soc handle
  5269. *
  5270. * return: none
  5271. */
  5272. static void dp_txrx_path_stats(struct dp_soc *soc)
  5273. {
  5274. uint8_t error_code;
  5275. uint8_t loop_pdev;
  5276. struct dp_pdev *pdev;
  5277. uint8_t i;
  5278. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  5279. pdev = soc->pdev_list[loop_pdev];
  5280. dp_aggregate_pdev_stats(pdev);
  5281. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5282. "Tx path Statistics:");
  5283. DP_TRACE(FATAL, "from stack: %u msdus (%llu bytes)",
  5284. pdev->stats.tx_i.rcvd.num,
  5285. pdev->stats.tx_i.rcvd.bytes);
  5286. DP_TRACE(FATAL, "processed from host: %u msdus (%llu bytes)",
  5287. pdev->stats.tx_i.processed.num,
  5288. pdev->stats.tx_i.processed.bytes);
  5289. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%llu bytes)",
  5290. pdev->stats.tx.tx_success.num,
  5291. pdev->stats.tx.tx_success.bytes);
  5292. DP_TRACE(FATAL, "Dropped in host:");
  5293. DP_TRACE(FATAL, "Total packets dropped: %u,",
  5294. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5295. DP_TRACE(FATAL, "Descriptor not available: %u",
  5296. pdev->stats.tx_i.dropped.desc_na);
  5297. DP_TRACE(FATAL, "Ring full: %u",
  5298. pdev->stats.tx_i.dropped.ring_full);
  5299. DP_TRACE(FATAL, "Enqueue fail: %u",
  5300. pdev->stats.tx_i.dropped.enqueue_fail);
  5301. DP_TRACE(FATAL, "DMA Error: %u",
  5302. pdev->stats.tx_i.dropped.dma_error);
  5303. DP_TRACE(FATAL, "Dropped in hardware:");
  5304. DP_TRACE(FATAL, "total packets dropped: %u",
  5305. pdev->stats.tx.tx_failed);
  5306. DP_TRACE(FATAL, "mpdu age out: %u",
  5307. pdev->stats.tx.dropped.age_out);
  5308. DP_TRACE(FATAL, "firmware removed: %u",
  5309. pdev->stats.tx.dropped.fw_rem);
  5310. DP_TRACE(FATAL, "firmware removed tx: %u",
  5311. pdev->stats.tx.dropped.fw_rem_tx);
  5312. DP_TRACE(FATAL, "firmware removed notx %u",
  5313. pdev->stats.tx.dropped.fw_rem_notx);
  5314. DP_TRACE(FATAL, "peer_invalid: %u",
  5315. pdev->soc->stats.tx.tx_invalid_peer.num);
  5316. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  5317. DP_TRACE(FATAL, "Single Packet: %u",
  5318. pdev->stats.tx_comp_histogram.pkts_1);
  5319. DP_TRACE(FATAL, "2-20 Packets: %u",
  5320. pdev->stats.tx_comp_histogram.pkts_2_20);
  5321. DP_TRACE(FATAL, "21-40 Packets: %u",
  5322. pdev->stats.tx_comp_histogram.pkts_21_40);
  5323. DP_TRACE(FATAL, "41-60 Packets: %u",
  5324. pdev->stats.tx_comp_histogram.pkts_41_60);
  5325. DP_TRACE(FATAL, "61-80 Packets: %u",
  5326. pdev->stats.tx_comp_histogram.pkts_61_80);
  5327. DP_TRACE(FATAL, "81-100 Packets: %u",
  5328. pdev->stats.tx_comp_histogram.pkts_81_100);
  5329. DP_TRACE(FATAL, "101-200 Packets: %u",
  5330. pdev->stats.tx_comp_histogram.pkts_101_200);
  5331. DP_TRACE(FATAL, " 201+ Packets: %u",
  5332. pdev->stats.tx_comp_histogram.pkts_201_plus);
  5333. DP_TRACE(FATAL, "Rx path statistics");
  5334. DP_TRACE(FATAL, "delivered %u msdus ( %llu bytes),",
  5335. pdev->stats.rx.to_stack.num,
  5336. pdev->stats.rx.to_stack.bytes);
  5337. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  5338. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %llu bytes),",
  5339. i, pdev->stats.rx.rcvd_reo[i].num,
  5340. pdev->stats.rx.rcvd_reo[i].bytes);
  5341. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %llu bytes),",
  5342. pdev->stats.rx.intra_bss.pkts.num,
  5343. pdev->stats.rx.intra_bss.pkts.bytes);
  5344. DP_TRACE(FATAL, "intra-bss fails %u msdus ( %llu bytes),",
  5345. pdev->stats.rx.intra_bss.fail.num,
  5346. pdev->stats.rx.intra_bss.fail.bytes);
  5347. DP_TRACE(FATAL, "raw packets %u msdus ( %llu bytes),",
  5348. pdev->stats.rx.raw.num,
  5349. pdev->stats.rx.raw.bytes);
  5350. DP_TRACE(FATAL, "dropped: error %u msdus",
  5351. pdev->stats.rx.err.mic_err);
  5352. DP_TRACE(FATAL, "peer invalid %u",
  5353. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  5354. DP_TRACE(FATAL, "Reo Statistics");
  5355. DP_TRACE(FATAL, "rbm error: %u msdus",
  5356. pdev->soc->stats.rx.err.invalid_rbm);
  5357. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  5358. pdev->soc->stats.rx.err.hal_ring_access_fail);
  5359. DP_TRACE(FATAL, "Reo errors");
  5360. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  5361. error_code++) {
  5362. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  5363. error_code,
  5364. pdev->soc->stats.rx.err.reo_error[error_code]);
  5365. }
  5366. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  5367. error_code++) {
  5368. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  5369. error_code,
  5370. pdev->soc->stats.rx.err
  5371. .rxdma_error[error_code]);
  5372. }
  5373. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  5374. DP_TRACE(FATAL, "Single Packet: %u",
  5375. pdev->stats.rx_ind_histogram.pkts_1);
  5376. DP_TRACE(FATAL, "2-20 Packets: %u",
  5377. pdev->stats.rx_ind_histogram.pkts_2_20);
  5378. DP_TRACE(FATAL, "21-40 Packets: %u",
  5379. pdev->stats.rx_ind_histogram.pkts_21_40);
  5380. DP_TRACE(FATAL, "41-60 Packets: %u",
  5381. pdev->stats.rx_ind_histogram.pkts_41_60);
  5382. DP_TRACE(FATAL, "61-80 Packets: %u",
  5383. pdev->stats.rx_ind_histogram.pkts_61_80);
  5384. DP_TRACE(FATAL, "81-100 Packets: %u",
  5385. pdev->stats.rx_ind_histogram.pkts_81_100);
  5386. DP_TRACE(FATAL, "101-200 Packets: %u",
  5387. pdev->stats.rx_ind_histogram.pkts_101_200);
  5388. DP_TRACE(FATAL, " 201+ Packets: %u",
  5389. pdev->stats.rx_ind_histogram.pkts_201_plus);
  5390. DP_TRACE_STATS(ERROR, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  5391. __func__,
  5392. pdev->soc->wlan_cfg_ctx->tso_enabled,
  5393. pdev->soc->wlan_cfg_ctx->lro_enabled,
  5394. pdev->soc->wlan_cfg_ctx->rx_hash,
  5395. pdev->soc->wlan_cfg_ctx->napi_enabled);
  5396. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5397. DP_TRACE_STATS(ERROR, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  5398. __func__,
  5399. pdev->soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold,
  5400. pdev->soc->wlan_cfg_ctx->tx_flow_start_queue_offset);
  5401. #endif
  5402. }
  5403. }
  5404. /*
  5405. * dp_txrx_dump_stats() - Dump statistics
  5406. * @value - Statistics option
  5407. */
  5408. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  5409. enum qdf_stats_verbosity_level level)
  5410. {
  5411. struct dp_soc *soc =
  5412. (struct dp_soc *)psoc;
  5413. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5414. if (!soc) {
  5415. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5416. "%s: soc is NULL", __func__);
  5417. return QDF_STATUS_E_INVAL;
  5418. }
  5419. switch (value) {
  5420. case CDP_TXRX_PATH_STATS:
  5421. dp_txrx_path_stats(soc);
  5422. break;
  5423. case CDP_RX_RING_STATS:
  5424. dp_print_per_ring_stats(soc);
  5425. break;
  5426. case CDP_TXRX_TSO_STATS:
  5427. /* TODO: NOT IMPLEMENTED */
  5428. break;
  5429. case CDP_DUMP_TX_FLOW_POOL_INFO:
  5430. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  5431. break;
  5432. case CDP_DP_NAPI_STATS:
  5433. dp_print_napi_stats(soc);
  5434. break;
  5435. case CDP_TXRX_DESC_STATS:
  5436. /* TODO: NOT IMPLEMENTED */
  5437. break;
  5438. default:
  5439. status = QDF_STATUS_E_INVAL;
  5440. break;
  5441. }
  5442. return status;
  5443. }
  5444. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5445. /**
  5446. * dp_update_flow_control_parameters() - API to store datapath
  5447. * config parameters
  5448. * @soc: soc handle
  5449. * @cfg: ini parameter handle
  5450. *
  5451. * Return: void
  5452. */
  5453. static inline
  5454. void dp_update_flow_control_parameters(struct dp_soc *soc,
  5455. struct cdp_config_params *params)
  5456. {
  5457. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  5458. params->tx_flow_stop_queue_threshold;
  5459. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  5460. params->tx_flow_start_queue_offset;
  5461. }
  5462. #else
  5463. static inline
  5464. void dp_update_flow_control_parameters(struct dp_soc *soc,
  5465. struct cdp_config_params *params)
  5466. {
  5467. }
  5468. #endif
  5469. /**
  5470. * dp_update_config_parameters() - API to store datapath
  5471. * config parameters
  5472. * @soc: soc handle
  5473. * @cfg: ini parameter handle
  5474. *
  5475. * Return: status
  5476. */
  5477. static
  5478. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  5479. struct cdp_config_params *params)
  5480. {
  5481. struct dp_soc *soc = (struct dp_soc *)psoc;
  5482. if (!(soc)) {
  5483. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5484. "%s: Invalid handle", __func__);
  5485. return QDF_STATUS_E_INVAL;
  5486. }
  5487. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  5488. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  5489. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  5490. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  5491. params->tcp_udp_checksumoffload;
  5492. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  5493. dp_update_flow_control_parameters(soc, params);
  5494. return QDF_STATUS_SUCCESS;
  5495. }
  5496. /**
  5497. * dp_txrx_set_wds_rx_policy() - API to store datapath
  5498. * config parameters
  5499. * @vdev_handle - datapath vdev handle
  5500. * @cfg: ini parameter handle
  5501. *
  5502. * Return: status
  5503. */
  5504. #ifdef WDS_VENDOR_EXTENSION
  5505. void
  5506. dp_txrx_set_wds_rx_policy(
  5507. struct cdp_vdev *vdev_handle,
  5508. u_int32_t val)
  5509. {
  5510. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5511. struct dp_peer *peer;
  5512. if (vdev->opmode == wlan_op_mode_ap) {
  5513. /* for ap, set it on bss_peer */
  5514. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5515. if (peer->bss_peer) {
  5516. peer->wds_ecm.wds_rx_filter = 1;
  5517. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5518. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5519. break;
  5520. }
  5521. }
  5522. } else if (vdev->opmode == wlan_op_mode_sta) {
  5523. peer = TAILQ_FIRST(&vdev->peer_list);
  5524. peer->wds_ecm.wds_rx_filter = 1;
  5525. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5526. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5527. }
  5528. }
  5529. /**
  5530. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  5531. *
  5532. * @peer_handle - datapath peer handle
  5533. * @wds_tx_ucast: policy for unicast transmission
  5534. * @wds_tx_mcast: policy for multicast transmission
  5535. *
  5536. * Return: void
  5537. */
  5538. void
  5539. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  5540. int wds_tx_ucast, int wds_tx_mcast)
  5541. {
  5542. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5543. if (wds_tx_ucast || wds_tx_mcast) {
  5544. peer->wds_enabled = 1;
  5545. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  5546. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  5547. } else {
  5548. peer->wds_enabled = 0;
  5549. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  5550. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  5551. }
  5552. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5553. FL("Policy Update set to :\
  5554. peer->wds_enabled %d\
  5555. peer->wds_ecm.wds_tx_ucast_4addr %d\
  5556. peer->wds_ecm.wds_tx_mcast_4addr %d\n"),
  5557. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  5558. peer->wds_ecm.wds_tx_mcast_4addr);
  5559. return;
  5560. }
  5561. #endif
  5562. static struct cdp_wds_ops dp_ops_wds = {
  5563. .vdev_set_wds = dp_vdev_set_wds,
  5564. #ifdef WDS_VENDOR_EXTENSION
  5565. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  5566. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  5567. #endif
  5568. };
  5569. /*
  5570. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  5571. * @soc - datapath soc handle
  5572. * @peer - datapath peer handle
  5573. *
  5574. * Delete the AST entries belonging to a peer
  5575. */
  5576. #ifdef FEATURE_WDS
  5577. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  5578. struct dp_peer *peer)
  5579. {
  5580. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  5581. qdf_spin_lock_bh(&soc->ast_lock);
  5582. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  5583. dp_peer_del_ast(soc, ast_entry);
  5584. qdf_spin_unlock_bh(&soc->ast_lock);
  5585. }
  5586. #else
  5587. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  5588. struct dp_peer *peer)
  5589. {
  5590. }
  5591. #endif
  5592. /*
  5593. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  5594. * @vdev_handle - datapath vdev handle
  5595. * @callback - callback function
  5596. * @ctxt: callback context
  5597. *
  5598. */
  5599. static void
  5600. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  5601. ol_txrx_data_tx_cb callback, void *ctxt)
  5602. {
  5603. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5604. vdev->tx_non_std_data_callback.func = callback;
  5605. vdev->tx_non_std_data_callback.ctxt = ctxt;
  5606. }
  5607. /**
  5608. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  5609. * @pdev_hdl: datapath pdev handle
  5610. *
  5611. * Return: opaque pointer to dp txrx handle
  5612. */
  5613. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  5614. {
  5615. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  5616. return pdev->dp_txrx_handle;
  5617. }
  5618. /**
  5619. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  5620. * @pdev_hdl: datapath pdev handle
  5621. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  5622. *
  5623. * Return: void
  5624. */
  5625. static void
  5626. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  5627. {
  5628. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  5629. pdev->dp_txrx_handle = dp_txrx_hdl;
  5630. }
  5631. /**
  5632. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  5633. * @soc_handle: datapath soc handle
  5634. *
  5635. * Return: opaque pointer to external dp (non-core DP)
  5636. */
  5637. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  5638. {
  5639. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  5640. return soc->external_txrx_handle;
  5641. }
  5642. /**
  5643. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  5644. * @soc_handle: datapath soc handle
  5645. * @txrx_handle: opaque pointer to external dp (non-core DP)
  5646. *
  5647. * Return: void
  5648. */
  5649. static void
  5650. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  5651. {
  5652. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  5653. soc->external_txrx_handle = txrx_handle;
  5654. }
  5655. #ifdef CONFIG_WIN
  5656. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  5657. {
  5658. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  5659. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  5660. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  5661. peer->delete_in_progress = true;
  5662. dp_peer_delete_ast_entries(soc, peer);
  5663. }
  5664. #endif
  5665. #ifdef ATH_SUPPORT_NAC_RSSI
  5666. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  5667. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  5668. uint8_t chan_num)
  5669. {
  5670. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5671. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5672. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  5673. pdev->nac_rssi_filtering = 1;
  5674. /* Store address of NAC (neighbour peer) which will be checked
  5675. * against TA of received packets.
  5676. */
  5677. if (cmd == CDP_NAC_PARAM_ADD) {
  5678. qdf_mem_copy(vdev->cdp_nac_rssi.client_mac,
  5679. client_macaddr, DP_MAC_ADDR_LEN);
  5680. vdev->cdp_nac_rssi_enabled = 1;
  5681. } else if (cmd == CDP_NAC_PARAM_DEL) {
  5682. if (!qdf_mem_cmp(vdev->cdp_nac_rssi.client_mac,
  5683. client_macaddr, DP_MAC_ADDR_LEN)) {
  5684. /* delete this peer from the list */
  5685. qdf_mem_zero(vdev->cdp_nac_rssi.client_mac,
  5686. DP_MAC_ADDR_LEN);
  5687. }
  5688. vdev->cdp_nac_rssi_enabled = 0;
  5689. }
  5690. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  5691. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  5692. (vdev->pdev->osif_pdev, vdev->vdev_id, cmd, bssid);
  5693. return QDF_STATUS_SUCCESS;
  5694. }
  5695. #endif
  5696. static struct cdp_cmn_ops dp_ops_cmn = {
  5697. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  5698. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  5699. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  5700. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  5701. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  5702. .txrx_peer_create = dp_peer_create_wifi3,
  5703. .txrx_peer_setup = dp_peer_setup_wifi3,
  5704. #ifdef CONFIG_WIN
  5705. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  5706. #else
  5707. .txrx_peer_teardown = NULL,
  5708. #endif
  5709. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  5710. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  5711. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  5712. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  5713. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  5714. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  5715. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  5716. .txrx_peer_delete = dp_peer_delete_wifi3,
  5717. .txrx_vdev_register = dp_vdev_register_wifi3,
  5718. .txrx_soc_detach = dp_soc_detach_wifi3,
  5719. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  5720. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  5721. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  5722. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  5723. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  5724. .delba_process = dp_delba_process_wifi3,
  5725. .set_addba_response = dp_set_addba_response,
  5726. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  5727. .flush_cache_rx_queue = NULL,
  5728. /* TODO: get API's for dscp-tid need to be added*/
  5729. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  5730. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  5731. .txrx_stats_request = dp_txrx_stats_request,
  5732. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  5733. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  5734. .txrx_set_nac = dp_set_nac,
  5735. .txrx_get_tx_pending = dp_get_tx_pending,
  5736. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  5737. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  5738. .display_stats = dp_txrx_dump_stats,
  5739. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  5740. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  5741. #ifdef DP_INTR_POLL_BASED
  5742. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  5743. #else
  5744. .txrx_intr_attach = dp_soc_interrupt_attach,
  5745. #endif
  5746. .txrx_intr_detach = dp_soc_interrupt_detach,
  5747. .set_pn_check = dp_set_pn_check_wifi3,
  5748. .update_config_parameters = dp_update_config_parameters,
  5749. /* TODO: Add other functions */
  5750. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  5751. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  5752. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  5753. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  5754. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  5755. .tx_send = dp_tx_send,
  5756. };
  5757. static struct cdp_ctrl_ops dp_ops_ctrl = {
  5758. .txrx_peer_authorize = dp_peer_authorize,
  5759. #ifdef QCA_SUPPORT_SON
  5760. .txrx_set_inact_params = dp_set_inact_params,
  5761. .txrx_start_inact_timer = dp_start_inact_timer,
  5762. .txrx_set_overload = dp_set_overload,
  5763. .txrx_peer_is_inact = dp_peer_is_inact,
  5764. .txrx_mark_peer_inact = dp_mark_peer_inact,
  5765. #endif
  5766. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  5767. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  5768. #ifdef MESH_MODE_SUPPORT
  5769. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  5770. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  5771. #endif
  5772. .txrx_set_vdev_param = dp_set_vdev_param,
  5773. .txrx_peer_set_nawds = dp_peer_set_nawds,
  5774. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  5775. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  5776. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  5777. .txrx_update_filter_neighbour_peers =
  5778. dp_update_filter_neighbour_peers,
  5779. .txrx_get_sec_type = dp_get_sec_type,
  5780. /* TODO: Add other functions */
  5781. .txrx_wdi_event_sub = dp_wdi_event_sub,
  5782. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  5783. #ifdef WDI_EVENT_ENABLE
  5784. .txrx_get_pldev = dp_get_pldev,
  5785. #endif
  5786. .txrx_set_pdev_param = dp_set_pdev_param,
  5787. #ifdef ATH_SUPPORT_NAC_RSSI
  5788. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  5789. #endif
  5790. };
  5791. static struct cdp_me_ops dp_ops_me = {
  5792. #ifdef ATH_SUPPORT_IQUE
  5793. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  5794. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  5795. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  5796. #endif
  5797. };
  5798. static struct cdp_mon_ops dp_ops_mon = {
  5799. .txrx_monitor_set_filter_ucast_data = NULL,
  5800. .txrx_monitor_set_filter_mcast_data = NULL,
  5801. .txrx_monitor_set_filter_non_data = NULL,
  5802. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  5803. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  5804. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  5805. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  5806. /* Added support for HK advance filter */
  5807. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  5808. };
  5809. static struct cdp_host_stats_ops dp_ops_host_stats = {
  5810. .txrx_per_peer_stats = dp_get_host_peer_stats,
  5811. .get_fw_peer_stats = dp_get_fw_peer_stats,
  5812. .get_htt_stats = dp_get_htt_stats,
  5813. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  5814. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  5815. .txrx_stats_publish = dp_txrx_stats_publish,
  5816. /* TODO */
  5817. };
  5818. static struct cdp_raw_ops dp_ops_raw = {
  5819. /* TODO */
  5820. };
  5821. #ifdef CONFIG_WIN
  5822. static struct cdp_pflow_ops dp_ops_pflow = {
  5823. /* TODO */
  5824. };
  5825. #endif /* CONFIG_WIN */
  5826. #ifdef FEATURE_RUNTIME_PM
  5827. /**
  5828. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  5829. * @opaque_pdev: DP pdev context
  5830. *
  5831. * DP is ready to runtime suspend if there are no pending TX packets.
  5832. *
  5833. * Return: QDF_STATUS
  5834. */
  5835. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  5836. {
  5837. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5838. struct dp_soc *soc = pdev->soc;
  5839. /* Call DP TX flow control API to check if there is any
  5840. pending packets */
  5841. if (soc->intr_mode == DP_INTR_POLL)
  5842. qdf_timer_stop(&soc->int_timer);
  5843. return QDF_STATUS_SUCCESS;
  5844. }
  5845. /**
  5846. * dp_runtime_resume() - ensure DP is ready to runtime resume
  5847. * @opaque_pdev: DP pdev context
  5848. *
  5849. * Resume DP for runtime PM.
  5850. *
  5851. * Return: QDF_STATUS
  5852. */
  5853. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  5854. {
  5855. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5856. struct dp_soc *soc = pdev->soc;
  5857. void *hal_srng;
  5858. int i;
  5859. if (soc->intr_mode == DP_INTR_POLL)
  5860. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  5861. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  5862. hal_srng = soc->tcl_data_ring[i].hal_srng;
  5863. if (hal_srng) {
  5864. /* We actually only need to acquire the lock */
  5865. hal_srng_access_start(soc->hal_soc, hal_srng);
  5866. /* Update SRC ring head pointer for HW to send
  5867. all pending packets */
  5868. hal_srng_access_end(soc->hal_soc, hal_srng);
  5869. }
  5870. }
  5871. return QDF_STATUS_SUCCESS;
  5872. }
  5873. #endif /* FEATURE_RUNTIME_PM */
  5874. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  5875. {
  5876. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5877. struct dp_soc *soc = pdev->soc;
  5878. if (soc->intr_mode == DP_INTR_POLL)
  5879. qdf_timer_stop(&soc->int_timer);
  5880. return QDF_STATUS_SUCCESS;
  5881. }
  5882. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  5883. {
  5884. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5885. struct dp_soc *soc = pdev->soc;
  5886. if (soc->intr_mode == DP_INTR_POLL)
  5887. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  5888. return QDF_STATUS_SUCCESS;
  5889. }
  5890. #ifndef CONFIG_WIN
  5891. static struct cdp_misc_ops dp_ops_misc = {
  5892. .tx_non_std = dp_tx_non_std,
  5893. .get_opmode = dp_get_opmode,
  5894. #ifdef FEATURE_RUNTIME_PM
  5895. .runtime_suspend = dp_runtime_suspend,
  5896. .runtime_resume = dp_runtime_resume,
  5897. #endif /* FEATURE_RUNTIME_PM */
  5898. .pkt_log_init = dp_pkt_log_init,
  5899. .pkt_log_con_service = dp_pkt_log_con_service,
  5900. };
  5901. static struct cdp_flowctl_ops dp_ops_flowctl = {
  5902. /* WIFI 3.0 DP implement as required. */
  5903. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5904. .register_pause_cb = dp_txrx_register_pause_cb,
  5905. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  5906. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  5907. };
  5908. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  5909. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5910. };
  5911. #ifdef IPA_OFFLOAD
  5912. static struct cdp_ipa_ops dp_ops_ipa = {
  5913. .ipa_get_resource = dp_ipa_get_resource,
  5914. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  5915. .ipa_op_response = dp_ipa_op_response,
  5916. .ipa_register_op_cb = dp_ipa_register_op_cb,
  5917. .ipa_get_stat = dp_ipa_get_stat,
  5918. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  5919. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  5920. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  5921. .ipa_setup = dp_ipa_setup,
  5922. .ipa_cleanup = dp_ipa_cleanup,
  5923. .ipa_setup_iface = dp_ipa_setup_iface,
  5924. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  5925. .ipa_enable_pipes = dp_ipa_enable_pipes,
  5926. .ipa_disable_pipes = dp_ipa_disable_pipes,
  5927. .ipa_set_perf_level = dp_ipa_set_perf_level
  5928. };
  5929. #endif
  5930. static struct cdp_bus_ops dp_ops_bus = {
  5931. .bus_suspend = dp_bus_suspend,
  5932. .bus_resume = dp_bus_resume
  5933. };
  5934. static struct cdp_ocb_ops dp_ops_ocb = {
  5935. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5936. };
  5937. static struct cdp_throttle_ops dp_ops_throttle = {
  5938. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5939. };
  5940. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  5941. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5942. };
  5943. static struct cdp_cfg_ops dp_ops_cfg = {
  5944. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5945. };
  5946. /*
  5947. * dp_wrapper_peer_get_ref_by_addr - wrapper function to get to peer
  5948. * @dev: physical device instance
  5949. * @peer_mac_addr: peer mac address
  5950. * @local_id: local id for the peer
  5951. * @debug_id: to track enum peer access
  5952. * Return: peer instance pointer
  5953. */
  5954. static inline void *
  5955. dp_wrapper_peer_get_ref_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  5956. u8 *local_id,
  5957. enum peer_debug_id_type debug_id)
  5958. {
  5959. /*
  5960. * Currently this function does not implement the "get ref"
  5961. * functionality and is mapped to dp_find_peer_by_addr which does not
  5962. * increment the peer ref count. So the peer state is uncertain after
  5963. * calling this API. The functionality needs to be implemented.
  5964. * Accordingly the corresponding release_ref function is NULL.
  5965. */
  5966. return dp_find_peer_by_addr(dev, peer_mac_addr, local_id);
  5967. }
  5968. static struct cdp_peer_ops dp_ops_peer = {
  5969. .register_peer = dp_register_peer,
  5970. .clear_peer = dp_clear_peer,
  5971. .find_peer_by_addr = dp_find_peer_by_addr,
  5972. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  5973. .peer_get_ref_by_addr = dp_wrapper_peer_get_ref_by_addr,
  5974. .peer_release_ref = NULL,
  5975. .local_peer_id = dp_local_peer_id,
  5976. .peer_find_by_local_id = dp_peer_find_by_local_id,
  5977. .peer_state_update = dp_peer_state_update,
  5978. .get_vdevid = dp_get_vdevid,
  5979. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  5980. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  5981. .get_vdev_for_peer = dp_get_vdev_for_peer,
  5982. .get_peer_state = dp_get_peer_state,
  5983. .last_assoc_received = dp_get_last_assoc_received,
  5984. .last_disassoc_received = dp_get_last_disassoc_received,
  5985. .last_deauth_received = dp_get_last_deauth_received,
  5986. };
  5987. #endif
  5988. static struct cdp_ops dp_txrx_ops = {
  5989. .cmn_drv_ops = &dp_ops_cmn,
  5990. .ctrl_ops = &dp_ops_ctrl,
  5991. .me_ops = &dp_ops_me,
  5992. .mon_ops = &dp_ops_mon,
  5993. .host_stats_ops = &dp_ops_host_stats,
  5994. .wds_ops = &dp_ops_wds,
  5995. .raw_ops = &dp_ops_raw,
  5996. #ifdef CONFIG_WIN
  5997. .pflow_ops = &dp_ops_pflow,
  5998. #endif /* CONFIG_WIN */
  5999. #ifndef CONFIG_WIN
  6000. .misc_ops = &dp_ops_misc,
  6001. .cfg_ops = &dp_ops_cfg,
  6002. .flowctl_ops = &dp_ops_flowctl,
  6003. .l_flowctl_ops = &dp_ops_l_flowctl,
  6004. #ifdef IPA_OFFLOAD
  6005. .ipa_ops = &dp_ops_ipa,
  6006. #endif
  6007. .bus_ops = &dp_ops_bus,
  6008. .ocb_ops = &dp_ops_ocb,
  6009. .peer_ops = &dp_ops_peer,
  6010. .throttle_ops = &dp_ops_throttle,
  6011. .mob_stats_ops = &dp_ops_mob_stats,
  6012. #endif
  6013. };
  6014. /*
  6015. * dp_soc_set_txrx_ring_map()
  6016. * @dp_soc: DP handler for soc
  6017. *
  6018. * Return: Void
  6019. */
  6020. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  6021. {
  6022. uint32_t i;
  6023. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  6024. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  6025. }
  6026. }
  6027. /*
  6028. * dp_soc_attach_wifi3() - Attach txrx SOC
  6029. * @ctrl_psoc: Opaque SOC handle from control plane
  6030. * @htc_handle: Opaque HTC handle
  6031. * @hif_handle: Opaque HIF handle
  6032. * @qdf_osdev: QDF device
  6033. *
  6034. * Return: DP SOC handle on success, NULL on failure
  6035. */
  6036. /*
  6037. * Local prototype added to temporarily address warning caused by
  6038. * -Wmissing-prototypes. A more correct solution, namely to expose
  6039. * a prototype in an appropriate header file, will come later.
  6040. */
  6041. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6042. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6043. struct ol_if_ops *ol_ops);
  6044. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6045. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6046. struct ol_if_ops *ol_ops)
  6047. {
  6048. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  6049. if (!soc) {
  6050. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6051. FL("DP SOC memory allocation failed"));
  6052. goto fail0;
  6053. }
  6054. soc->cdp_soc.ops = &dp_txrx_ops;
  6055. soc->cdp_soc.ol_ops = ol_ops;
  6056. soc->ctrl_psoc = ctrl_psoc;
  6057. soc->osdev = qdf_osdev;
  6058. soc->hif_handle = hif_handle;
  6059. soc->hal_soc = hif_get_hal_handle(hif_handle);
  6060. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  6061. soc->hal_soc, qdf_osdev);
  6062. if (!soc->htt_handle) {
  6063. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6064. FL("HTT attach failed"));
  6065. goto fail1;
  6066. }
  6067. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  6068. if (!soc->wlan_cfg_ctx) {
  6069. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6070. FL("wlan_cfg_soc_attach failed"));
  6071. goto fail2;
  6072. }
  6073. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx, rx_hash);
  6074. soc->cce_disable = false;
  6075. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  6076. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6077. CDP_CFG_MAX_PEER_ID);
  6078. if (ret != -EINVAL) {
  6079. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  6080. }
  6081. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6082. CDP_CFG_CCE_DISABLE);
  6083. if (ret == 1)
  6084. soc->cce_disable = true;
  6085. }
  6086. qdf_spinlock_create(&soc->peer_ref_mutex);
  6087. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  6088. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  6089. /* fill the tx/rx cpu ring map*/
  6090. dp_soc_set_txrx_ring_map(soc);
  6091. qdf_spinlock_create(&soc->htt_stats.lock);
  6092. /* initialize work queue for stats processing */
  6093. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  6094. /*Initialize inactivity timer for wifison */
  6095. dp_init_inact_timer(soc);
  6096. return (void *)soc;
  6097. fail2:
  6098. htt_soc_detach(soc->htt_handle);
  6099. fail1:
  6100. qdf_mem_free(soc);
  6101. fail0:
  6102. return NULL;
  6103. }
  6104. /*
  6105. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  6106. *
  6107. * @soc: handle to DP soc
  6108. * @mac_id: MAC id
  6109. *
  6110. * Return: Return pdev corresponding to MAC
  6111. */
  6112. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  6113. {
  6114. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  6115. return soc->pdev_list[mac_id];
  6116. /* Typically for MCL as there only 1 PDEV*/
  6117. return soc->pdev_list[0];
  6118. }
  6119. /*
  6120. * dp_get_ring_id_for_mac_id() - Return pdev for mac_id
  6121. *
  6122. * @soc: handle to DP soc
  6123. * @mac_id: MAC id
  6124. *
  6125. * Return: ring id
  6126. */
  6127. int dp_get_ring_id_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  6128. {
  6129. /*
  6130. * Single pdev using both MACs will operate on both MAC rings,
  6131. * which is the case for MCL.
  6132. */
  6133. if (!wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  6134. return mac_id;
  6135. /* For WIN each PDEV will operate one ring, so index is zero. */
  6136. return 0;
  6137. }
  6138. /*
  6139. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  6140. * @soc: DP SoC context
  6141. * @max_mac_rings: No of MAC rings
  6142. *
  6143. * Return: None
  6144. */
  6145. static
  6146. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  6147. int *max_mac_rings)
  6148. {
  6149. bool dbs_enable = false;
  6150. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  6151. dbs_enable = soc->cdp_soc.ol_ops->
  6152. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  6153. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  6154. }
  6155. /*
  6156. * dp_set_pktlog_wifi3() - attach txrx vdev
  6157. * @pdev: Datapath PDEV handle
  6158. * @event: which event's notifications are being subscribed to
  6159. * @enable: WDI event subscribe or not. (True or False)
  6160. *
  6161. * Return: Success, NULL on failure
  6162. */
  6163. #ifdef WDI_EVENT_ENABLE
  6164. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  6165. bool enable)
  6166. {
  6167. struct dp_soc *soc = pdev->soc;
  6168. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6169. int max_mac_rings = wlan_cfg_get_num_mac_rings
  6170. (pdev->wlan_cfg_ctx);
  6171. uint8_t mac_id = 0;
  6172. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  6173. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  6174. FL("Max_mac_rings %d \n"),
  6175. max_mac_rings);
  6176. if (enable) {
  6177. switch (event) {
  6178. case WDI_EVENT_RX_DESC:
  6179. if (pdev->monitor_vdev) {
  6180. /* Nothing needs to be done if monitor mode is
  6181. * enabled
  6182. */
  6183. return 0;
  6184. }
  6185. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  6186. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  6187. htt_tlv_filter.mpdu_start = 1;
  6188. htt_tlv_filter.msdu_start = 1;
  6189. htt_tlv_filter.msdu_end = 1;
  6190. htt_tlv_filter.mpdu_end = 1;
  6191. htt_tlv_filter.packet_header = 1;
  6192. htt_tlv_filter.attention = 1;
  6193. htt_tlv_filter.ppdu_start = 1;
  6194. htt_tlv_filter.ppdu_end = 1;
  6195. htt_tlv_filter.ppdu_end_user_stats = 1;
  6196. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6197. htt_tlv_filter.ppdu_end_status_done = 1;
  6198. htt_tlv_filter.enable_fp = 1;
  6199. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6200. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6201. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6202. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6203. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6204. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6205. for (mac_id = 0; mac_id < max_mac_rings;
  6206. mac_id++) {
  6207. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6208. pdev->pdev_id + mac_id,
  6209. pdev->rxdma_mon_status_ring
  6210. .hal_srng,
  6211. RXDMA_MONITOR_STATUS,
  6212. RX_BUFFER_SIZE,
  6213. &htt_tlv_filter);
  6214. }
  6215. if (soc->reap_timer_init)
  6216. qdf_timer_mod(&soc->mon_reap_timer,
  6217. DP_INTR_POLL_TIMER_MS);
  6218. }
  6219. break;
  6220. case WDI_EVENT_LITE_RX:
  6221. if (pdev->monitor_vdev) {
  6222. /* Nothing needs to be done if monitor mode is
  6223. * enabled
  6224. */
  6225. return 0;
  6226. }
  6227. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  6228. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  6229. htt_tlv_filter.ppdu_start = 1;
  6230. htt_tlv_filter.ppdu_end = 1;
  6231. htt_tlv_filter.ppdu_end_user_stats = 1;
  6232. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6233. htt_tlv_filter.ppdu_end_status_done = 1;
  6234. htt_tlv_filter.mpdu_start = 1;
  6235. htt_tlv_filter.enable_fp = 1;
  6236. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6237. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6238. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6239. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6240. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6241. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6242. for (mac_id = 0; mac_id < max_mac_rings;
  6243. mac_id++) {
  6244. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6245. pdev->pdev_id + mac_id,
  6246. pdev->rxdma_mon_status_ring
  6247. .hal_srng,
  6248. RXDMA_MONITOR_STATUS,
  6249. RX_BUFFER_SIZE_PKTLOG_LITE,
  6250. &htt_tlv_filter);
  6251. }
  6252. if (soc->reap_timer_init)
  6253. qdf_timer_mod(&soc->mon_reap_timer,
  6254. DP_INTR_POLL_TIMER_MS);
  6255. }
  6256. break;
  6257. case WDI_EVENT_LITE_T2H:
  6258. if (pdev->monitor_vdev) {
  6259. /* Nothing needs to be done if monitor mode is
  6260. * enabled
  6261. */
  6262. return 0;
  6263. }
  6264. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  6265. pdev->pktlog_ppdu_stats = true;
  6266. dp_h2t_cfg_stats_msg_send(pdev,
  6267. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  6268. pdev->pdev_id + mac_id);
  6269. }
  6270. break;
  6271. default:
  6272. /* Nothing needs to be done for other pktlog types */
  6273. break;
  6274. }
  6275. } else {
  6276. switch (event) {
  6277. case WDI_EVENT_RX_DESC:
  6278. case WDI_EVENT_LITE_RX:
  6279. if (pdev->monitor_vdev) {
  6280. /* Nothing needs to be done if monitor mode is
  6281. * enabled
  6282. */
  6283. return 0;
  6284. }
  6285. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  6286. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  6287. for (mac_id = 0; mac_id < max_mac_rings;
  6288. mac_id++) {
  6289. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6290. pdev->pdev_id + mac_id,
  6291. pdev->rxdma_mon_status_ring
  6292. .hal_srng,
  6293. RXDMA_MONITOR_STATUS,
  6294. RX_BUFFER_SIZE,
  6295. &htt_tlv_filter);
  6296. }
  6297. if (soc->reap_timer_init)
  6298. qdf_timer_stop(&soc->mon_reap_timer);
  6299. }
  6300. break;
  6301. case WDI_EVENT_LITE_T2H:
  6302. if (pdev->monitor_vdev) {
  6303. /* Nothing needs to be done if monitor mode is
  6304. * enabled
  6305. */
  6306. return 0;
  6307. }
  6308. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  6309. * passing value 0. Once these macros will define in htt
  6310. * header file will use proper macros
  6311. */
  6312. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  6313. pdev->pktlog_ppdu_stats = false;
  6314. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6315. dp_h2t_cfg_stats_msg_send(pdev, 0,
  6316. pdev->pdev_id + mac_id);
  6317. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  6318. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  6319. pdev->pdev_id + mac_id);
  6320. } else if (pdev->enhanced_stats_en) {
  6321. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  6322. pdev->pdev_id + mac_id);
  6323. }
  6324. }
  6325. break;
  6326. default:
  6327. /* Nothing needs to be done for other pktlog types */
  6328. break;
  6329. }
  6330. }
  6331. return 0;
  6332. }
  6333. #endif
  6334. #ifdef CONFIG_MCL
  6335. /*
  6336. * dp_service_mon_rings()- timer to reap monitor rings
  6337. * reqd as we are not getting ppdu end interrupts
  6338. * @arg: SoC Handle
  6339. *
  6340. * Return:
  6341. *
  6342. */
  6343. static void dp_service_mon_rings(void *arg)
  6344. {
  6345. struct dp_soc *soc = (struct dp_soc *) arg;
  6346. int ring = 0, work_done;
  6347. work_done = dp_mon_process(soc, ring, QCA_NAPI_BUDGET);
  6348. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  6349. FL("Reaped %d descs from Monitor rings"), work_done);
  6350. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  6351. }
  6352. #ifndef REMOVE_PKT_LOG
  6353. /**
  6354. * dp_pkt_log_init() - API to initialize packet log
  6355. * @ppdev: physical device handle
  6356. * @scn: HIF context
  6357. *
  6358. * Return: none
  6359. */
  6360. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  6361. {
  6362. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  6363. if (handle->pkt_log_init) {
  6364. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6365. "%s: Packet log not initialized", __func__);
  6366. return;
  6367. }
  6368. pktlog_sethandle(&handle->pl_dev, scn);
  6369. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  6370. if (pktlogmod_init(scn)) {
  6371. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6372. "%s: pktlogmod_init failed", __func__);
  6373. handle->pkt_log_init = false;
  6374. } else {
  6375. handle->pkt_log_init = true;
  6376. }
  6377. }
  6378. /**
  6379. * dp_pkt_log_con_service() - connect packet log service
  6380. * @ppdev: physical device handle
  6381. * @scn: device context
  6382. *
  6383. * Return: none
  6384. */
  6385. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  6386. {
  6387. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  6388. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  6389. pktlog_htc_attach();
  6390. }
  6391. /**
  6392. * dp_pktlogmod_exit() - API to cleanup pktlog info
  6393. * @handle: Pdev handle
  6394. *
  6395. * Return: none
  6396. */
  6397. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  6398. {
  6399. void *scn = (void *)handle->soc->hif_handle;
  6400. if (!scn) {
  6401. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6402. "%s: Invalid hif(scn) handle", __func__);
  6403. return;
  6404. }
  6405. pktlogmod_exit(scn);
  6406. handle->pkt_log_init = false;
  6407. }
  6408. #endif
  6409. #else
  6410. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  6411. #endif