dp_rx_err.c 99 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "dp_internal.h"
  25. #include "hal_api.h"
  26. #include "qdf_trace.h"
  27. #include "qdf_nbuf.h"
  28. #include "dp_rx_defrag.h"
  29. #include "dp_ipa.h"
  30. #ifdef WIFI_MONITOR_SUPPORT
  31. #include "dp_htt.h"
  32. #include <dp_mon.h>
  33. #endif
  34. #ifdef FEATURE_WDS
  35. #include "dp_txrx_wds.h"
  36. #endif
  37. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  38. #include "qdf_net_types.h"
  39. #include "dp_rx_buffer_pool.h"
  40. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  41. #define dp_rx_err_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX_ERROR, params)
  42. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  43. #define dp_rx_err_info(params...) \
  44. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  45. #define dp_rx_err_info_rl(params...) \
  46. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  47. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  48. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  49. /* Max regular Rx packet routing error */
  50. #define DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD 20
  51. #define DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT 10
  52. #define DP_RX_ERR_ROUTE_TIMEOUT_US (5 * 1000 * 1000) /* micro seconds */
  53. #ifdef FEATURE_MEC
  54. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  55. struct dp_txrx_peer *txrx_peer,
  56. uint8_t *rx_tlv_hdr,
  57. qdf_nbuf_t nbuf)
  58. {
  59. struct dp_vdev *vdev = txrx_peer->vdev;
  60. struct dp_pdev *pdev = vdev->pdev;
  61. struct dp_mec_entry *mecentry = NULL;
  62. struct dp_ast_entry *ase = NULL;
  63. uint16_t sa_idx = 0;
  64. uint8_t *data;
  65. /*
  66. * Multicast Echo Check is required only if vdev is STA and
  67. * received pkt is a multicast/broadcast pkt. otherwise
  68. * skip the MEC check.
  69. */
  70. if (vdev->opmode != wlan_op_mode_sta)
  71. return false;
  72. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  73. return false;
  74. data = qdf_nbuf_data(nbuf);
  75. /*
  76. * if the received pkts src mac addr matches with vdev
  77. * mac address then drop the pkt as it is looped back
  78. */
  79. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  80. vdev->mac_addr.raw,
  81. QDF_MAC_ADDR_SIZE)))
  82. return true;
  83. /*
  84. * In case of qwrap isolation mode, donot drop loopback packets.
  85. * In isolation mode, all packets from the wired stations need to go
  86. * to rootap and loop back to reach the wireless stations and
  87. * vice-versa.
  88. */
  89. if (qdf_unlikely(vdev->isolation_vdev))
  90. return false;
  91. /*
  92. * if the received pkts src mac addr matches with the
  93. * wired PCs MAC addr which is behind the STA or with
  94. * wireless STAs MAC addr which are behind the Repeater,
  95. * then drop the pkt as it is looped back
  96. */
  97. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  98. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  99. if ((sa_idx < 0) ||
  100. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  101. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  102. "invalid sa_idx: %d", sa_idx);
  103. qdf_assert_always(0);
  104. }
  105. qdf_spin_lock_bh(&soc->ast_lock);
  106. ase = soc->ast_table[sa_idx];
  107. /*
  108. * this check was not needed since MEC is not dependent on AST,
  109. * but if we dont have this check SON has some issues in
  110. * dual backhaul scenario. in APS SON mode, client connected
  111. * to RE 2G and sends multicast packets. the RE sends it to CAP
  112. * over 5G backhaul. the CAP loopback it on 2G to RE.
  113. * On receiving in 2G STA vap, we assume that client has roamed
  114. * and kickout the client.
  115. */
  116. if (ase && (ase->peer_id != txrx_peer->peer_id)) {
  117. qdf_spin_unlock_bh(&soc->ast_lock);
  118. goto drop;
  119. }
  120. qdf_spin_unlock_bh(&soc->ast_lock);
  121. }
  122. qdf_spin_lock_bh(&soc->mec_lock);
  123. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  124. &data[QDF_MAC_ADDR_SIZE]);
  125. if (!mecentry) {
  126. qdf_spin_unlock_bh(&soc->mec_lock);
  127. return false;
  128. }
  129. qdf_spin_unlock_bh(&soc->mec_lock);
  130. drop:
  131. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  132. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  133. return true;
  134. }
  135. #endif
  136. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  137. void dp_rx_link_desc_refill_duplicate_check(
  138. struct dp_soc *soc,
  139. struct hal_buf_info *buf_info,
  140. hal_buff_addrinfo_t ring_buf_info)
  141. {
  142. struct hal_buf_info current_link_desc_buf_info = { 0 };
  143. /* do duplicate link desc address check */
  144. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  145. &current_link_desc_buf_info);
  146. /*
  147. * TODO - Check if the hal soc api call can be removed
  148. * since the cookie is just used for print.
  149. * buffer_addr_info is the first element of ring_desc
  150. */
  151. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  152. (uint32_t *)ring_buf_info,
  153. &current_link_desc_buf_info);
  154. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  155. buf_info->paddr)) {
  156. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  157. current_link_desc_buf_info.paddr,
  158. current_link_desc_buf_info.sw_cookie);
  159. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  160. }
  161. *buf_info = current_link_desc_buf_info;
  162. }
  163. /**
  164. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  165. * (WBM) by address
  166. *
  167. * @soc: core DP main context
  168. * @link_desc_addr: link descriptor addr
  169. *
  170. * Return: QDF_STATUS
  171. */
  172. QDF_STATUS
  173. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  174. hal_buff_addrinfo_t link_desc_addr,
  175. uint8_t bm_action)
  176. {
  177. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  178. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  179. hal_soc_handle_t hal_soc = soc->hal_soc;
  180. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  181. void *src_srng_desc;
  182. if (!wbm_rel_srng) {
  183. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  184. return status;
  185. }
  186. /* do duplicate link desc address check */
  187. dp_rx_link_desc_refill_duplicate_check(
  188. soc,
  189. &soc->last_op_info.wbm_rel_link_desc,
  190. link_desc_addr);
  191. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  192. /* TODO */
  193. /*
  194. * Need API to convert from hal_ring pointer to
  195. * Ring Type / Ring Id combo
  196. */
  197. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  198. soc, wbm_rel_srng);
  199. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  200. goto done;
  201. }
  202. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  203. if (qdf_likely(src_srng_desc)) {
  204. /* Return link descriptor through WBM ring (SW2WBM)*/
  205. hal_rx_msdu_link_desc_set(hal_soc,
  206. src_srng_desc, link_desc_addr, bm_action);
  207. status = QDF_STATUS_SUCCESS;
  208. } else {
  209. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  210. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  211. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  212. srng->ring_id,
  213. soc->stats.rx.err.hal_ring_access_full_fail);
  214. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  215. *srng->u.src_ring.hp_addr,
  216. srng->u.src_ring.reap_hp,
  217. *srng->u.src_ring.tp_addr,
  218. srng->u.src_ring.cached_tp);
  219. QDF_BUG(0);
  220. }
  221. done:
  222. hal_srng_access_end(hal_soc, wbm_rel_srng);
  223. return status;
  224. }
  225. qdf_export_symbol(dp_rx_link_desc_return_by_addr);
  226. /**
  227. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  228. * (WBM), following error handling
  229. *
  230. * @soc: core DP main context
  231. * @ring_desc: opaque pointer to the REO error ring descriptor
  232. *
  233. * Return: QDF_STATUS
  234. */
  235. QDF_STATUS
  236. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  237. uint8_t bm_action)
  238. {
  239. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  240. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  241. }
  242. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  243. /**
  244. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  245. *
  246. * @soc: core txrx main context
  247. * @ring_desc: opaque pointer to the REO error ring descriptor
  248. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  249. * @head: head of the local descriptor free-list
  250. * @tail: tail of the local descriptor free-list
  251. * @quota: No. of units (packets) that can be serviced in one shot.
  252. *
  253. * This function is used to drop all MSDU in an MPDU
  254. *
  255. * Return: uint32_t: No. of elements processed
  256. */
  257. static uint32_t
  258. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  259. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  260. uint8_t *mac_id,
  261. uint32_t quota)
  262. {
  263. uint32_t rx_bufs_used = 0;
  264. void *link_desc_va;
  265. struct hal_buf_info buf_info;
  266. struct dp_pdev *pdev;
  267. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  268. int i;
  269. uint8_t *rx_tlv_hdr;
  270. uint32_t tid;
  271. struct rx_desc_pool *rx_desc_pool;
  272. struct dp_rx_desc *rx_desc;
  273. /* First field in REO Dst ring Desc is buffer_addr_info */
  274. void *buf_addr_info = ring_desc;
  275. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  276. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  277. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  278. /* buffer_addr_info is the first element of ring_desc */
  279. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  280. (uint32_t *)ring_desc,
  281. &buf_info);
  282. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  283. if (!link_desc_va) {
  284. dp_rx_err_debug("link desc va is null, soc %pk", soc);
  285. return rx_bufs_used;
  286. }
  287. more_msdu_link_desc:
  288. /* No UNMAP required -- this is "malloc_consistent" memory */
  289. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  290. &mpdu_desc_info->msdu_count);
  291. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  292. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  293. soc, msdu_list.sw_cookie[i]);
  294. qdf_assert_always(rx_desc);
  295. /* all buffers from a MSDU link link belong to same pdev */
  296. *mac_id = rx_desc->pool_id;
  297. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  298. if (!pdev) {
  299. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  300. soc, rx_desc->pool_id);
  301. return rx_bufs_used;
  302. }
  303. if (!dp_rx_desc_check_magic(rx_desc)) {
  304. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  305. soc, msdu_list.sw_cookie[i]);
  306. return rx_bufs_used;
  307. }
  308. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  309. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  310. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  311. rx_desc->unmapped = 1;
  312. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  313. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  314. rx_bufs_used++;
  315. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  316. rx_desc->rx_buf_start);
  317. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  318. soc, tid);
  319. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  320. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  321. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  322. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info,
  323. rx_desc->nbuf,
  324. QDF_TX_RX_STATUS_DROP, true);
  325. /* Just free the buffers */
  326. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  327. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  328. &pdev->free_list_tail, rx_desc);
  329. }
  330. /*
  331. * If the msdu's are spread across multiple link-descriptors,
  332. * we cannot depend solely on the msdu_count(e.g., if msdu is
  333. * spread across multiple buffers).Hence, it is
  334. * necessary to check the next link_descriptor and release
  335. * all the msdu's that are part of it.
  336. */
  337. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  338. link_desc_va,
  339. &next_link_desc_addr_info);
  340. if (hal_rx_is_buf_addr_info_valid(
  341. &next_link_desc_addr_info)) {
  342. /* Clear the next link desc info for the current link_desc */
  343. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  344. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  345. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  346. hal_rx_buffer_addr_info_get_paddr(
  347. &next_link_desc_addr_info,
  348. &buf_info);
  349. /* buffer_addr_info is the first element of ring_desc */
  350. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  351. (uint32_t *)&next_link_desc_addr_info,
  352. &buf_info);
  353. cur_link_desc_addr_info = next_link_desc_addr_info;
  354. buf_addr_info = &cur_link_desc_addr_info;
  355. link_desc_va =
  356. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  357. goto more_msdu_link_desc;
  358. }
  359. quota--;
  360. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  361. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  362. return rx_bufs_used;
  363. }
  364. /**
  365. * dp_rx_pn_error_handle() - Handles PN check errors
  366. *
  367. * @soc: core txrx main context
  368. * @ring_desc: opaque pointer to the REO error ring descriptor
  369. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  370. * @head: head of the local descriptor free-list
  371. * @tail: tail of the local descriptor free-list
  372. * @quota: No. of units (packets) that can be serviced in one shot.
  373. *
  374. * This function implements PN error handling
  375. * If the peer is configured to ignore the PN check errors
  376. * or if DP feels, that this frame is still OK, the frame can be
  377. * re-injected back to REO to use some of the other features
  378. * of REO e.g. duplicate detection/routing to other cores
  379. *
  380. * Return: uint32_t: No. of elements processed
  381. */
  382. static uint32_t
  383. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  384. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  385. uint8_t *mac_id,
  386. uint32_t quota)
  387. {
  388. uint16_t peer_id;
  389. uint32_t rx_bufs_used = 0;
  390. struct dp_txrx_peer *txrx_peer;
  391. bool peer_pn_policy = false;
  392. dp_txrx_ref_handle txrx_ref_handle = NULL;
  393. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  394. mpdu_desc_info->peer_meta_data);
  395. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  396. &txrx_ref_handle,
  397. DP_MOD_ID_RX_ERR);
  398. if (qdf_likely(txrx_peer)) {
  399. /*
  400. * TODO: Check for peer specific policies & set peer_pn_policy
  401. */
  402. dp_err_rl("discard rx due to PN error for peer %pK",
  403. txrx_peer);
  404. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  405. }
  406. dp_rx_err_err("%pK: Packet received with PN error", soc);
  407. /* No peer PN policy -- definitely drop */
  408. if (!peer_pn_policy)
  409. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  410. mpdu_desc_info,
  411. mac_id, quota);
  412. return rx_bufs_used;
  413. }
  414. #ifdef DP_RX_DELIVER_ALL_OOR_FRAMES
  415. /**
  416. * dp_rx_deliver_oor_frame() - deliver OOR frames to stack
  417. * @soc: Datapath soc handler
  418. * @peer: pointer to DP peer
  419. * @nbuf: pointer to the skb of RX frame
  420. * @frame_mask: the mask for special frame needed
  421. * @rx_tlv_hdr: start of rx tlv header
  422. *
  423. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  424. * single nbuf is expected.
  425. *
  426. * return: true - nbuf has been delivered to stack, false - not.
  427. */
  428. static bool
  429. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  430. struct dp_txrx_peer *txrx_peer,
  431. qdf_nbuf_t nbuf, uint32_t frame_mask,
  432. uint8_t *rx_tlv_hdr)
  433. {
  434. uint32_t l2_hdr_offset = 0;
  435. uint16_t msdu_len = 0;
  436. uint32_t skip_len;
  437. l2_hdr_offset =
  438. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  439. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  440. skip_len = l2_hdr_offset;
  441. } else {
  442. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  443. skip_len = l2_hdr_offset + soc->rx_pkt_tlv_size;
  444. qdf_nbuf_set_pktlen(nbuf, msdu_len + skip_len);
  445. }
  446. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  447. dp_rx_set_hdr_pad(nbuf, l2_hdr_offset);
  448. qdf_nbuf_pull_head(nbuf, skip_len);
  449. qdf_nbuf_set_exc_frame(nbuf, 1);
  450. dp_info_rl("OOR frame, mpdu sn 0x%x",
  451. hal_rx_get_rx_sequence(soc->hal_soc, rx_tlv_hdr));
  452. dp_rx_deliver_to_stack(soc, txrx_peer->vdev, txrx_peer, nbuf, NULL);
  453. return true;
  454. }
  455. #else
  456. static bool
  457. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  458. struct dp_txrx_peer *txrx_peer,
  459. qdf_nbuf_t nbuf, uint32_t frame_mask,
  460. uint8_t *rx_tlv_hdr)
  461. {
  462. return dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  463. rx_tlv_hdr);
  464. }
  465. #endif
  466. /**
  467. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  468. *
  469. * @soc: core txrx main context
  470. * @nbuf: pointer to msdu skb
  471. * @peer_id: dp peer ID
  472. * @rx_tlv_hdr: start of rx tlv header
  473. *
  474. * This function process the msdu delivered from REO2TCL
  475. * ring with error type OOR
  476. *
  477. * Return: None
  478. */
  479. static void
  480. dp_rx_oor_handle(struct dp_soc *soc,
  481. qdf_nbuf_t nbuf,
  482. uint16_t peer_id,
  483. uint8_t *rx_tlv_hdr)
  484. {
  485. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  486. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  487. struct dp_txrx_peer *txrx_peer = NULL;
  488. dp_txrx_ref_handle txrx_ref_handle = NULL;
  489. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  490. &txrx_ref_handle,
  491. DP_MOD_ID_RX_ERR);
  492. if (!txrx_peer) {
  493. dp_info_rl("peer not found");
  494. goto free_nbuf;
  495. }
  496. if (dp_rx_deliver_oor_frame(soc, txrx_peer, nbuf, frame_mask,
  497. rx_tlv_hdr)) {
  498. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  499. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  500. return;
  501. }
  502. free_nbuf:
  503. if (txrx_peer)
  504. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  505. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  506. dp_rx_nbuf_free(nbuf);
  507. }
  508. /**
  509. * dp_rx_err_nbuf_pn_check() - Check if the PN number of this current packet
  510. * is a monotonous increment of packet number
  511. * from the previous successfully re-ordered
  512. * frame.
  513. * @soc: Datapath SOC handle
  514. * @ring_desc: REO ring descriptor
  515. * @nbuf: Current packet
  516. *
  517. * Return: QDF_STATUS_SUCCESS, if the pn check passes, else QDF_STATUS_E_FAILURE
  518. */
  519. static inline QDF_STATUS
  520. dp_rx_err_nbuf_pn_check(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  521. qdf_nbuf_t nbuf)
  522. {
  523. uint64_t prev_pn, curr_pn[2];
  524. if (!hal_rx_encryption_info_valid(soc->hal_soc, qdf_nbuf_data(nbuf)))
  525. return QDF_STATUS_SUCCESS;
  526. hal_rx_reo_prev_pn_get(soc->hal_soc, ring_desc, &prev_pn);
  527. hal_rx_tlv_get_pn_num(soc->hal_soc, qdf_nbuf_data(nbuf), curr_pn);
  528. if (curr_pn[0] > prev_pn)
  529. return QDF_STATUS_SUCCESS;
  530. return QDF_STATUS_E_FAILURE;
  531. }
  532. #ifdef WLAN_SKIP_BAR_UPDATE
  533. static
  534. void dp_rx_err_handle_bar(struct dp_soc *soc,
  535. struct dp_peer *peer,
  536. qdf_nbuf_t nbuf)
  537. {
  538. dp_info_rl("BAR update to H.W is skipped");
  539. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  540. }
  541. #else
  542. static
  543. void dp_rx_err_handle_bar(struct dp_soc *soc,
  544. struct dp_peer *peer,
  545. qdf_nbuf_t nbuf)
  546. {
  547. uint8_t *rx_tlv_hdr;
  548. unsigned char type, subtype;
  549. uint16_t start_seq_num;
  550. uint32_t tid;
  551. QDF_STATUS status;
  552. struct ieee80211_frame_bar *bar;
  553. /*
  554. * 1. Is this a BAR frame. If not Discard it.
  555. * 2. If it is, get the peer id, tid, ssn
  556. * 2a Do a tid update
  557. */
  558. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  559. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  560. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  561. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  562. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  563. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  564. dp_err_rl("Not a BAR frame!");
  565. return;
  566. }
  567. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  568. qdf_assert_always(tid < DP_MAX_TIDS);
  569. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  570. dp_info_rl("tid %u window_size %u start_seq_num %u",
  571. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  572. status = dp_rx_tid_update_wifi3(peer, tid,
  573. peer->rx_tid[tid].ba_win_size,
  574. start_seq_num,
  575. true);
  576. if (status != QDF_STATUS_SUCCESS) {
  577. dp_err_rl("failed to handle bar frame update rx tid");
  578. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  579. } else {
  580. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  581. }
  582. }
  583. #endif
  584. /**
  585. * _dp_rx_bar_frame_handle(): Core of the BAR frame handling
  586. * @soc: Datapath SoC handle
  587. * @nbuf: packet being processed
  588. * @mpdu_desc_info: mpdu desc info for the current packet
  589. * @tid: tid on which the packet arrived
  590. * @err_status: Flag to indicate if REO encountered an error while routing this
  591. * frame
  592. * @error_code: REO error code
  593. *
  594. * Return: None
  595. */
  596. static void
  597. _dp_rx_bar_frame_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  598. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  599. uint32_t tid, uint8_t err_status, uint32_t error_code)
  600. {
  601. uint16_t peer_id;
  602. struct dp_peer *peer;
  603. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  604. mpdu_desc_info->peer_meta_data);
  605. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  606. if (!peer)
  607. return;
  608. dp_info("BAR frame: "
  609. " peer_id = %d"
  610. " tid = %u"
  611. " SSN = %d"
  612. " error status = %d",
  613. peer->peer_id,
  614. tid,
  615. mpdu_desc_info->mpdu_seq,
  616. err_status);
  617. if (err_status == HAL_REO_ERROR_DETECTED) {
  618. switch (error_code) {
  619. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  620. case HAL_REO_ERR_BAR_FRAME_OOR:
  621. dp_rx_err_handle_bar(soc, peer, nbuf);
  622. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  623. break;
  624. default:
  625. DP_STATS_INC(soc, rx.bar_frame, 1);
  626. }
  627. }
  628. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  629. }
  630. /**
  631. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  632. * @soc: core DP main context
  633. * @ring_desc: Hal ring desc
  634. * @rx_desc: dp rx desc
  635. * @mpdu_desc_info: mpdu desc info
  636. *
  637. * Handle the error BAR frames received. Ensure the SOC level
  638. * stats are updated based on the REO error code. The BAR frames
  639. * are further processed by updating the Rx tids with the start
  640. * sequence number (SSN) and BA window size. Desc is returned
  641. * to the free desc list
  642. *
  643. * Return: none
  644. */
  645. static void
  646. dp_rx_bar_frame_handle(struct dp_soc *soc,
  647. hal_ring_desc_t ring_desc,
  648. struct dp_rx_desc *rx_desc,
  649. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  650. uint8_t err_status,
  651. uint32_t err_code)
  652. {
  653. qdf_nbuf_t nbuf;
  654. struct dp_pdev *pdev;
  655. struct rx_desc_pool *rx_desc_pool;
  656. uint8_t *rx_tlv_hdr;
  657. uint32_t tid;
  658. nbuf = rx_desc->nbuf;
  659. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  660. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  661. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  662. rx_desc->unmapped = 1;
  663. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  664. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  665. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  666. rx_tlv_hdr);
  667. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  668. _dp_rx_bar_frame_handle(soc, nbuf, mpdu_desc_info, tid, err_status,
  669. err_code);
  670. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info, nbuf,
  671. QDF_TX_RX_STATUS_DROP, true);
  672. dp_rx_link_desc_return(soc, ring_desc,
  673. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  674. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  675. rx_desc->pool_id);
  676. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  677. &pdev->free_list_tail,
  678. rx_desc);
  679. }
  680. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  681. /**
  682. * dp_2k_jump_handle() - Function to handle 2k jump exception
  683. * on WBM ring
  684. *
  685. * @soc: core DP main context
  686. * @nbuf: buffer pointer
  687. * @rx_tlv_hdr: start of rx tlv header
  688. * @peer_id: peer id of first msdu
  689. * @tid: Tid for which exception occurred
  690. *
  691. * This function handles 2k jump violations arising out
  692. * of receiving aggregates in non BA case. This typically
  693. * may happen if aggregates are received on a QOS enabled TID
  694. * while Rx window size is still initialized to value of 2. Or
  695. * it may also happen if negotiated window size is 1 but peer
  696. * sends aggregates.
  697. *
  698. */
  699. void
  700. dp_2k_jump_handle(struct dp_soc *soc,
  701. qdf_nbuf_t nbuf,
  702. uint8_t *rx_tlv_hdr,
  703. uint16_t peer_id,
  704. uint8_t tid)
  705. {
  706. struct dp_peer *peer = NULL;
  707. struct dp_rx_tid *rx_tid = NULL;
  708. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  709. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  710. if (!peer) {
  711. dp_rx_err_info_rl("%pK: peer not found", soc);
  712. goto free_nbuf;
  713. }
  714. if (tid >= DP_MAX_TIDS) {
  715. dp_info_rl("invalid tid");
  716. goto nbuf_deliver;
  717. }
  718. rx_tid = &peer->rx_tid[tid];
  719. qdf_spin_lock_bh(&rx_tid->tid_lock);
  720. /* only if BA session is active, allow send Delba */
  721. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  722. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  723. goto nbuf_deliver;
  724. }
  725. if (!rx_tid->delba_tx_status) {
  726. rx_tid->delba_tx_retry++;
  727. rx_tid->delba_tx_status = 1;
  728. rx_tid->delba_rcode =
  729. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  730. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  731. if (soc->cdp_soc.ol_ops->send_delba) {
  732. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent,
  733. 1);
  734. soc->cdp_soc.ol_ops->send_delba(
  735. peer->vdev->pdev->soc->ctrl_psoc,
  736. peer->vdev->vdev_id,
  737. peer->mac_addr.raw,
  738. tid,
  739. rx_tid->delba_rcode,
  740. CDP_DELBA_2K_JUMP);
  741. }
  742. } else {
  743. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  744. }
  745. nbuf_deliver:
  746. if (dp_rx_deliver_special_frame(soc, peer->txrx_peer, nbuf, frame_mask,
  747. rx_tlv_hdr)) {
  748. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  749. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  750. return;
  751. }
  752. free_nbuf:
  753. if (peer)
  754. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  755. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  756. dp_rx_nbuf_free(nbuf);
  757. }
  758. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  759. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  760. /**
  761. * dp_rx_null_q_handle_invalid_peer_id_exception() - to find exception
  762. * @soc: pointer to dp_soc struct
  763. * @pool_id: Pool id to find dp_pdev
  764. * @rx_tlv_hdr: TLV header of received packet
  765. * @nbuf: SKB
  766. *
  767. * In certain types of packets if peer_id is not correct then
  768. * driver may not be able find. Try finding peer by addr_2 of
  769. * received MPDU. If you find the peer then most likely sw_peer_id &
  770. * ast_idx is corrupted.
  771. *
  772. * Return: True if you find the peer by addr_2 of received MPDU else false
  773. */
  774. static bool
  775. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  776. uint8_t pool_id,
  777. uint8_t *rx_tlv_hdr,
  778. qdf_nbuf_t nbuf)
  779. {
  780. struct dp_peer *peer = NULL;
  781. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  782. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  783. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  784. if (!pdev) {
  785. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  786. soc, pool_id);
  787. return false;
  788. }
  789. /*
  790. * WAR- In certain types of packets if peer_id is not correct then
  791. * driver may not be able find. Try finding peer by addr_2 of
  792. * received MPDU
  793. */
  794. if (wh)
  795. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  796. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  797. if (peer) {
  798. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  799. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  800. QDF_TRACE_LEVEL_DEBUG);
  801. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  802. 1, qdf_nbuf_len(nbuf));
  803. dp_rx_nbuf_free(nbuf);
  804. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  805. return true;
  806. }
  807. return false;
  808. }
  809. #else
  810. static inline bool
  811. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  812. uint8_t pool_id,
  813. uint8_t *rx_tlv_hdr,
  814. qdf_nbuf_t nbuf)
  815. {
  816. return false;
  817. }
  818. #endif
  819. /**
  820. * dp_rx_check_pkt_len() - Check for pktlen validity
  821. * @soc: DP SOC context
  822. * @pkt_len: computed length of the pkt from caller in bytes
  823. *
  824. * Return: true if pktlen > RX_BUFFER_SIZE, else return false
  825. *
  826. */
  827. static inline
  828. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  829. {
  830. if (qdf_unlikely(pkt_len > RX_DATA_BUFFER_SIZE)) {
  831. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  832. 1, pkt_len);
  833. return true;
  834. } else {
  835. return false;
  836. }
  837. }
  838. /*
  839. * dp_rx_deliver_to_osif_stack() - function to deliver rx pkts to stack
  840. * @soc: DP soc
  841. * @vdv: DP vdev handle
  842. * @txrx_peer: pointer to the txrx_peer object
  843. * @nbuf: skb list head
  844. * @tail: skb list tail
  845. * @is_eapol: eapol pkt check
  846. *
  847. * Return: None
  848. */
  849. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  850. static inline void
  851. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  852. struct dp_vdev *vdev,
  853. struct dp_txrx_peer *txrx_peer,
  854. qdf_nbuf_t nbuf,
  855. qdf_nbuf_t tail,
  856. bool is_eapol)
  857. {
  858. if (is_eapol && soc->eapol_over_control_port)
  859. dp_rx_eapol_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  860. else
  861. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  862. }
  863. #else
  864. static inline void
  865. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  866. struct dp_vdev *vdev,
  867. struct dp_txrx_peer *txrx_peer,
  868. qdf_nbuf_t nbuf,
  869. qdf_nbuf_t tail,
  870. bool is_eapol)
  871. {
  872. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  873. }
  874. #endif
  875. #ifdef WLAN_FEATURE_11BE_MLO
  876. /*
  877. * dp_rx_err_match_dhost() - function to check whether dest-mac is correct
  878. * @eh: Ethernet header of incoming packet
  879. * @vdev: dp_vdev object of the VAP on which this data packet is received
  880. *
  881. * Return: 1 if the destination mac is correct,
  882. * 0 if this frame is not correctly destined to this VAP/MLD
  883. */
  884. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  885. {
  886. return ((qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  887. QDF_MAC_ADDR_SIZE) == 0) ||
  888. (qdf_mem_cmp(eh->ether_dhost, &vdev->mld_mac_addr.raw[0],
  889. QDF_MAC_ADDR_SIZE) == 0));
  890. }
  891. #else
  892. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  893. {
  894. return (qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  895. QDF_MAC_ADDR_SIZE) == 0);
  896. }
  897. #endif
  898. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  899. /**
  900. * dp_rx_err_drop_3addr_mcast() - Check if feature drop_3ddr_mcast is enabled
  901. * If so, drop the multicast frame.
  902. * @vdev: datapath vdev
  903. * @rx_tlv_hdr: TLV header
  904. *
  905. * Return: true if packet is to be dropped,
  906. * false, if packet is not dropped.
  907. */
  908. static bool
  909. dp_rx_err_drop_3addr_mcast(struct dp_vdev *vdev, uint8_t *rx_tlv_hdr)
  910. {
  911. struct dp_soc *soc = vdev->pdev->soc;
  912. if (!vdev->drop_3addr_mcast)
  913. return false;
  914. if (vdev->opmode != wlan_op_mode_sta)
  915. return false;
  916. if (hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  917. return true;
  918. return false;
  919. }
  920. /**
  921. * dp_rx_err_is_pn_check_needed() - Check if the packet number check is needed
  922. * for this frame received in REO error ring.
  923. * @soc: Datapath SOC handle
  924. * @error: REO error detected or not
  925. * @error_code: Error code in case of REO error
  926. *
  927. * Return: true if pn check if needed in software,
  928. * false, if pn check if not needed.
  929. */
  930. static inline bool
  931. dp_rx_err_is_pn_check_needed(struct dp_soc *soc, uint8_t error,
  932. uint32_t error_code)
  933. {
  934. return (soc->features.pn_in_reo_dest &&
  935. (error == HAL_REO_ERROR_DETECTED &&
  936. (hal_rx_reo_is_2k_jump(error_code) ||
  937. hal_rx_reo_is_oor_error(error_code) ||
  938. hal_rx_reo_is_bar_oor_2k_jump(error_code))));
  939. }
  940. /**
  941. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  942. * descriptor violation on either a
  943. * REO or WBM ring
  944. *
  945. * @soc: core DP main context
  946. * @nbuf: buffer pointer
  947. * @rx_tlv_hdr: start of rx tlv header
  948. * @pool_id: mac id
  949. * @txrx_peer: txrx peer handle
  950. *
  951. * This function handles NULL queue descriptor violations arising out
  952. * a missing REO queue for a given peer or a given TID. This typically
  953. * may happen if a packet is received on a QOS enabled TID before the
  954. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  955. * it may also happen for MC/BC frames if they are not routed to the
  956. * non-QOS TID queue, in the absence of any other default TID queue.
  957. * This error can show up both in a REO destination or WBM release ring.
  958. *
  959. * Return: QDF_STATUS_SUCCESS, if nbuf handled successfully. QDF status code
  960. * if nbuf could not be handled or dropped.
  961. */
  962. static QDF_STATUS
  963. dp_rx_null_q_desc_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  964. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  965. struct dp_txrx_peer *txrx_peer)
  966. {
  967. uint32_t pkt_len;
  968. uint16_t msdu_len;
  969. struct dp_vdev *vdev;
  970. uint8_t tid;
  971. qdf_ether_header_t *eh;
  972. struct hal_rx_msdu_metadata msdu_metadata;
  973. uint16_t sa_idx = 0;
  974. bool is_eapol = 0;
  975. bool enh_flag;
  976. qdf_nbuf_set_rx_chfrag_start(nbuf,
  977. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  978. rx_tlv_hdr));
  979. qdf_nbuf_set_rx_chfrag_end(nbuf,
  980. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  981. rx_tlv_hdr));
  982. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  983. rx_tlv_hdr));
  984. qdf_nbuf_set_da_valid(nbuf,
  985. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  986. rx_tlv_hdr));
  987. qdf_nbuf_set_sa_valid(nbuf,
  988. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  989. rx_tlv_hdr));
  990. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  991. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  992. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  993. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  994. if (dp_rx_check_pkt_len(soc, pkt_len))
  995. goto drop_nbuf;
  996. /* Set length in nbuf */
  997. qdf_nbuf_set_pktlen(
  998. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  999. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1000. }
  1001. /*
  1002. * Check if DMA completed -- msdu_done is the last bit
  1003. * to be written
  1004. */
  1005. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1006. dp_err_rl("MSDU DONE failure");
  1007. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1008. QDF_TRACE_LEVEL_INFO);
  1009. qdf_assert(0);
  1010. }
  1011. if (!txrx_peer &&
  1012. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1013. rx_tlv_hdr, nbuf))
  1014. return QDF_STATUS_E_FAILURE;
  1015. if (!txrx_peer) {
  1016. bool mpdu_done = false;
  1017. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1018. if (!pdev) {
  1019. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1020. return QDF_STATUS_E_FAILURE;
  1021. }
  1022. dp_err_rl("txrx_peer is NULL");
  1023. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1024. qdf_nbuf_len(nbuf));
  1025. /* QCN9000 has the support enabled */
  1026. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1027. mpdu_done = true;
  1028. nbuf->next = NULL;
  1029. /* Trigger invalid peer handler wrapper */
  1030. dp_rx_process_invalid_peer_wrapper(soc,
  1031. nbuf, mpdu_done, pool_id);
  1032. } else {
  1033. mpdu_done = soc->arch_ops.dp_rx_chain_msdus(soc, nbuf,
  1034. rx_tlv_hdr,
  1035. pool_id);
  1036. /* Trigger invalid peer handler wrapper */
  1037. dp_rx_process_invalid_peer_wrapper(soc,
  1038. pdev->invalid_peer_head_msdu,
  1039. mpdu_done, pool_id);
  1040. }
  1041. if (mpdu_done) {
  1042. pdev->invalid_peer_head_msdu = NULL;
  1043. pdev->invalid_peer_tail_msdu = NULL;
  1044. }
  1045. return QDF_STATUS_E_FAILURE;
  1046. }
  1047. vdev = txrx_peer->vdev;
  1048. if (!vdev) {
  1049. dp_err_rl("Null vdev!");
  1050. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1051. goto drop_nbuf;
  1052. }
  1053. /*
  1054. * Advance the packet start pointer by total size of
  1055. * pre-header TLV's
  1056. */
  1057. if (qdf_nbuf_is_frag(nbuf))
  1058. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1059. else
  1060. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1061. soc->rx_pkt_tlv_size));
  1062. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  1063. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1064. if (dp_rx_err_drop_3addr_mcast(vdev, rx_tlv_hdr)) {
  1065. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.mcast_3addr_drop, 1);
  1066. goto drop_nbuf;
  1067. }
  1068. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1069. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1070. if ((sa_idx < 0) ||
  1071. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1072. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1073. goto drop_nbuf;
  1074. }
  1075. }
  1076. if ((!soc->mec_fw_offload) &&
  1077. dp_rx_mcast_echo_check(soc, txrx_peer, rx_tlv_hdr, nbuf)) {
  1078. /* this is a looped back MCBC pkt, drop it */
  1079. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1080. qdf_nbuf_len(nbuf));
  1081. goto drop_nbuf;
  1082. }
  1083. /*
  1084. * In qwrap mode if the received packet matches with any of the vdev
  1085. * mac addresses, drop it. Donot receive multicast packets originated
  1086. * from any proxysta.
  1087. */
  1088. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1089. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1090. qdf_nbuf_len(nbuf));
  1091. goto drop_nbuf;
  1092. }
  1093. if (qdf_unlikely(txrx_peer->nawds_enabled &&
  1094. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1095. rx_tlv_hdr))) {
  1096. dp_err_rl("free buffer for multicast packet");
  1097. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.nawds_mcast_drop, 1);
  1098. goto drop_nbuf;
  1099. }
  1100. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  1101. dp_err_rl("mcast Policy Check Drop pkt");
  1102. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.policy_check_drop, 1);
  1103. goto drop_nbuf;
  1104. }
  1105. /* WDS Source Port Learning */
  1106. if (!soc->ast_offload_support &&
  1107. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1108. vdev->wds_enabled))
  1109. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, txrx_peer, nbuf,
  1110. msdu_metadata);
  1111. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1112. struct dp_peer *peer;
  1113. struct dp_rx_tid *rx_tid;
  1114. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1115. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  1116. DP_MOD_ID_RX_ERR);
  1117. if (peer) {
  1118. rx_tid = &peer->rx_tid[tid];
  1119. qdf_spin_lock_bh(&rx_tid->tid_lock);
  1120. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned)
  1121. dp_rx_tid_setup_wifi3(peer, tid, 1,
  1122. IEEE80211_SEQ_MAX);
  1123. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  1124. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  1125. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1126. }
  1127. }
  1128. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1129. if (!txrx_peer->authorize) {
  1130. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  1131. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  1132. if (is_eapol) {
  1133. if (!dp_rx_err_match_dhost(eh, vdev))
  1134. goto drop_nbuf;
  1135. } else {
  1136. goto drop_nbuf;
  1137. }
  1138. }
  1139. /*
  1140. * Drop packets in this path if cce_match is found. Packets will come
  1141. * in following path depending on whether tidQ is setup.
  1142. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  1143. * cce_match = 1
  1144. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  1145. * dropped.
  1146. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  1147. * cce_match = 1
  1148. * These packets need to be dropped and should not get delivered
  1149. * to stack.
  1150. */
  1151. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr))) {
  1152. goto drop_nbuf;
  1153. }
  1154. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1155. qdf_nbuf_set_next(nbuf, NULL);
  1156. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1157. } else {
  1158. enh_flag = vdev->pdev->enhanced_stats_en;
  1159. qdf_nbuf_set_next(nbuf, NULL);
  1160. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1161. enh_flag);
  1162. /*
  1163. * Update the protocol tag in SKB based on
  1164. * CCE metadata
  1165. */
  1166. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1167. EXCEPTION_DEST_RING_ID,
  1168. true, true);
  1169. /* Update the flow tag in SKB based on FSE metadata */
  1170. dp_rx_update_flow_tag(soc, vdev, nbuf,
  1171. rx_tlv_hdr, true);
  1172. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  1173. soc->hal_soc, rx_tlv_hdr) &&
  1174. (vdev->rx_decap_type ==
  1175. htt_cmn_pkt_type_ethernet))) {
  1176. DP_PEER_MC_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1177. enh_flag);
  1178. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  1179. DP_PEER_BC_INCC_PKT(txrx_peer, 1,
  1180. qdf_nbuf_len(nbuf),
  1181. enh_flag);
  1182. }
  1183. qdf_nbuf_set_exc_frame(nbuf, 1);
  1184. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1185. is_eapol);
  1186. }
  1187. return QDF_STATUS_SUCCESS;
  1188. drop_nbuf:
  1189. dp_rx_nbuf_free(nbuf);
  1190. return QDF_STATUS_E_FAILURE;
  1191. }
  1192. /**
  1193. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  1194. *
  1195. * @soc: core txrx main context
  1196. * @ring_desc: opaque pointer to the REO error ring descriptor
  1197. * @mpdu_desc_info: pointer to mpdu level description info
  1198. * @link_desc_va: pointer to msdu_link_desc virtual address
  1199. * @err_code: reo error code fetched from ring entry
  1200. *
  1201. * Function to handle msdus fetched from msdu link desc, currently
  1202. * support REO error NULL queue, 2K jump, OOR.
  1203. *
  1204. * Return: msdu count processed
  1205. */
  1206. static uint32_t
  1207. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  1208. void *ring_desc,
  1209. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  1210. void *link_desc_va,
  1211. enum hal_reo_error_code err_code)
  1212. {
  1213. uint32_t rx_bufs_used = 0;
  1214. struct dp_pdev *pdev;
  1215. int i;
  1216. uint8_t *rx_tlv_hdr_first;
  1217. uint8_t *rx_tlv_hdr_last;
  1218. uint32_t tid = DP_MAX_TIDS;
  1219. uint16_t peer_id;
  1220. struct dp_rx_desc *rx_desc;
  1221. struct rx_desc_pool *rx_desc_pool;
  1222. qdf_nbuf_t nbuf;
  1223. struct hal_buf_info buf_info;
  1224. struct hal_rx_msdu_list msdu_list;
  1225. uint16_t num_msdus;
  1226. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  1227. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  1228. /* First field in REO Dst ring Desc is buffer_addr_info */
  1229. void *buf_addr_info = ring_desc;
  1230. qdf_nbuf_t head_nbuf = NULL;
  1231. qdf_nbuf_t tail_nbuf = NULL;
  1232. uint16_t msdu_processed = 0;
  1233. QDF_STATUS status;
  1234. bool ret, is_pn_check_needed;
  1235. uint8_t rx_desc_pool_id;
  1236. struct dp_txrx_peer *txrx_peer = NULL;
  1237. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1238. hal_ring_handle_t hal_ring_hdl = soc->reo_exception_ring.hal_srng;
  1239. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1240. mpdu_desc_info->peer_meta_data);
  1241. is_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1242. HAL_REO_ERROR_DETECTED,
  1243. err_code);
  1244. more_msdu_link_desc:
  1245. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1246. &num_msdus);
  1247. for (i = 0; i < num_msdus; i++) {
  1248. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  1249. soc,
  1250. msdu_list.sw_cookie[i]);
  1251. qdf_assert_always(rx_desc);
  1252. nbuf = rx_desc->nbuf;
  1253. /*
  1254. * this is a unlikely scenario where the host is reaping
  1255. * a descriptor which it already reaped just a while ago
  1256. * but is yet to replenish it back to HW.
  1257. * In this case host will dump the last 128 descriptors
  1258. * including the software descriptor rx_desc and assert.
  1259. */
  1260. if (qdf_unlikely(!rx_desc->in_use) ||
  1261. qdf_unlikely(!nbuf)) {
  1262. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  1263. dp_info_rl("Reaping rx_desc not in use!");
  1264. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1265. ring_desc, rx_desc);
  1266. /* ignore duplicate RX desc and continue to process */
  1267. /* Pop out the descriptor */
  1268. continue;
  1269. }
  1270. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  1271. msdu_list.paddr[i]);
  1272. if (!ret) {
  1273. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1274. rx_desc->in_err_state = 1;
  1275. continue;
  1276. }
  1277. rx_desc_pool_id = rx_desc->pool_id;
  1278. /* all buffers from a MSDU link belong to same pdev */
  1279. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc_pool_id);
  1280. rx_desc_pool = &soc->rx_desc_buf[rx_desc_pool_id];
  1281. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1282. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  1283. rx_desc->unmapped = 1;
  1284. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1285. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  1286. rx_bufs_used++;
  1287. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1288. &pdev->free_list_tail, rx_desc);
  1289. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  1290. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  1291. HAL_MSDU_F_MSDU_CONTINUATION))
  1292. continue;
  1293. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  1294. rx_desc_pool_id)) {
  1295. /* MSDU queued back to the pool */
  1296. goto process_next_msdu;
  1297. }
  1298. if (is_pn_check_needed) {
  1299. if (msdu_list.msdu_info[i].msdu_flags &
  1300. HAL_MSDU_F_FIRST_MSDU_IN_MPDU) {
  1301. hal_rx_tlv_populate_mpdu_desc_info(
  1302. soc->hal_soc,
  1303. qdf_nbuf_data(nbuf),
  1304. mpdu_desc_info);
  1305. } else {
  1306. /*
  1307. * DO NOTHING -
  1308. * Continue using the same mpdu_desc_info
  1309. * details populated from the first msdu in
  1310. * the mpdu.
  1311. */
  1312. }
  1313. status = dp_rx_err_nbuf_pn_check(soc, ring_desc, nbuf);
  1314. if (QDF_IS_STATUS_ERROR(status)) {
  1315. DP_STATS_INC(soc, rx.err.pn_in_dest_check_fail,
  1316. 1);
  1317. dp_rx_nbuf_free(nbuf);
  1318. goto process_next_msdu;
  1319. }
  1320. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1321. mpdu_desc_info->peer_meta_data);
  1322. if (mpdu_desc_info->bar_frame)
  1323. _dp_rx_bar_frame_handle(soc, nbuf,
  1324. mpdu_desc_info, tid,
  1325. HAL_REO_ERROR_DETECTED,
  1326. err_code);
  1327. }
  1328. if (qdf_unlikely(mpdu_desc_info->mpdu_flags &
  1329. HAL_MPDU_F_RAW_AMPDU)) {
  1330. dp_err_rl("RAW ampdu in REO error not expected");
  1331. DP_STATS_INC(soc, rx.err.reo_err_raw_mpdu_drop, 1);
  1332. qdf_nbuf_list_free(head_nbuf);
  1333. goto process_next_msdu;
  1334. }
  1335. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  1336. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  1337. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  1338. nbuf = dp_rx_sg_create(soc, head_nbuf);
  1339. qdf_nbuf_set_is_frag(nbuf, 1);
  1340. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  1341. }
  1342. switch (err_code) {
  1343. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1344. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1345. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1346. /*
  1347. * only first msdu, mpdu start description tlv valid?
  1348. * and use it for following msdu.
  1349. */
  1350. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1351. rx_tlv_hdr_last))
  1352. tid = hal_rx_mpdu_start_tid_get(
  1353. soc->hal_soc,
  1354. rx_tlv_hdr_first);
  1355. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  1356. peer_id, tid);
  1357. break;
  1358. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1359. case HAL_REO_ERR_BAR_FRAME_OOR:
  1360. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  1361. break;
  1362. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1363. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(
  1364. soc, peer_id,
  1365. &txrx_ref_handle,
  1366. DP_MOD_ID_RX_ERR);
  1367. if (!txrx_peer)
  1368. dp_info_rl("txrx_peer is null peer_id %u",
  1369. peer_id);
  1370. dp_rx_null_q_desc_handle(soc, nbuf, rx_tlv_hdr_last,
  1371. rx_desc_pool_id, txrx_peer);
  1372. if (txrx_peer)
  1373. dp_txrx_peer_unref_delete(txrx_ref_handle,
  1374. DP_MOD_ID_RX_ERR);
  1375. break;
  1376. default:
  1377. dp_err_rl("Non-support error code %d", err_code);
  1378. dp_rx_nbuf_free(nbuf);
  1379. }
  1380. process_next_msdu:
  1381. msdu_processed++;
  1382. head_nbuf = NULL;
  1383. tail_nbuf = NULL;
  1384. }
  1385. /*
  1386. * If the msdu's are spread across multiple link-descriptors,
  1387. * we cannot depend solely on the msdu_count(e.g., if msdu is
  1388. * spread across multiple buffers).Hence, it is
  1389. * necessary to check the next link_descriptor and release
  1390. * all the msdu's that are part of it.
  1391. */
  1392. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  1393. link_desc_va,
  1394. &next_link_desc_addr_info);
  1395. if (hal_rx_is_buf_addr_info_valid(
  1396. &next_link_desc_addr_info)) {
  1397. /* Clear the next link desc info for the current link_desc */
  1398. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  1399. dp_rx_link_desc_return_by_addr(
  1400. soc,
  1401. buf_addr_info,
  1402. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1403. hal_rx_buffer_addr_info_get_paddr(
  1404. &next_link_desc_addr_info,
  1405. &buf_info);
  1406. /* buffer_addr_info is the first element of ring_desc */
  1407. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  1408. (uint32_t *)&next_link_desc_addr_info,
  1409. &buf_info);
  1410. link_desc_va =
  1411. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1412. cur_link_desc_addr_info = next_link_desc_addr_info;
  1413. buf_addr_info = &cur_link_desc_addr_info;
  1414. goto more_msdu_link_desc;
  1415. }
  1416. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  1417. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1418. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  1419. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  1420. return rx_bufs_used;
  1421. }
  1422. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1423. /**
  1424. * dp_rx_process_rxdma_err() - Function to deliver rxdma unencrypted_err
  1425. * frames to OS or wifi parse errors.
  1426. * @soc: core DP main context
  1427. * @nbuf: buffer pointer
  1428. * @rx_tlv_hdr: start of rx tlv header
  1429. * @txrx_peer: peer reference
  1430. * @err_code: rxdma err code
  1431. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1432. * pool_id has same mapping)
  1433. *
  1434. * Return: None
  1435. */
  1436. void
  1437. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1438. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  1439. uint8_t err_code, uint8_t mac_id)
  1440. {
  1441. uint32_t pkt_len, l2_hdr_offset;
  1442. uint16_t msdu_len;
  1443. struct dp_vdev *vdev;
  1444. qdf_ether_header_t *eh;
  1445. bool is_broadcast;
  1446. /*
  1447. * Check if DMA completed -- msdu_done is the last bit
  1448. * to be written
  1449. */
  1450. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1451. dp_err_rl("MSDU DONE failure");
  1452. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1453. QDF_TRACE_LEVEL_INFO);
  1454. qdf_assert(0);
  1455. }
  1456. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1457. rx_tlv_hdr);
  1458. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1459. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1460. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1461. /* Drop & free packet */
  1462. dp_rx_nbuf_free(nbuf);
  1463. return;
  1464. }
  1465. /* Set length in nbuf */
  1466. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1467. qdf_nbuf_set_next(nbuf, NULL);
  1468. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1469. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1470. if (!txrx_peer) {
  1471. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "txrx_peer is NULL");
  1472. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1473. qdf_nbuf_len(nbuf));
  1474. /* Trigger invalid peer handler wrapper */
  1475. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1476. return;
  1477. }
  1478. vdev = txrx_peer->vdev;
  1479. if (!vdev) {
  1480. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1481. vdev);
  1482. /* Drop & free packet */
  1483. dp_rx_nbuf_free(nbuf);
  1484. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1485. return;
  1486. }
  1487. /*
  1488. * Advance the packet start pointer by total size of
  1489. * pre-header TLV's
  1490. */
  1491. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1492. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1493. uint8_t *pkt_type;
  1494. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1495. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1496. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1497. htons(QDF_LLC_STP)) {
  1498. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1499. goto process_mesh;
  1500. } else {
  1501. goto process_rx;
  1502. }
  1503. }
  1504. }
  1505. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1506. goto process_mesh;
  1507. /*
  1508. * WAPI cert AP sends rekey frames as unencrypted.
  1509. * Thus RXDMA will report unencrypted frame error.
  1510. * To pass WAPI cert case, SW needs to pass unencrypted
  1511. * rekey frame to stack.
  1512. */
  1513. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1514. goto process_rx;
  1515. }
  1516. /*
  1517. * In dynamic WEP case rekey frames are not encrypted
  1518. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1519. * key install is already done
  1520. */
  1521. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1522. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1523. goto process_rx;
  1524. process_mesh:
  1525. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1526. dp_rx_nbuf_free(nbuf);
  1527. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1528. return;
  1529. }
  1530. if (vdev->mesh_vdev) {
  1531. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1532. == QDF_STATUS_SUCCESS) {
  1533. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1534. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1535. dp_rx_nbuf_free(nbuf);
  1536. return;
  1537. }
  1538. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, txrx_peer);
  1539. }
  1540. process_rx:
  1541. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1542. rx_tlv_hdr) &&
  1543. (vdev->rx_decap_type ==
  1544. htt_cmn_pkt_type_ethernet))) {
  1545. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1546. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1547. (eh->ether_dhost)) ? 1 : 0 ;
  1548. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.multicast, 1,
  1549. qdf_nbuf_len(nbuf));
  1550. if (is_broadcast) {
  1551. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.bcast, 1,
  1552. qdf_nbuf_len(nbuf));
  1553. }
  1554. }
  1555. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1556. dp_rx_deliver_raw(vdev, nbuf, txrx_peer);
  1557. } else {
  1558. /* Update the protocol tag in SKB based on CCE metadata */
  1559. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1560. EXCEPTION_DEST_RING_ID, true, true);
  1561. /* Update the flow tag in SKB based on FSE metadata */
  1562. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1563. DP_PEER_STATS_FLAT_INC(txrx_peer, to_stack.num, 1);
  1564. qdf_nbuf_set_exc_frame(nbuf, 1);
  1565. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  1566. }
  1567. return;
  1568. }
  1569. /**
  1570. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  1571. * @soc: core DP main context
  1572. * @nbuf: buffer pointer
  1573. * @rx_tlv_hdr: start of rx tlv header
  1574. * @txrx_peer: txrx peer handle
  1575. *
  1576. * return: void
  1577. */
  1578. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1579. uint8_t *rx_tlv_hdr,
  1580. struct dp_txrx_peer *txrx_peer)
  1581. {
  1582. struct dp_vdev *vdev = NULL;
  1583. struct dp_pdev *pdev = NULL;
  1584. struct ol_if_ops *tops = NULL;
  1585. uint16_t rx_seq, fragno;
  1586. uint8_t is_raw;
  1587. unsigned int tid;
  1588. QDF_STATUS status;
  1589. struct cdp_rx_mic_err_info mic_failure_info;
  1590. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1591. rx_tlv_hdr))
  1592. return;
  1593. if (!txrx_peer) {
  1594. dp_info_rl("txrx_peer not found");
  1595. goto fail;
  1596. }
  1597. vdev = txrx_peer->vdev;
  1598. if (!vdev) {
  1599. dp_info_rl("VDEV not found");
  1600. goto fail;
  1601. }
  1602. pdev = vdev->pdev;
  1603. if (!pdev) {
  1604. dp_info_rl("PDEV not found");
  1605. goto fail;
  1606. }
  1607. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1608. if (is_raw) {
  1609. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1610. qdf_nbuf_data(nbuf));
  1611. /* Can get only last fragment */
  1612. if (fragno) {
  1613. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1614. qdf_nbuf_data(nbuf));
  1615. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1616. qdf_nbuf_data(nbuf));
  1617. status = dp_rx_defrag_add_last_frag(soc, txrx_peer,
  1618. tid, rx_seq, nbuf);
  1619. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1620. "status %d !", rx_seq, fragno, status);
  1621. return;
  1622. }
  1623. }
  1624. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1625. &mic_failure_info.da_mac_addr.bytes[0])) {
  1626. dp_err_rl("Failed to get da_mac_addr");
  1627. goto fail;
  1628. }
  1629. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1630. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1631. dp_err_rl("Failed to get ta_mac_addr");
  1632. goto fail;
  1633. }
  1634. mic_failure_info.key_id = 0;
  1635. mic_failure_info.multicast =
  1636. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1637. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1638. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1639. mic_failure_info.data = NULL;
  1640. mic_failure_info.vdev_id = vdev->vdev_id;
  1641. tops = pdev->soc->cdp_soc.ol_ops;
  1642. if (tops->rx_mic_error)
  1643. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1644. &mic_failure_info);
  1645. fail:
  1646. dp_rx_nbuf_free(nbuf);
  1647. return;
  1648. }
  1649. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1650. defined(WLAN_MCAST_MLO)
  1651. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1652. struct dp_vdev *vdev,
  1653. struct dp_txrx_peer *peer,
  1654. qdf_nbuf_t nbuf)
  1655. {
  1656. if (soc->arch_ops.dp_rx_mcast_handler) {
  1657. if (soc->arch_ops.dp_rx_mcast_handler(soc, vdev, peer, nbuf))
  1658. return true;
  1659. }
  1660. return false;
  1661. }
  1662. #else
  1663. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1664. struct dp_vdev *vdev,
  1665. struct dp_txrx_peer *peer,
  1666. qdf_nbuf_t nbuf)
  1667. {
  1668. return false;
  1669. }
  1670. #endif
  1671. /**
  1672. * dp_rx_err_route_hdl() - Function to send EAPOL frames to stack
  1673. * Free any other packet which comes in
  1674. * this path.
  1675. *
  1676. * @soc: core DP main context
  1677. * @nbuf: buffer pointer
  1678. * @txrx_peer: txrx peer handle
  1679. * @rx_tlv_hdr: start of rx tlv header
  1680. * @err_src: rxdma/reo
  1681. *
  1682. * This function indicates EAPOL frame received in wbm error ring to stack.
  1683. * Any other frame should be dropped.
  1684. *
  1685. * Return: SUCCESS if delivered to stack
  1686. */
  1687. static void
  1688. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1689. struct dp_txrx_peer *txrx_peer, uint8_t *rx_tlv_hdr,
  1690. enum hal_rx_wbm_error_source err_src)
  1691. {
  1692. uint32_t pkt_len;
  1693. uint16_t msdu_len;
  1694. struct dp_vdev *vdev;
  1695. struct hal_rx_msdu_metadata msdu_metadata;
  1696. bool is_eapol;
  1697. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1698. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1699. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1700. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1701. if (dp_rx_check_pkt_len(soc, pkt_len))
  1702. goto drop_nbuf;
  1703. /* Set length in nbuf */
  1704. qdf_nbuf_set_pktlen(
  1705. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1706. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1707. }
  1708. /*
  1709. * Check if DMA completed -- msdu_done is the last bit
  1710. * to be written
  1711. */
  1712. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1713. dp_err_rl("MSDU DONE failure");
  1714. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1715. QDF_TRACE_LEVEL_INFO);
  1716. qdf_assert(0);
  1717. }
  1718. if (!txrx_peer)
  1719. goto drop_nbuf;
  1720. vdev = txrx_peer->vdev;
  1721. if (!vdev) {
  1722. dp_err_rl("Null vdev!");
  1723. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1724. goto drop_nbuf;
  1725. }
  1726. /*
  1727. * Advance the packet start pointer by total size of
  1728. * pre-header TLV's
  1729. */
  1730. if (qdf_nbuf_is_frag(nbuf))
  1731. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1732. else
  1733. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1734. soc->rx_pkt_tlv_size));
  1735. if (dp_rx_igmp_handler(soc, vdev, txrx_peer, nbuf))
  1736. return;
  1737. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1738. /*
  1739. * Indicate EAPOL frame to stack only when vap mac address
  1740. * matches the destination address.
  1741. */
  1742. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1743. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1744. qdf_ether_header_t *eh =
  1745. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1746. if (dp_rx_err_match_dhost(eh, vdev)) {
  1747. DP_STATS_INC_PKT(vdev, rx_i.routed_eapol_pkt, 1,
  1748. qdf_nbuf_len(nbuf));
  1749. /*
  1750. * Update the protocol tag in SKB based on
  1751. * CCE metadata.
  1752. */
  1753. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1754. EXCEPTION_DEST_RING_ID,
  1755. true, true);
  1756. /* Update the flow tag in SKB based on FSE metadata */
  1757. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1758. true);
  1759. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  1760. qdf_nbuf_len(nbuf),
  1761. vdev->pdev->enhanced_stats_en);
  1762. qdf_nbuf_set_exc_frame(nbuf, 1);
  1763. qdf_nbuf_set_next(nbuf, NULL);
  1764. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf,
  1765. NULL, is_eapol);
  1766. return;
  1767. }
  1768. }
  1769. drop_nbuf:
  1770. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1771. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1772. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1773. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1774. dp_rx_nbuf_free(nbuf);
  1775. }
  1776. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1777. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1778. /**
  1779. * dp_rx_link_cookie_check() - Validate link desc cookie
  1780. * @ring_desc: ring descriptor
  1781. *
  1782. * Return: qdf status
  1783. */
  1784. static inline QDF_STATUS
  1785. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1786. {
  1787. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1788. return QDF_STATUS_E_FAILURE;
  1789. return QDF_STATUS_SUCCESS;
  1790. }
  1791. /**
  1792. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1793. * @ring_desc: ring descriptor
  1794. *
  1795. * Return: None
  1796. */
  1797. static inline void
  1798. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1799. {
  1800. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1801. }
  1802. #else
  1803. static inline QDF_STATUS
  1804. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1805. {
  1806. return QDF_STATUS_SUCCESS;
  1807. }
  1808. static inline void
  1809. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1810. {
  1811. }
  1812. #endif
  1813. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1814. /**
  1815. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1816. * @soc: Datapath soc structure
  1817. * @paddr: paddr of the buffer in RX err ring
  1818. * @sw_cookie: SW cookie of the buffer in RX err ring
  1819. * @rbm: Return buffer manager of the buffer in RX err ring
  1820. *
  1821. * Returns: None
  1822. */
  1823. static inline void
  1824. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1825. uint32_t sw_cookie, uint8_t rbm)
  1826. {
  1827. struct dp_buf_info_record *record;
  1828. uint32_t idx;
  1829. if (qdf_unlikely(!soc->rx_err_ring_history))
  1830. return;
  1831. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1832. DP_RX_ERR_HIST_MAX);
  1833. /* No NULL check needed for record since its an array */
  1834. record = &soc->rx_err_ring_history->entry[idx];
  1835. record->timestamp = qdf_get_log_timestamp();
  1836. record->hbi.paddr = paddr;
  1837. record->hbi.sw_cookie = sw_cookie;
  1838. record->hbi.rbm = rbm;
  1839. }
  1840. #else
  1841. static inline void
  1842. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1843. uint32_t sw_cookie, uint8_t rbm)
  1844. {
  1845. }
  1846. #endif
  1847. #ifdef HANDLE_RX_REROUTE_ERR
  1848. static int dp_rx_err_handle_msdu_buf(struct dp_soc *soc,
  1849. hal_ring_desc_t ring_desc)
  1850. {
  1851. int lmac_id = DP_INVALID_LMAC_ID;
  1852. struct dp_rx_desc *rx_desc;
  1853. struct hal_buf_info hbi;
  1854. struct dp_pdev *pdev;
  1855. struct rx_desc_pool *rx_desc_pool;
  1856. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1857. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, hbi.sw_cookie);
  1858. /* sanity */
  1859. if (!rx_desc) {
  1860. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_invalid_cookie, 1);
  1861. goto assert_return;
  1862. }
  1863. if (!rx_desc->nbuf)
  1864. goto assert_return;
  1865. dp_rx_err_ring_record_entry(soc, hbi.paddr,
  1866. hbi.sw_cookie,
  1867. hal_rx_ret_buf_manager_get(soc->hal_soc,
  1868. ring_desc));
  1869. if (hbi.paddr != qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0)) {
  1870. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1871. rx_desc->in_err_state = 1;
  1872. goto assert_return;
  1873. }
  1874. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1875. /* After this point the rx_desc and nbuf are valid */
  1876. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1877. qdf_assert_always(!rx_desc->unmapped);
  1878. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  1879. rx_desc->unmapped = 1;
  1880. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1881. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  1882. rx_desc->pool_id);
  1883. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  1884. lmac_id = rx_desc->pool_id;
  1885. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1886. &pdev->free_list_tail,
  1887. rx_desc);
  1888. return lmac_id;
  1889. assert_return:
  1890. qdf_assert(0);
  1891. return lmac_id;
  1892. }
  1893. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1894. {
  1895. int ret;
  1896. uint64_t cur_time_stamp;
  1897. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_rcved, 1);
  1898. /* Recover if overall error count exceeds threshold */
  1899. if (soc->stats.rx.err.reo_err_msdu_buf_rcved >
  1900. DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD) {
  1901. dp_err("pkt threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1902. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1903. soc->rx_route_err_start_pkt_ts);
  1904. qdf_trigger_self_recovery(NULL, QDF_RX_REG_PKT_ROUTE_ERR);
  1905. }
  1906. cur_time_stamp = qdf_get_log_timestamp_usecs();
  1907. if (!soc->rx_route_err_start_pkt_ts)
  1908. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1909. /* Recover if threshold number of packets received in threshold time */
  1910. if ((cur_time_stamp - soc->rx_route_err_start_pkt_ts) >
  1911. DP_RX_ERR_ROUTE_TIMEOUT_US) {
  1912. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1913. if (soc->rx_route_err_in_window >
  1914. DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT) {
  1915. qdf_trigger_self_recovery(NULL,
  1916. QDF_RX_REG_PKT_ROUTE_ERR);
  1917. dp_err("rate threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1918. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1919. soc->rx_route_err_start_pkt_ts);
  1920. } else {
  1921. soc->rx_route_err_in_window = 1;
  1922. }
  1923. } else {
  1924. soc->rx_route_err_in_window++;
  1925. }
  1926. ret = dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1927. return ret;
  1928. }
  1929. #else /* HANDLE_RX_REROUTE_ERR */
  1930. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1931. {
  1932. qdf_assert_always(0);
  1933. return DP_INVALID_LMAC_ID;
  1934. }
  1935. #endif /* HANDLE_RX_REROUTE_ERR */
  1936. uint32_t
  1937. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1938. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  1939. {
  1940. hal_ring_desc_t ring_desc;
  1941. hal_soc_handle_t hal_soc;
  1942. uint32_t count = 0;
  1943. uint32_t rx_bufs_used = 0;
  1944. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  1945. uint8_t mac_id = 0;
  1946. uint8_t buf_type;
  1947. uint8_t err_status;
  1948. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  1949. struct hal_buf_info hbi;
  1950. struct dp_pdev *dp_pdev;
  1951. struct dp_srng *dp_rxdma_srng;
  1952. struct rx_desc_pool *rx_desc_pool;
  1953. void *link_desc_va;
  1954. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  1955. uint16_t num_msdus;
  1956. struct dp_rx_desc *rx_desc = NULL;
  1957. QDF_STATUS status;
  1958. bool ret;
  1959. uint32_t error_code = 0;
  1960. bool sw_pn_check_needed;
  1961. int max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  1962. int i, rx_bufs_reaped_total;
  1963. /* Debug -- Remove later */
  1964. qdf_assert(soc && hal_ring_hdl);
  1965. hal_soc = soc->hal_soc;
  1966. /* Debug -- Remove later */
  1967. qdf_assert(hal_soc);
  1968. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1969. /* TODO */
  1970. /*
  1971. * Need API to convert from hal_ring pointer to
  1972. * Ring Type / Ring Id combo
  1973. */
  1974. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  1975. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  1976. hal_ring_hdl);
  1977. goto done;
  1978. }
  1979. while (qdf_likely(quota-- && (ring_desc =
  1980. hal_srng_dst_peek(hal_soc,
  1981. hal_ring_hdl)))) {
  1982. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  1983. err_status = hal_rx_err_status_get(hal_soc, ring_desc);
  1984. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  1985. if (err_status == HAL_REO_ERROR_DETECTED)
  1986. error_code = hal_rx_get_reo_error_code(hal_soc,
  1987. ring_desc);
  1988. qdf_mem_set(&mpdu_desc_info, sizeof(mpdu_desc_info), 0);
  1989. sw_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1990. err_status,
  1991. error_code);
  1992. if (!sw_pn_check_needed) {
  1993. /*
  1994. * MPDU desc info will be present in the REO desc
  1995. * only in the below scenarios
  1996. * 1) pn_in_dest_disabled: always
  1997. * 2) pn_in_dest enabled: All cases except 2k-jup
  1998. * and OOR errors
  1999. */
  2000. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc,
  2001. &mpdu_desc_info);
  2002. }
  2003. if (HAL_RX_REO_DESC_MSDU_COUNT_GET(ring_desc) == 0)
  2004. goto next_entry;
  2005. /*
  2006. * For REO error ring, only MSDU LINK DESC is expected.
  2007. * Handle HAL_RX_REO_MSDU_BUF_ADDR_TYPE exception case.
  2008. */
  2009. if (qdf_unlikely(buf_type != HAL_RX_REO_MSDU_LINK_DESC_TYPE)) {
  2010. int lmac_id;
  2011. lmac_id = dp_rx_err_exception(soc, ring_desc);
  2012. if (lmac_id >= 0)
  2013. rx_bufs_reaped[lmac_id] += 1;
  2014. goto next_entry;
  2015. }
  2016. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  2017. &hbi);
  2018. /*
  2019. * check for the magic number in the sw cookie
  2020. */
  2021. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  2022. soc->link_desc_id_start);
  2023. status = dp_rx_link_cookie_check(ring_desc);
  2024. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  2025. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  2026. break;
  2027. }
  2028. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2029. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  2030. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  2031. &num_msdus);
  2032. if (!num_msdus ||
  2033. !dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[0])) {
  2034. dp_rx_err_info_rl("Invalid MSDU info num_msdus %u cookie: 0x%x",
  2035. num_msdus, msdu_list.sw_cookie[0]);
  2036. dp_rx_link_desc_return(soc, ring_desc,
  2037. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  2038. goto next_entry;
  2039. }
  2040. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  2041. msdu_list.sw_cookie[0],
  2042. msdu_list.rbm[0]);
  2043. // TODO - BE- Check if the RBM is to be checked for all chips
  2044. if (qdf_unlikely((msdu_list.rbm[0] !=
  2045. dp_rx_get_rx_bm_id(soc)) &&
  2046. (msdu_list.rbm[0] !=
  2047. soc->idle_link_bm_id) &&
  2048. (msdu_list.rbm[0] !=
  2049. dp_rx_get_defrag_bm_id(soc)))) {
  2050. /* TODO */
  2051. /* Call appropriate handler */
  2052. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  2053. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  2054. dp_rx_err_err("%pK: Invalid RBM %d",
  2055. soc, msdu_list.rbm[0]);
  2056. }
  2057. /* Return link descriptor through WBM ring (SW2WBM)*/
  2058. dp_rx_link_desc_return(soc, ring_desc,
  2059. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  2060. goto next_entry;
  2061. }
  2062. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2063. soc,
  2064. msdu_list.sw_cookie[0]);
  2065. qdf_assert_always(rx_desc);
  2066. mac_id = rx_desc->pool_id;
  2067. if (sw_pn_check_needed) {
  2068. goto process_reo_error_code;
  2069. }
  2070. if (mpdu_desc_info.bar_frame) {
  2071. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  2072. dp_rx_bar_frame_handle(soc, ring_desc, rx_desc,
  2073. &mpdu_desc_info, err_status,
  2074. error_code);
  2075. rx_bufs_reaped[mac_id] += 1;
  2076. goto next_entry;
  2077. }
  2078. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  2079. /*
  2080. * We only handle one msdu per link desc for fragmented
  2081. * case. We drop the msdus and release the link desc
  2082. * back if there are more than one msdu in link desc.
  2083. */
  2084. if (qdf_unlikely(num_msdus > 1)) {
  2085. count = dp_rx_msdus_drop(soc, ring_desc,
  2086. &mpdu_desc_info,
  2087. &mac_id, quota);
  2088. rx_bufs_reaped[mac_id] += count;
  2089. goto next_entry;
  2090. }
  2091. /*
  2092. * this is a unlikely scenario where the host is reaping
  2093. * a descriptor which it already reaped just a while ago
  2094. * but is yet to replenish it back to HW.
  2095. * In this case host will dump the last 128 descriptors
  2096. * including the software descriptor rx_desc and assert.
  2097. */
  2098. if (qdf_unlikely(!rx_desc->in_use)) {
  2099. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  2100. dp_info_rl("Reaping rx_desc not in use!");
  2101. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2102. ring_desc, rx_desc);
  2103. /* ignore duplicate RX desc and continue */
  2104. /* Pop out the descriptor */
  2105. goto next_entry;
  2106. }
  2107. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  2108. msdu_list.paddr[0]);
  2109. if (!ret) {
  2110. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2111. rx_desc->in_err_state = 1;
  2112. goto next_entry;
  2113. }
  2114. count = dp_rx_frag_handle(soc,
  2115. ring_desc, &mpdu_desc_info,
  2116. rx_desc, &mac_id, quota);
  2117. rx_bufs_reaped[mac_id] += count;
  2118. DP_STATS_INC(soc, rx.rx_frags, 1);
  2119. goto next_entry;
  2120. }
  2121. process_reo_error_code:
  2122. /*
  2123. * Expect REO errors to be handled after this point
  2124. */
  2125. qdf_assert_always(err_status == HAL_REO_ERROR_DETECTED);
  2126. dp_info_rl("Got pkt with REO ERROR: %d", error_code);
  2127. switch (error_code) {
  2128. case HAL_REO_ERR_PN_CHECK_FAILED:
  2129. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2130. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2131. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2132. if (dp_pdev)
  2133. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2134. count = dp_rx_pn_error_handle(soc,
  2135. ring_desc,
  2136. &mpdu_desc_info, &mac_id,
  2137. quota);
  2138. rx_bufs_reaped[mac_id] += count;
  2139. break;
  2140. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2141. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  2142. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2143. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2144. case HAL_REO_ERR_BAR_FRAME_OOR:
  2145. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2146. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2147. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2148. if (dp_pdev)
  2149. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2150. count = dp_rx_reo_err_entry_process(
  2151. soc,
  2152. ring_desc,
  2153. &mpdu_desc_info,
  2154. link_desc_va,
  2155. error_code);
  2156. rx_bufs_reaped[mac_id] += count;
  2157. break;
  2158. case HAL_REO_ERR_QUEUE_DESC_INVALID:
  2159. case HAL_REO_ERR_AMPDU_IN_NON_BA:
  2160. case HAL_REO_ERR_NON_BA_DUPLICATE:
  2161. case HAL_REO_ERR_BA_DUPLICATE:
  2162. case HAL_REO_ERR_BAR_FRAME_NO_BA_SESSION:
  2163. case HAL_REO_ERR_BAR_FRAME_SN_EQUALS_SSN:
  2164. case HAL_REO_ERR_QUEUE_DESC_BLOCKED_SET:
  2165. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2166. count = dp_rx_msdus_drop(soc, ring_desc,
  2167. &mpdu_desc_info,
  2168. &mac_id, quota);
  2169. rx_bufs_reaped[mac_id] += count;
  2170. break;
  2171. default:
  2172. /* Assert if unexpected error type */
  2173. qdf_assert_always(0);
  2174. }
  2175. next_entry:
  2176. dp_rx_link_cookie_invalidate(ring_desc);
  2177. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2178. rx_bufs_reaped_total = 0;
  2179. for (i = 0; i < MAX_PDEV_CNT; i++)
  2180. rx_bufs_reaped_total += rx_bufs_reaped[i];
  2181. if (dp_rx_reap_loop_pkt_limit_hit(soc, rx_bufs_reaped_total,
  2182. max_reap_limit))
  2183. break;
  2184. }
  2185. done:
  2186. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2187. if (soc->rx.flags.defrag_timeout_check) {
  2188. uint32_t now_ms =
  2189. qdf_system_ticks_to_msecs(qdf_system_ticks());
  2190. if (now_ms >= soc->rx.defrag.next_flush_ms)
  2191. dp_rx_defrag_waitlist_flush(soc);
  2192. }
  2193. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2194. if (rx_bufs_reaped[mac_id]) {
  2195. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2196. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2197. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2198. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2199. rx_desc_pool,
  2200. rx_bufs_reaped[mac_id],
  2201. &dp_pdev->free_list_head,
  2202. &dp_pdev->free_list_tail,
  2203. false);
  2204. rx_bufs_used += rx_bufs_reaped[mac_id];
  2205. }
  2206. }
  2207. return rx_bufs_used; /* Assume no scale factor for now */
  2208. }
  2209. #ifdef DROP_RXDMA_DECRYPT_ERR
  2210. /**
  2211. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  2212. *
  2213. * Return: true if rxdma decrypt err frames are handled and false otherwise
  2214. */
  2215. static inline bool dp_handle_rxdma_decrypt_err(void)
  2216. {
  2217. return false;
  2218. }
  2219. #else
  2220. static inline bool dp_handle_rxdma_decrypt_err(void)
  2221. {
  2222. return true;
  2223. }
  2224. #endif
  2225. /*
  2226. * dp_rx_wbm_sg_list_last_msdu_war() - war for HW issue
  2227. *
  2228. * This is a war for HW issue where length is only valid in last msdu
  2229. *@soc: DP SOC handle
  2230. */
  2231. static inline void dp_rx_wbm_sg_list_last_msdu_war(struct dp_soc *soc)
  2232. {
  2233. if (soc->wbm_sg_last_msdu_war) {
  2234. uint32_t len;
  2235. qdf_nbuf_t temp = soc->wbm_sg_param.wbm_sg_nbuf_tail;
  2236. len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc,
  2237. qdf_nbuf_data(temp));
  2238. temp = soc->wbm_sg_param.wbm_sg_nbuf_head;
  2239. while (temp) {
  2240. QDF_NBUF_CB_RX_PKT_LEN(temp) = len;
  2241. temp = temp->next;
  2242. }
  2243. }
  2244. }
  2245. #ifdef RX_DESC_DEBUG_CHECK
  2246. /**
  2247. * dp_rx_wbm_desc_nbuf_sanity_check - Add sanity check to for WBM rx_desc paddr
  2248. * corruption
  2249. * @soc: core txrx main context
  2250. * @hal_ring_hdl: opaque pointer to the HAL Rx Error Ring
  2251. * @ring_desc: REO ring descriptor
  2252. * @rx_desc: Rx descriptor
  2253. *
  2254. * Return: NONE
  2255. */
  2256. static
  2257. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2258. hal_ring_handle_t hal_ring_hdl,
  2259. hal_ring_desc_t ring_desc,
  2260. struct dp_rx_desc *rx_desc)
  2261. {
  2262. struct hal_buf_info hbi;
  2263. hal_rx_wbm_rel_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2264. /* Sanity check for possible buffer paddr corruption */
  2265. if (dp_rx_desc_paddr_sanity_check(rx_desc, (&hbi)->paddr))
  2266. return QDF_STATUS_SUCCESS;
  2267. hal_srng_dump_ring_desc(soc->hal_soc, hal_ring_hdl, ring_desc);
  2268. return QDF_STATUS_E_FAILURE;
  2269. }
  2270. #else
  2271. static
  2272. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2273. hal_ring_handle_t hal_ring_hdl,
  2274. hal_ring_desc_t ring_desc,
  2275. struct dp_rx_desc *rx_desc)
  2276. {
  2277. return QDF_STATUS_SUCCESS;
  2278. }
  2279. #endif
  2280. static inline bool
  2281. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  2282. {
  2283. /*
  2284. * Currently Null Queue and Unencrypted error handlers has support for
  2285. * SG. Other error handler do not deal with SG buffer.
  2286. */
  2287. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  2288. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  2289. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  2290. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  2291. return true;
  2292. return false;
  2293. }
  2294. uint32_t
  2295. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2296. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2297. {
  2298. hal_ring_desc_t ring_desc;
  2299. hal_soc_handle_t hal_soc;
  2300. struct dp_rx_desc *rx_desc;
  2301. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  2302. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  2303. uint32_t rx_bufs_used = 0;
  2304. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  2305. uint8_t buf_type;
  2306. uint8_t mac_id;
  2307. struct dp_pdev *dp_pdev;
  2308. struct dp_srng *dp_rxdma_srng;
  2309. struct rx_desc_pool *rx_desc_pool;
  2310. uint8_t *rx_tlv_hdr;
  2311. bool is_tkip_mic_err;
  2312. qdf_nbuf_t nbuf_head = NULL;
  2313. qdf_nbuf_t nbuf_tail = NULL;
  2314. qdf_nbuf_t nbuf, next;
  2315. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  2316. uint8_t pool_id;
  2317. uint8_t tid = 0;
  2318. uint8_t msdu_continuation = 0;
  2319. bool process_sg_buf = false;
  2320. uint32_t wbm_err_src;
  2321. QDF_STATUS status;
  2322. struct hal_rx_mpdu_desc_info mpdu_desc_info = { 0 };
  2323. /* Debug -- Remove later */
  2324. qdf_assert(soc && hal_ring_hdl);
  2325. hal_soc = soc->hal_soc;
  2326. /* Debug -- Remove later */
  2327. qdf_assert(hal_soc);
  2328. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  2329. /* TODO */
  2330. /*
  2331. * Need API to convert from hal_ring pointer to
  2332. * Ring Type / Ring Id combo
  2333. */
  2334. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  2335. soc, hal_ring_hdl);
  2336. goto done;
  2337. }
  2338. while (qdf_likely(quota)) {
  2339. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2340. if (qdf_unlikely(!ring_desc))
  2341. break;
  2342. /* XXX */
  2343. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  2344. /*
  2345. * For WBM ring, expect only MSDU buffers
  2346. */
  2347. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  2348. wbm_err_src = hal_rx_wbm_err_src_get(hal_soc, ring_desc);
  2349. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  2350. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  2351. if (soc->arch_ops.dp_wbm_get_rx_desc_from_hal_desc(soc,
  2352. ring_desc,
  2353. &rx_desc)) {
  2354. dp_rx_err_err("get rx desc from hal_desc failed");
  2355. continue;
  2356. }
  2357. qdf_assert_always(rx_desc);
  2358. if (!dp_rx_desc_check_magic(rx_desc)) {
  2359. dp_rx_err_err("%pk: Invalid rx_desc %pk",
  2360. soc, rx_desc);
  2361. continue;
  2362. }
  2363. /*
  2364. * this is a unlikely scenario where the host is reaping
  2365. * a descriptor which it already reaped just a while ago
  2366. * but is yet to replenish it back to HW.
  2367. * In this case host will dump the last 128 descriptors
  2368. * including the software descriptor rx_desc and assert.
  2369. */
  2370. if (qdf_unlikely(!rx_desc->in_use)) {
  2371. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  2372. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2373. ring_desc, rx_desc);
  2374. continue;
  2375. }
  2376. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info, hal_soc);
  2377. nbuf = rx_desc->nbuf;
  2378. status = dp_rx_wbm_desc_nbuf_sanity_check(soc, hal_ring_hdl,
  2379. ring_desc, rx_desc);
  2380. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  2381. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2382. dp_info_rl("Rx error Nbuf %pk sanity check failure!",
  2383. nbuf);
  2384. rx_desc->in_err_state = 1;
  2385. rx_desc->unmapped = 1;
  2386. rx_bufs_reaped[rx_desc->pool_id]++;
  2387. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  2388. &tail[rx_desc->pool_id],
  2389. rx_desc);
  2390. continue;
  2391. }
  2392. /* Get MPDU DESC info */
  2393. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc, &mpdu_desc_info);
  2394. if (qdf_likely(mpdu_desc_info.mpdu_flags &
  2395. HAL_MPDU_F_QOS_CONTROL_VALID))
  2396. qdf_nbuf_set_tid_val(rx_desc->nbuf, mpdu_desc_info.tid);
  2397. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2398. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2399. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  2400. rx_desc->unmapped = 1;
  2401. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2402. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support &&
  2403. dp_rx_is_sg_formation_required(&wbm_err_info))) {
  2404. /* SG is detected from continuation bit */
  2405. msdu_continuation =
  2406. hal_rx_wbm_err_msdu_continuation_get(hal_soc,
  2407. ring_desc);
  2408. if (msdu_continuation &&
  2409. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  2410. /* Update length from first buffer in SG */
  2411. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  2412. hal_rx_msdu_start_msdu_len_get(
  2413. soc->hal_soc,
  2414. qdf_nbuf_data(nbuf));
  2415. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = true;
  2416. }
  2417. if (msdu_continuation) {
  2418. /* MSDU continued packets */
  2419. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  2420. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2421. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2422. } else {
  2423. /* This is the terminal packet in SG */
  2424. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  2425. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  2426. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2427. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2428. process_sg_buf = true;
  2429. }
  2430. }
  2431. /*
  2432. * save the wbm desc info in nbuf TLV. We will need this
  2433. * info when we do the actual nbuf processing
  2434. */
  2435. wbm_err_info.pool_id = rx_desc->pool_id;
  2436. hal_rx_priv_info_set_in_tlv(soc->hal_soc,
  2437. qdf_nbuf_data(nbuf),
  2438. (uint8_t *)&wbm_err_info,
  2439. sizeof(wbm_err_info));
  2440. rx_bufs_reaped[rx_desc->pool_id]++;
  2441. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  2442. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  2443. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  2444. nbuf);
  2445. if (process_sg_buf) {
  2446. if (!dp_rx_buffer_pool_refill(
  2447. soc,
  2448. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2449. rx_desc->pool_id))
  2450. DP_RX_MERGE_TWO_LIST(
  2451. nbuf_head, nbuf_tail,
  2452. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2453. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  2454. dp_rx_wbm_sg_list_last_msdu_war(soc);
  2455. dp_rx_wbm_sg_list_reset(soc);
  2456. process_sg_buf = false;
  2457. }
  2458. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  2459. rx_desc->pool_id)) {
  2460. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  2461. }
  2462. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  2463. &tail[rx_desc->pool_id],
  2464. rx_desc);
  2465. /*
  2466. * if continuation bit is set then we have MSDU spread
  2467. * across multiple buffers, let us not decrement quota
  2468. * till we reap all buffers of that MSDU.
  2469. */
  2470. if (qdf_likely(!msdu_continuation))
  2471. quota -= 1;
  2472. }
  2473. done:
  2474. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2475. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2476. if (rx_bufs_reaped[mac_id]) {
  2477. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2478. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2479. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2480. rx_desc_pool, rx_bufs_reaped[mac_id],
  2481. &head[mac_id], &tail[mac_id], false);
  2482. rx_bufs_used += rx_bufs_reaped[mac_id];
  2483. }
  2484. }
  2485. nbuf = nbuf_head;
  2486. while (nbuf) {
  2487. struct dp_txrx_peer *txrx_peer;
  2488. struct dp_peer *peer;
  2489. uint16_t peer_id;
  2490. uint8_t err_code;
  2491. uint8_t *tlv_hdr;
  2492. uint32_t peer_meta_data;
  2493. dp_txrx_ref_handle txrx_ref_handle = NULL;
  2494. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2495. /*
  2496. * retrieve the wbm desc info from nbuf TLV, so we can
  2497. * handle error cases appropriately
  2498. */
  2499. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  2500. (uint8_t *)&wbm_err_info,
  2501. sizeof(wbm_err_info));
  2502. peer_meta_data = hal_rx_tlv_peer_meta_data_get(soc->hal_soc,
  2503. rx_tlv_hdr);
  2504. peer_id = dp_rx_peer_metadata_peer_id_get(soc, peer_meta_data);
  2505. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  2506. &txrx_ref_handle,
  2507. DP_MOD_ID_RX_ERR);
  2508. if (!txrx_peer)
  2509. dp_info_rl("peer is null peer_id%u err_src%u err_rsn%u",
  2510. peer_id, wbm_err_info.wbm_err_src,
  2511. wbm_err_info.reo_psh_rsn);
  2512. /* Set queue_mapping in nbuf to 0 */
  2513. dp_set_rx_queue(nbuf, 0);
  2514. next = nbuf->next;
  2515. /*
  2516. * Form the SG for msdu continued buffers
  2517. * QCN9000 has this support
  2518. */
  2519. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2520. nbuf = dp_rx_sg_create(soc, nbuf);
  2521. next = nbuf->next;
  2522. /*
  2523. * SG error handling is not done correctly,
  2524. * drop SG frames for now.
  2525. */
  2526. dp_rx_nbuf_free(nbuf);
  2527. dp_info_rl("scattered msdu dropped");
  2528. nbuf = next;
  2529. if (txrx_peer)
  2530. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2531. DP_MOD_ID_RX_ERR);
  2532. continue;
  2533. }
  2534. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  2535. if (wbm_err_info.reo_psh_rsn
  2536. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  2537. DP_STATS_INC(soc,
  2538. rx.err.reo_error
  2539. [wbm_err_info.reo_err_code], 1);
  2540. /* increment @pdev level */
  2541. pool_id = wbm_err_info.pool_id;
  2542. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2543. if (dp_pdev)
  2544. DP_STATS_INC(dp_pdev, err.reo_error,
  2545. 1);
  2546. switch (wbm_err_info.reo_err_code) {
  2547. /*
  2548. * Handling for packets which have NULL REO
  2549. * queue descriptor
  2550. */
  2551. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2552. pool_id = wbm_err_info.pool_id;
  2553. dp_rx_null_q_desc_handle(soc, nbuf,
  2554. rx_tlv_hdr,
  2555. pool_id,
  2556. txrx_peer);
  2557. break;
  2558. /* TODO */
  2559. /* Add per error code accounting */
  2560. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2561. if (txrx_peer)
  2562. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2563. rx.err.jump_2k_err,
  2564. 1);
  2565. pool_id = wbm_err_info.pool_id;
  2566. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2567. rx_tlv_hdr)) {
  2568. tid =
  2569. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2570. }
  2571. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2572. hal_rx_msdu_start_msdu_len_get(
  2573. soc->hal_soc, rx_tlv_hdr);
  2574. nbuf->next = NULL;
  2575. dp_2k_jump_handle(soc, nbuf,
  2576. rx_tlv_hdr,
  2577. peer_id, tid);
  2578. break;
  2579. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2580. if (txrx_peer)
  2581. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2582. rx.err.oor_err,
  2583. 1);
  2584. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2585. rx_tlv_hdr)) {
  2586. tid =
  2587. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2588. }
  2589. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2590. hal_rx_msdu_start_msdu_len_get(
  2591. soc->hal_soc, rx_tlv_hdr);
  2592. nbuf->next = NULL;
  2593. dp_rx_oor_handle(soc, nbuf,
  2594. peer_id,
  2595. rx_tlv_hdr);
  2596. break;
  2597. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2598. case HAL_REO_ERR_BAR_FRAME_OOR:
  2599. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  2600. if (peer) {
  2601. dp_rx_err_handle_bar(soc, peer,
  2602. nbuf);
  2603. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2604. }
  2605. dp_rx_nbuf_free(nbuf);
  2606. break;
  2607. case HAL_REO_ERR_PN_CHECK_FAILED:
  2608. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2609. if (txrx_peer)
  2610. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2611. rx.err.pn_err,
  2612. 1);
  2613. dp_rx_nbuf_free(nbuf);
  2614. break;
  2615. default:
  2616. dp_info_rl("Got pkt with REO ERROR: %d",
  2617. wbm_err_info.reo_err_code);
  2618. dp_rx_nbuf_free(nbuf);
  2619. }
  2620. } else if (wbm_err_info.reo_psh_rsn
  2621. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2622. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2623. rx_tlv_hdr,
  2624. HAL_RX_WBM_ERR_SRC_REO);
  2625. } else {
  2626. /* should not enter here */
  2627. dp_rx_err_alert("invalid reo push reason %u",
  2628. wbm_err_info.reo_psh_rsn);
  2629. dp_rx_nbuf_free(nbuf);
  2630. qdf_assert_always(0);
  2631. }
  2632. } else if (wbm_err_info.wbm_err_src ==
  2633. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2634. if (wbm_err_info.rxdma_psh_rsn
  2635. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2636. DP_STATS_INC(soc,
  2637. rx.err.rxdma_error
  2638. [wbm_err_info.rxdma_err_code], 1);
  2639. /* increment @pdev level */
  2640. pool_id = wbm_err_info.pool_id;
  2641. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2642. if (dp_pdev)
  2643. DP_STATS_INC(dp_pdev,
  2644. err.rxdma_error, 1);
  2645. switch (wbm_err_info.rxdma_err_code) {
  2646. case HAL_RXDMA_ERR_UNENCRYPTED:
  2647. case HAL_RXDMA_ERR_WIFI_PARSE:
  2648. if (txrx_peer)
  2649. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2650. rx.err.rxdma_wifi_parse_err,
  2651. 1);
  2652. pool_id = wbm_err_info.pool_id;
  2653. dp_rx_process_rxdma_err(soc, nbuf,
  2654. rx_tlv_hdr,
  2655. txrx_peer,
  2656. wbm_err_info.
  2657. rxdma_err_code,
  2658. pool_id);
  2659. break;
  2660. case HAL_RXDMA_ERR_TKIP_MIC:
  2661. dp_rx_process_mic_error(soc, nbuf,
  2662. rx_tlv_hdr,
  2663. txrx_peer);
  2664. if (txrx_peer)
  2665. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2666. rx.err.mic_err,
  2667. 1);
  2668. break;
  2669. case HAL_RXDMA_ERR_DECRYPT:
  2670. /* All the TKIP-MIC failures are treated as Decrypt Errors
  2671. * for QCN9224 Targets
  2672. */
  2673. is_tkip_mic_err = hal_rx_msdu_end_is_tkip_mic_err(hal_soc, rx_tlv_hdr);
  2674. if (is_tkip_mic_err && txrx_peer) {
  2675. dp_rx_process_mic_error(soc, nbuf,
  2676. rx_tlv_hdr,
  2677. txrx_peer);
  2678. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2679. rx.err.mic_err,
  2680. 1);
  2681. break;
  2682. }
  2683. if (txrx_peer) {
  2684. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2685. rx.err.decrypt_err,
  2686. 1);
  2687. dp_rx_nbuf_free(nbuf);
  2688. break;
  2689. }
  2690. if (!dp_handle_rxdma_decrypt_err()) {
  2691. dp_rx_nbuf_free(nbuf);
  2692. break;
  2693. }
  2694. pool_id = wbm_err_info.pool_id;
  2695. err_code = wbm_err_info.rxdma_err_code;
  2696. tlv_hdr = rx_tlv_hdr;
  2697. dp_rx_process_rxdma_err(soc, nbuf,
  2698. tlv_hdr, NULL,
  2699. err_code,
  2700. pool_id);
  2701. break;
  2702. case HAL_RXDMA_MULTICAST_ECHO:
  2703. if (txrx_peer)
  2704. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2705. rx.mec_drop, 1,
  2706. qdf_nbuf_len(nbuf));
  2707. dp_rx_nbuf_free(nbuf);
  2708. break;
  2709. case HAL_RXDMA_UNAUTHORIZED_WDS:
  2710. pool_id = wbm_err_info.pool_id;
  2711. err_code = wbm_err_info.rxdma_err_code;
  2712. tlv_hdr = rx_tlv_hdr;
  2713. dp_rx_process_rxdma_err(soc, nbuf,
  2714. tlv_hdr,
  2715. txrx_peer,
  2716. err_code,
  2717. pool_id);
  2718. break;
  2719. default:
  2720. dp_rx_nbuf_free(nbuf);
  2721. dp_err_rl("RXDMA error %d",
  2722. wbm_err_info.rxdma_err_code);
  2723. }
  2724. } else if (wbm_err_info.rxdma_psh_rsn
  2725. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2726. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2727. rx_tlv_hdr,
  2728. HAL_RX_WBM_ERR_SRC_RXDMA);
  2729. } else if (wbm_err_info.rxdma_psh_rsn
  2730. == HAL_RX_WBM_RXDMA_PSH_RSN_FLUSH) {
  2731. dp_rx_err_err("rxdma push reason %u",
  2732. wbm_err_info.rxdma_psh_rsn);
  2733. DP_STATS_INC(soc, rx.err.rx_flush_count, 1);
  2734. dp_rx_nbuf_free(nbuf);
  2735. } else {
  2736. /* should not enter here */
  2737. dp_rx_err_alert("invalid rxdma push reason %u",
  2738. wbm_err_info.rxdma_psh_rsn);
  2739. dp_rx_nbuf_free(nbuf);
  2740. qdf_assert_always(0);
  2741. }
  2742. } else {
  2743. /* Should not come here */
  2744. qdf_assert(0);
  2745. }
  2746. if (txrx_peer)
  2747. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2748. DP_MOD_ID_RX_ERR);
  2749. nbuf = next;
  2750. }
  2751. return rx_bufs_used; /* Assume no scale factor for now */
  2752. }
  2753. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2754. /**
  2755. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2756. *
  2757. * @soc: core DP main context
  2758. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2759. * @rx_desc: void pointer to rx descriptor
  2760. *
  2761. * Return: void
  2762. */
  2763. static void dup_desc_dbg(struct dp_soc *soc,
  2764. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2765. void *rx_desc)
  2766. {
  2767. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2768. dp_rx_dump_info_and_assert(
  2769. soc,
  2770. soc->rx_rel_ring.hal_srng,
  2771. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2772. rx_desc);
  2773. }
  2774. /**
  2775. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2776. *
  2777. * @soc: core DP main context
  2778. * @mac_id: mac id which is one of 3 mac_ids
  2779. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2780. * @head: head of descs list to be freed
  2781. * @tail: tail of decs list to be freed
  2782. * Return: number of msdu in MPDU to be popped
  2783. */
  2784. static inline uint32_t
  2785. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2786. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2787. union dp_rx_desc_list_elem_t **head,
  2788. union dp_rx_desc_list_elem_t **tail)
  2789. {
  2790. void *rx_msdu_link_desc;
  2791. qdf_nbuf_t msdu;
  2792. qdf_nbuf_t last;
  2793. struct hal_rx_msdu_list msdu_list;
  2794. uint16_t num_msdus;
  2795. struct hal_buf_info buf_info;
  2796. uint32_t rx_bufs_used = 0;
  2797. uint32_t msdu_cnt;
  2798. uint32_t i;
  2799. uint8_t push_reason;
  2800. uint8_t rxdma_error_code = 0;
  2801. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2802. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2803. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2804. hal_rxdma_desc_t ring_desc;
  2805. struct rx_desc_pool *rx_desc_pool;
  2806. if (!pdev) {
  2807. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2808. soc, mac_id);
  2809. return rx_bufs_used;
  2810. }
  2811. msdu = 0;
  2812. last = NULL;
  2813. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2814. &buf_info, &msdu_cnt);
  2815. push_reason =
  2816. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2817. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2818. rxdma_error_code =
  2819. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2820. }
  2821. do {
  2822. rx_msdu_link_desc =
  2823. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2824. qdf_assert_always(rx_msdu_link_desc);
  2825. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2826. &msdu_list, &num_msdus);
  2827. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2828. /* if the msdus belongs to NSS offloaded radio &&
  2829. * the rbm is not SW1_BM then return the msdu_link
  2830. * descriptor without freeing the msdus (nbufs). let
  2831. * these buffers be given to NSS completion ring for
  2832. * NSS to free them.
  2833. * else iterate through the msdu link desc list and
  2834. * free each msdu in the list.
  2835. */
  2836. if (msdu_list.rbm[0] !=
  2837. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2838. wlan_cfg_get_dp_pdev_nss_enabled(
  2839. pdev->wlan_cfg_ctx))
  2840. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2841. else {
  2842. for (i = 0; i < num_msdus; i++) {
  2843. struct dp_rx_desc *rx_desc =
  2844. soc->arch_ops.
  2845. dp_rx_desc_cookie_2_va(
  2846. soc,
  2847. msdu_list.sw_cookie[i]);
  2848. qdf_assert_always(rx_desc);
  2849. msdu = rx_desc->nbuf;
  2850. /*
  2851. * this is a unlikely scenario
  2852. * where the host is reaping
  2853. * a descriptor which
  2854. * it already reaped just a while ago
  2855. * but is yet to replenish
  2856. * it back to HW.
  2857. * In this case host will dump
  2858. * the last 128 descriptors
  2859. * including the software descriptor
  2860. * rx_desc and assert.
  2861. */
  2862. ring_desc = rxdma_dst_ring_desc;
  2863. if (qdf_unlikely(!rx_desc->in_use)) {
  2864. dup_desc_dbg(soc,
  2865. ring_desc,
  2866. rx_desc);
  2867. continue;
  2868. }
  2869. if (rx_desc->unmapped == 0) {
  2870. rx_desc_pool =
  2871. &soc->rx_desc_buf[rx_desc->pool_id];
  2872. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2873. dp_rx_nbuf_unmap_pool(soc,
  2874. rx_desc_pool,
  2875. msdu);
  2876. rx_desc->unmapped = 1;
  2877. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2878. }
  2879. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2880. soc, msdu);
  2881. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2882. rx_desc->pool_id);
  2883. rx_bufs_used++;
  2884. dp_rx_add_to_free_desc_list(head,
  2885. tail, rx_desc);
  2886. }
  2887. }
  2888. } else {
  2889. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2890. }
  2891. /*
  2892. * Store the current link buffer into to the local structure
  2893. * to be used for release purpose.
  2894. */
  2895. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2896. buf_info.paddr, buf_info.sw_cookie,
  2897. buf_info.rbm);
  2898. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2899. &buf_info);
  2900. dp_rx_link_desc_return_by_addr(soc,
  2901. (hal_buff_addrinfo_t)
  2902. rx_link_buf_info,
  2903. bm_action);
  2904. } while (buf_info.paddr);
  2905. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2906. if (pdev)
  2907. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2908. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2909. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2910. }
  2911. return rx_bufs_used;
  2912. }
  2913. uint32_t
  2914. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2915. uint32_t mac_id, uint32_t quota)
  2916. {
  2917. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2918. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2919. hal_soc_handle_t hal_soc;
  2920. void *err_dst_srng;
  2921. union dp_rx_desc_list_elem_t *head = NULL;
  2922. union dp_rx_desc_list_elem_t *tail = NULL;
  2923. struct dp_srng *dp_rxdma_srng;
  2924. struct rx_desc_pool *rx_desc_pool;
  2925. uint32_t work_done = 0;
  2926. uint32_t rx_bufs_used = 0;
  2927. if (!pdev)
  2928. return 0;
  2929. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  2930. if (!err_dst_srng) {
  2931. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2932. soc, err_dst_srng);
  2933. return 0;
  2934. }
  2935. hal_soc = soc->hal_soc;
  2936. qdf_assert(hal_soc);
  2937. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  2938. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2939. soc, err_dst_srng);
  2940. return 0;
  2941. }
  2942. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  2943. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  2944. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  2945. rxdma_dst_ring_desc,
  2946. &head, &tail);
  2947. }
  2948. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  2949. if (rx_bufs_used) {
  2950. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2951. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2952. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2953. } else {
  2954. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  2955. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  2956. }
  2957. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2958. rx_desc_pool, rx_bufs_used, &head, &tail, false);
  2959. work_done += rx_bufs_used;
  2960. }
  2961. return work_done;
  2962. }
  2963. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2964. static inline void
  2965. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2966. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2967. union dp_rx_desc_list_elem_t **head,
  2968. union dp_rx_desc_list_elem_t **tail,
  2969. uint32_t *rx_bufs_used)
  2970. {
  2971. void *rx_msdu_link_desc;
  2972. qdf_nbuf_t msdu;
  2973. qdf_nbuf_t last;
  2974. struct hal_rx_msdu_list msdu_list;
  2975. uint16_t num_msdus;
  2976. struct hal_buf_info buf_info;
  2977. uint32_t msdu_cnt, i;
  2978. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2979. struct rx_desc_pool *rx_desc_pool;
  2980. struct dp_rx_desc *rx_desc;
  2981. msdu = 0;
  2982. last = NULL;
  2983. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2984. &buf_info, &msdu_cnt);
  2985. do {
  2986. rx_msdu_link_desc =
  2987. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2988. if (!rx_msdu_link_desc) {
  2989. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  2990. break;
  2991. }
  2992. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2993. &msdu_list, &num_msdus);
  2994. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2995. for (i = 0; i < num_msdus; i++) {
  2996. if (!dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[i])) {
  2997. dp_rx_err_info_rl("Invalid MSDU info cookie: 0x%x",
  2998. msdu_list.sw_cookie[i]);
  2999. continue;
  3000. }
  3001. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  3002. soc,
  3003. msdu_list.sw_cookie[i]);
  3004. qdf_assert_always(rx_desc);
  3005. rx_desc_pool =
  3006. &soc->rx_desc_buf[rx_desc->pool_id];
  3007. msdu = rx_desc->nbuf;
  3008. /*
  3009. * this is a unlikely scenario where the host is reaping
  3010. * a descriptor which it already reaped just a while ago
  3011. * but is yet to replenish it back to HW.
  3012. */
  3013. if (qdf_unlikely(!rx_desc->in_use) ||
  3014. qdf_unlikely(!msdu)) {
  3015. dp_rx_err_info_rl("Reaping rx_desc not in use!");
  3016. continue;
  3017. }
  3018. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  3019. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, msdu);
  3020. rx_desc->unmapped = 1;
  3021. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  3022. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  3023. rx_desc->pool_id);
  3024. rx_bufs_used[rx_desc->pool_id]++;
  3025. dp_rx_add_to_free_desc_list(head,
  3026. tail, rx_desc);
  3027. }
  3028. }
  3029. /*
  3030. * Store the current link buffer into to the local structure
  3031. * to be used for release purpose.
  3032. */
  3033. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  3034. buf_info.paddr, buf_info.sw_cookie,
  3035. buf_info.rbm);
  3036. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  3037. &buf_info);
  3038. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  3039. rx_link_buf_info,
  3040. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  3041. } while (buf_info.paddr);
  3042. }
  3043. /*
  3044. *
  3045. * dp_handle_wbm_internal_error() - handles wbm_internal_error case
  3046. *
  3047. * @soc: core DP main context
  3048. * @hal_desc: hal descriptor
  3049. * @buf_type: indicates if the buffer is of type link disc or msdu
  3050. * Return: None
  3051. *
  3052. * wbm_internal_error is seen in following scenarios :
  3053. *
  3054. * 1. Null pointers detected in WBM_RELEASE_RING descriptors
  3055. * 2. Null pointers detected during delinking process
  3056. *
  3057. * Some null pointer cases:
  3058. *
  3059. * a. MSDU buffer pointer is NULL
  3060. * b. Next_MSDU_Link_Desc pointer is NULL, with no last msdu flag
  3061. * c. MSDU buffer pointer is NULL or Next_Link_Desc pointer is NULL
  3062. */
  3063. void
  3064. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  3065. uint32_t buf_type)
  3066. {
  3067. struct hal_buf_info buf_info = {0};
  3068. struct dp_rx_desc *rx_desc = NULL;
  3069. struct rx_desc_pool *rx_desc_pool;
  3070. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = {0};
  3071. union dp_rx_desc_list_elem_t *head = NULL;
  3072. union dp_rx_desc_list_elem_t *tail = NULL;
  3073. uint8_t pool_id;
  3074. uint8_t mac_id;
  3075. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  3076. if (!buf_info.paddr) {
  3077. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  3078. return;
  3079. }
  3080. /* buffer_addr_info is the first element of ring_desc */
  3081. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  3082. &buf_info);
  3083. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  3084. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  3085. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  3086. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  3087. soc,
  3088. buf_info.sw_cookie);
  3089. if (rx_desc && rx_desc->nbuf) {
  3090. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  3091. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  3092. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool,
  3093. rx_desc->nbuf);
  3094. rx_desc->unmapped = 1;
  3095. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  3096. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  3097. rx_desc->pool_id);
  3098. dp_rx_add_to_free_desc_list(&head,
  3099. &tail,
  3100. rx_desc);
  3101. rx_bufs_reaped[rx_desc->pool_id]++;
  3102. }
  3103. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  3104. dp_wbm_int_err_mpdu_pop(soc, pool_id, hal_desc,
  3105. &head, &tail, rx_bufs_reaped);
  3106. }
  3107. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  3108. struct rx_desc_pool *rx_desc_pool;
  3109. struct dp_srng *dp_rxdma_srng;
  3110. if (!rx_bufs_reaped[mac_id])
  3111. continue;
  3112. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  3113. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  3114. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  3115. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  3116. rx_desc_pool,
  3117. rx_bufs_reaped[mac_id],
  3118. &head, &tail, false);
  3119. }
  3120. }
  3121. #endif /* QCA_HOST_MODE_WIFI_DISABLED */