sde_hw_top.h 7.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (c) 2015-2020, The Linux Foundation. All rights reserved.
  4. */
  5. #ifndef _SDE_HW_TOP_H
  6. #define _SDE_HW_TOP_H
  7. #include "sde_hw_catalog.h"
  8. #include "sde_hw_mdss.h"
  9. #include "sde_hw_util.h"
  10. #include "sde_hw_blk.h"
  11. struct sde_hw_mdp;
  12. /**
  13. * struct traffic_shaper_cfg: traffic shaper configuration
  14. * @en : enable/disable traffic shaper
  15. * @rd_client : true if read client; false if write client
  16. * @client_id : client identifier
  17. * @bpc_denom : denominator of byte per clk
  18. * @bpc_numer : numerator of byte per clk
  19. */
  20. struct traffic_shaper_cfg {
  21. bool en;
  22. bool rd_client;
  23. u32 client_id;
  24. u32 bpc_denom;
  25. u64 bpc_numer;
  26. };
  27. /**
  28. * struct split_pipe_cfg - pipe configuration for dual display panels
  29. * @en : Enable/disable dual pipe confguration
  30. * @mode : Panel interface mode
  31. * @intf : Interface id for main control path
  32. * @pp_split_slave: Slave interface for ping pong split, INTF_MAX to disable
  33. * @pp_split_idx: Ping pong index for ping pong split
  34. * @split_flush_en: Allows both the paths to be flushed when master path is
  35. * flushed
  36. * @split_link_en: Check if split link is enabled
  37. */
  38. struct split_pipe_cfg {
  39. bool en;
  40. enum sde_intf_mode mode;
  41. enum sde_intf intf;
  42. enum sde_intf pp_split_slave;
  43. u32 pp_split_index;
  44. bool split_flush_en;
  45. bool split_link_en;
  46. };
  47. /**
  48. * struct cdm_output_cfg: output configuration for cdm
  49. * @wb_en : enable/disable writeback output
  50. * @intf_en : enable/disable interface output
  51. */
  52. struct cdm_output_cfg {
  53. bool wb_en;
  54. bool intf_en;
  55. };
  56. /**
  57. * struct sde_danger_safe_status: danger and safe status signals
  58. * @mdp: top level status
  59. * @sspp: source pipe status
  60. * @wb: writebck output status
  61. */
  62. struct sde_danger_safe_status {
  63. u8 mdp;
  64. u8 sspp[SSPP_MAX];
  65. u8 wb[WB_MAX];
  66. };
  67. /**
  68. * struct sde_vsync_source_cfg - configure vsync source and configure the
  69. * watchdog timers if required.
  70. * @pp_count: number of ping pongs active
  71. * @frame_rate: Display frame rate
  72. * @ppnumber: ping pong index array
  73. * @vsync_source: vsync source selection
  74. * @is_dummy: a dummy source of vsync selection. It must not be selected for
  75. * any case other than sde rsc idle request.
  76. */
  77. struct sde_vsync_source_cfg {
  78. u32 pp_count;
  79. u32 frame_rate;
  80. u32 ppnumber[PINGPONG_MAX];
  81. u32 vsync_source;
  82. bool is_dummy;
  83. };
  84. /**
  85. * struct sde_hw_mdp_ops - interface to the MDP TOP Hw driver functions
  86. * Assumption is these functions will be called after clocks are enabled.
  87. * @setup_split_pipe : Programs the pipe control registers
  88. * @setup_pp_split : Programs the pp split control registers
  89. * @setup_cdm_output : programs cdm control
  90. * @setup_traffic_shaper : programs traffic shaper control
  91. */
  92. struct sde_hw_mdp_ops {
  93. /** setup_split_pipe() : Regsiters are not double buffered, thisk
  94. * function should be called before timing control enable
  95. * @mdp : mdp top context driver
  96. * @cfg : upper and lower part of pipe configuration
  97. */
  98. void (*setup_split_pipe)(struct sde_hw_mdp *mdp,
  99. struct split_pipe_cfg *p);
  100. /** setup_pp_split() : Configure pp split related registers
  101. * @mdp : mdp top context driver
  102. * @cfg : upper and lower part of pipe configuration
  103. */
  104. void (*setup_pp_split)(struct sde_hw_mdp *mdp,
  105. struct split_pipe_cfg *cfg);
  106. /**
  107. * setup_cdm_output() : Setup selection control of the cdm data path
  108. * @mdp : mdp top context driver
  109. * @cfg : cdm output configuration
  110. */
  111. void (*setup_cdm_output)(struct sde_hw_mdp *mdp,
  112. struct cdm_output_cfg *cfg);
  113. /**
  114. * setup_traffic_shaper() : Setup traffic shaper control
  115. * @mdp : mdp top context driver
  116. * @cfg : traffic shaper configuration
  117. */
  118. void (*setup_traffic_shaper)(struct sde_hw_mdp *mdp,
  119. struct traffic_shaper_cfg *cfg);
  120. /**
  121. * setup_clk_force_ctrl - set clock force control
  122. * @mdp: mdp top context driver
  123. * @clk_ctrl: clock to be controlled
  124. * @enable: force on enable
  125. * @return: if the clock is forced-on by this function
  126. */
  127. bool (*setup_clk_force_ctrl)(struct sde_hw_mdp *mdp,
  128. enum sde_clk_ctrl_type clk_ctrl, bool enable);
  129. /**
  130. * setup_dce - set DCE mux for DSC ctrl path
  131. * @mdp: mdp top context driver
  132. * @dce_sel: dce_mux value
  133. */
  134. void (*setup_dce)(struct sde_hw_mdp *mdp, u32 dce_sel);
  135. /**
  136. * get_danger_status - get danger status
  137. * @mdp: mdp top context driver
  138. * @status: Pointer to danger safe status
  139. */
  140. void (*get_danger_status)(struct sde_hw_mdp *mdp,
  141. struct sde_danger_safe_status *status);
  142. /**
  143. * setup_vsync_source - setup vsync source configuration details
  144. * @mdp: mdp top context driver
  145. * @cfg: vsync source selection configuration
  146. */
  147. void (*setup_vsync_source)(struct sde_hw_mdp *mdp,
  148. struct sde_vsync_source_cfg *cfg);
  149. /**
  150. * get_safe_status - get safe status
  151. * @mdp: mdp top context driver
  152. * @status: Pointer to danger safe status
  153. */
  154. void (*get_safe_status)(struct sde_hw_mdp *mdp,
  155. struct sde_danger_safe_status *status);
  156. /**
  157. * get_split_flush_status - get split flush status
  158. * @mdp: mdp top context driver
  159. */
  160. u32 (*get_split_flush_status)(struct sde_hw_mdp *mdp);
  161. /**
  162. * reset_ubwc - reset top level UBWC configuration
  163. * @mdp: mdp top context driver
  164. * @m: pointer to mdss catalog data
  165. */
  166. void (*reset_ubwc)(struct sde_hw_mdp *mdp, struct sde_mdss_cfg *m);
  167. /**
  168. * intf_audio_select - select the external interface for audio
  169. * @mdp: mdp top context driver
  170. */
  171. void (*intf_audio_select)(struct sde_hw_mdp *mdp);
  172. /**
  173. * set_mdp_hw_events - enable qdss hardware events for mdp
  174. * @mdp: mdp top context driver
  175. * @enable: enable/disable hw events
  176. */
  177. void (*set_mdp_hw_events)(struct sde_hw_mdp *mdp, bool enable);
  178. /**
  179. * set_cwb_ppb_cntl - select the data point for CWB
  180. * @mdp: mdp top context driver
  181. * @dual: indicates if dual pipe line needs to be programmed
  182. * @dspp_out : true if dspp output required. LM is default tap point
  183. */
  184. void (*set_cwb_ppb_cntl)(struct sde_hw_mdp *mdp,
  185. bool dual, bool dspp_out);
  186. /**
  187. * set_hdr_plus_metadata - program the dynamic hdr metadata
  188. * @mdp: mdp top context driver
  189. * @payload: pointer to payload data
  190. * @len: size of the valid data within payload
  191. * @stream_id: stream ID for MST (0 or 1)
  192. */
  193. void (*set_hdr_plus_metadata)(struct sde_hw_mdp *mdp,
  194. u8 *payload, u32 len, u32 stream_id);
  195. /**
  196. * get_autorefresh_status - get autorefresh status
  197. * @mdp: mdp top context driver
  198. * @intf_idx: intf block index for relative information
  199. */
  200. u32 (*get_autorefresh_status)(struct sde_hw_mdp *mdp,
  201. u32 intf_idx);
  202. };
  203. struct sde_hw_mdp {
  204. struct sde_hw_blk base;
  205. struct sde_hw_blk_reg_map hw;
  206. /* top */
  207. enum sde_mdp idx;
  208. const struct sde_mdp_cfg *caps;
  209. /* ops */
  210. struct sde_hw_mdp_ops ops;
  211. };
  212. struct sde_hw_sid {
  213. /* rotator base */
  214. struct sde_hw_blk_reg_map hw;
  215. };
  216. /**
  217. * sde_hw_sid_rotator_set - initialize the sid blk reg map
  218. * @addr: Mapped register io address
  219. * @sid_len: Length of block
  220. * @m: Pointer to mdss catalog data
  221. */
  222. struct sde_hw_sid *sde_hw_sid_init(void __iomem *addr,
  223. u32 sid_len, const struct sde_mdss_cfg *m);
  224. /**
  225. * sde_hw_sid_rotator_set - set sid values for rotator
  226. * sid: sde_hw_sid passed from kms
  227. */
  228. void sde_hw_sid_rotator_set(struct sde_hw_sid *sid);
  229. /**
  230. * to_sde_hw_mdp - convert base object sde_hw_base to container
  231. * @hw: Pointer to base hardware block
  232. * return: Pointer to hardware block container
  233. */
  234. static inline struct sde_hw_mdp *to_sde_hw_mdp(struct sde_hw_blk *hw)
  235. {
  236. return container_of(hw, struct sde_hw_mdp, base);
  237. }
  238. /**
  239. * sde_hw_mdptop_init - initializes the top driver for the passed idx
  240. * @idx: Interface index for which driver object is required
  241. * @addr: Mapped register io address of MDP
  242. * @m: Pointer to mdss catalog data
  243. */
  244. struct sde_hw_mdp *sde_hw_mdptop_init(enum sde_mdp idx,
  245. void __iomem *addr,
  246. const struct sde_mdss_cfg *m);
  247. void sde_hw_mdp_destroy(struct sde_hw_mdp *mdp);
  248. #endif /*_SDE_HW_TOP_H */