dp_tx.c 210 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647664866496650665166526653665466556656665766586659666066616662666366646665666666676668666966706671667266736674667566766677667866796680668166826683668466856686668766886689669066916692669366946695669666976698669967006701670267036704670567066707670867096710671167126713671467156716671767186719672067216722672367246725672667276728672967306731673267336734673567366737673867396740674167426743674467456746674767486749675067516752675367546755675667576758675967606761676267636764676567666767676867696770677167726773677467756776677767786779678067816782678367846785678667876788678967906791679267936794679567966797679867996800680168026803680468056806680768086809681068116812681368146815681668176818681968206821682268236824682568266827682868296830683168326833683468356836683768386839684068416842684368446845684668476848684968506851685268536854685568566857685868596860686168626863686468656866686768686869687068716872687368746875687668776878687968806881688268836884688568866887688868896890689168926893689468956896689768986899690069016902690369046905690669076908690969106911691269136914691569166917691869196920692169226923692469256926692769286929693069316932693369346935693669376938693969406941694269436944694569466947694869496950695169526953695469556956695769586959696069616962696369646965696669676968696969706971697269736974697569766977697869796980698169826983698469856986698769886989699069916992699369946995699669976998699970007001700270037004700570067007700870097010701170127013701470157016701770187019702070217022702370247025702670277028702970307031703270337034703570367037703870397040704170427043704470457046704770487049705070517052705370547055705670577058705970607061706270637064706570667067706870697070707170727073707470757076707770787079708070817082708370847085708670877088708970907091709270937094709570967097709870997100710171027103710471057106710771087109711071117112711371147115711671177118711971207121712271237124712571267127712871297130713171327133713471357136713771387139714071417142714371447145714671477148714971507151715271537154715571567157715871597160716171627163716471657166716771687169717071717172717371747175717671777178717971807181718271837184718571867187718871897190719171927193719471957196719771987199720072017202720372047205720672077208720972107211721272137214721572167217721872197220722172227223722472257226722772287229723072317232723372347235723672377238723972407241724272437244724572467247724872497250725172527253725472557256725772587259726072617262726372647265726672677268726972707271727272737274727572767277727872797280728172827283728472857286728772887289729072917292729372947295729672977298729973007301730273037304730573067307730873097310731173127313731473157316731773187319732073217322732373247325732673277328732973307331733273337334733573367337733873397340734173427343734473457346734773487349735073517352735373547355735673577358735973607361736273637364736573667367736873697370737173727373737473757376737773787379738073817382738373847385738673877388738973907391739273937394739573967397739873997400740174027403740474057406740774087409741074117412741374147415741674177418741974207421742274237424742574267427742874297430743174327433743474357436743774387439744074417442744374447445744674477448744974507451745274537454745574567457745874597460746174627463746474657466746774687469747074717472747374747475747674777478747974807481748274837484748574867487748874897490749174927493749474957496749774987499750075017502750375047505750675077508750975107511751275137514751575167517751875197520752175227523752475257526752775287529753075317532753375347535753675377538753975407541754275437544754575467547754875497550755175527553755475557556755775587559756075617562756375647565756675677568756975707571757275737574757575767577757875797580758175827583758475857586758775887589759075917592759375947595759675977598759976007601760276037604760576067607760876097610761176127613761476157616761776187619762076217622762376247625762676277628762976307631763276337634763576367637763876397640764176427643764476457646764776487649765076517652765376547655765676577658765976607661766276637664766576667667766876697670767176727673767476757676767776787679768076817682768376847685768676877688768976907691769276937694769576967697769876997700770177027703770477057706770777087709771077117712771377147715771677177718771977207721772277237724772577267727772877297730773177327733773477357736773777387739774077417742774377447745774677477748774977507751775277537754775577567757775877597760776177627763776477657766776777687769777077717772777377747775777677777778777977807781778277837784778577867787778877897790779177927793779477957796779777987799780078017802780378047805780678077808780978107811781278137814781578167817781878197820782178227823782478257826782778287829783078317832783378347835783678377838783978407841784278437844784578467847784878497850785178527853785478557856785778587859786078617862786378647865786678677868786978707871787278737874787578767877787878797880788178827883788478857886788778887889789078917892789378947895789678977898789979007901790279037904790579067907790879097910791179127913791479157916791779187919792079217922792379247925792679277928792979307931793279337934793579367937793879397940794179427943794479457946794779487949795079517952
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "htt.h"
  20. #include "dp_htt.h"
  21. #include "hal_hw_headers.h"
  22. #include "dp_tx.h"
  23. #include "dp_tx_desc.h"
  24. #include "dp_peer.h"
  25. #include "dp_types.h"
  26. #include "hal_tx.h"
  27. #include "qdf_mem.h"
  28. #include "qdf_nbuf.h"
  29. #include "qdf_net_types.h"
  30. #include "qdf_module.h"
  31. #include <wlan_cfg.h>
  32. #include "dp_ipa.h"
  33. #if defined(MESH_MODE_SUPPORT) || defined(FEATURE_PERPKT_INFO)
  34. #include "if_meta_hdr.h"
  35. #endif
  36. #include "enet.h"
  37. #include "dp_internal.h"
  38. #ifdef ATH_SUPPORT_IQUE
  39. #include "dp_txrx_me.h"
  40. #endif
  41. #include "dp_hist.h"
  42. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  43. #include <wlan_dp_swlm.h>
  44. #endif
  45. #ifdef WIFI_MONITOR_SUPPORT
  46. #include <dp_mon.h>
  47. #endif
  48. #ifdef FEATURE_WDS
  49. #include "dp_txrx_wds.h"
  50. #endif
  51. #include "cdp_txrx_cmn_reg.h"
  52. #ifdef CONFIG_SAWF
  53. #include <dp_sawf.h>
  54. #endif
  55. /* Flag to skip CCE classify when mesh or tid override enabled */
  56. #define DP_TX_SKIP_CCE_CLASSIFY \
  57. (DP_TXRX_HLOS_TID_OVERRIDE_ENABLED | DP_TX_MESH_ENABLED)
  58. /* TODO Add support in TSO */
  59. #define DP_DESC_NUM_FRAG(x) 0
  60. /* disable TQM_BYPASS */
  61. #define TQM_BYPASS_WAR 0
  62. #define DP_RETRY_COUNT 7
  63. #ifdef WLAN_PEER_JITTER
  64. #define DP_AVG_JITTER_WEIGHT_DENOM 4
  65. #define DP_AVG_DELAY_WEIGHT_DENOM 3
  66. #endif
  67. #ifdef QCA_DP_TX_FW_METADATA_V2
  68. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val)\
  69. HTT_TX_TCL_METADATA_V2_PDEV_ID_SET(_var, _val)
  70. #define DP_TX_TCL_METADATA_VALID_HTT_SET(_var, _val) \
  71. HTT_TX_TCL_METADATA_V2_VALID_HTT_SET(_var, _val)
  72. #define DP_TX_TCL_METADATA_TYPE_SET(_var, _val) \
  73. HTT_TX_TCL_METADATA_TYPE_V2_SET(_var, _val)
  74. #define DP_TX_TCL_METADATA_HOST_INSPECTED_SET(_var, _val) \
  75. HTT_TX_TCL_METADATA_V2_HOST_INSPECTED_SET(_var, _val)
  76. #define DP_TX_TCL_METADATA_PEER_ID_SET(_var, _val) \
  77. HTT_TX_TCL_METADATA_V2_PEER_ID_SET(_var, _val)
  78. #define DP_TX_TCL_METADATA_VDEV_ID_SET(_var, _val) \
  79. HTT_TX_TCL_METADATA_V2_VDEV_ID_SET(_var, _val)
  80. #define DP_TCL_METADATA_TYPE_PEER_BASED \
  81. HTT_TCL_METADATA_V2_TYPE_PEER_BASED
  82. #define DP_TCL_METADATA_TYPE_VDEV_BASED \
  83. HTT_TCL_METADATA_V2_TYPE_VDEV_BASED
  84. #else
  85. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val)\
  86. HTT_TX_TCL_METADATA_PDEV_ID_SET(_var, _val)
  87. #define DP_TX_TCL_METADATA_VALID_HTT_SET(_var, _val) \
  88. HTT_TX_TCL_METADATA_VALID_HTT_SET(_var, _val)
  89. #define DP_TX_TCL_METADATA_TYPE_SET(_var, _val) \
  90. HTT_TX_TCL_METADATA_TYPE_SET(_var, _val)
  91. #define DP_TX_TCL_METADATA_HOST_INSPECTED_SET(_var, _val) \
  92. HTT_TX_TCL_METADATA_HOST_INSPECTED_SET(_var, _val)
  93. #define DP_TX_TCL_METADATA_PEER_ID_SET(_var, _val) \
  94. HTT_TX_TCL_METADATA_PEER_ID_SET(_var, _val)
  95. #define DP_TX_TCL_METADATA_VDEV_ID_SET(_var, _val) \
  96. HTT_TX_TCL_METADATA_VDEV_ID_SET(_var, _val)
  97. #define DP_TCL_METADATA_TYPE_PEER_BASED \
  98. HTT_TCL_METADATA_TYPE_PEER_BASED
  99. #define DP_TCL_METADATA_TYPE_VDEV_BASED \
  100. HTT_TCL_METADATA_TYPE_VDEV_BASED
  101. #endif
  102. #define DP_GET_HW_LINK_ID_FRM_PPDU_ID(PPDU_ID, LINK_ID_OFFSET, LINK_ID_BITS) \
  103. (((PPDU_ID) >> (LINK_ID_OFFSET)) & ((1 << (LINK_ID_BITS)) - 1))
  104. /*mapping between hal encrypt type and cdp_sec_type*/
  105. uint8_t sec_type_map[MAX_CDP_SEC_TYPE] = {HAL_TX_ENCRYPT_TYPE_NO_CIPHER,
  106. HAL_TX_ENCRYPT_TYPE_WEP_128,
  107. HAL_TX_ENCRYPT_TYPE_WEP_104,
  108. HAL_TX_ENCRYPT_TYPE_WEP_40,
  109. HAL_TX_ENCRYPT_TYPE_TKIP_WITH_MIC,
  110. HAL_TX_ENCRYPT_TYPE_TKIP_NO_MIC,
  111. HAL_TX_ENCRYPT_TYPE_AES_CCMP_128,
  112. HAL_TX_ENCRYPT_TYPE_WAPI,
  113. HAL_TX_ENCRYPT_TYPE_AES_CCMP_256,
  114. HAL_TX_ENCRYPT_TYPE_AES_GCMP_128,
  115. HAL_TX_ENCRYPT_TYPE_AES_GCMP_256,
  116. HAL_TX_ENCRYPT_TYPE_WAPI_GCM_SM4};
  117. qdf_export_symbol(sec_type_map);
  118. #ifdef WLAN_FEATURE_DP_TX_DESC_HISTORY
  119. static inline enum dp_tx_event_type dp_tx_get_event_type(uint32_t flags)
  120. {
  121. enum dp_tx_event_type type;
  122. if (flags & DP_TX_DESC_FLAG_FLUSH)
  123. type = DP_TX_DESC_FLUSH;
  124. else if (flags & DP_TX_DESC_FLAG_TX_COMP_ERR)
  125. type = DP_TX_COMP_UNMAP_ERR;
  126. else if (flags & DP_TX_DESC_FLAG_COMPLETED_TX)
  127. type = DP_TX_COMP_UNMAP;
  128. else
  129. type = DP_TX_DESC_UNMAP;
  130. return type;
  131. }
  132. static inline void
  133. dp_tx_desc_history_add(struct dp_soc *soc, dma_addr_t paddr,
  134. qdf_nbuf_t skb, uint32_t sw_cookie,
  135. enum dp_tx_event_type type)
  136. {
  137. struct dp_tx_tcl_history *tx_tcl_history = &soc->tx_tcl_history;
  138. struct dp_tx_comp_history *tx_comp_history = &soc->tx_comp_history;
  139. struct dp_tx_desc_event *entry;
  140. uint32_t idx;
  141. uint16_t slot;
  142. switch (type) {
  143. case DP_TX_COMP_UNMAP:
  144. case DP_TX_COMP_UNMAP_ERR:
  145. case DP_TX_COMP_MSDU_EXT:
  146. if (qdf_unlikely(!tx_comp_history->allocated))
  147. return;
  148. dp_get_frag_hist_next_atomic_idx(&tx_comp_history->index, &idx,
  149. &slot,
  150. DP_TX_COMP_HIST_SLOT_SHIFT,
  151. DP_TX_COMP_HIST_PER_SLOT_MAX,
  152. DP_TX_COMP_HISTORY_SIZE);
  153. entry = &tx_comp_history->entry[slot][idx];
  154. break;
  155. case DP_TX_DESC_MAP:
  156. case DP_TX_DESC_UNMAP:
  157. case DP_TX_DESC_COOKIE:
  158. case DP_TX_DESC_FLUSH:
  159. if (qdf_unlikely(!tx_tcl_history->allocated))
  160. return;
  161. dp_get_frag_hist_next_atomic_idx(&tx_tcl_history->index, &idx,
  162. &slot,
  163. DP_TX_TCL_HIST_SLOT_SHIFT,
  164. DP_TX_TCL_HIST_PER_SLOT_MAX,
  165. DP_TX_TCL_HISTORY_SIZE);
  166. entry = &tx_tcl_history->entry[slot][idx];
  167. break;
  168. default:
  169. dp_info_rl("Invalid dp_tx_event_type: %d", type);
  170. return;
  171. }
  172. entry->skb = skb;
  173. entry->paddr = paddr;
  174. entry->sw_cookie = sw_cookie;
  175. entry->type = type;
  176. entry->ts = qdf_get_log_timestamp();
  177. }
  178. static inline void
  179. dp_tx_tso_seg_history_add(struct dp_soc *soc,
  180. struct qdf_tso_seg_elem_t *tso_seg,
  181. qdf_nbuf_t skb, uint32_t sw_cookie,
  182. enum dp_tx_event_type type)
  183. {
  184. int i;
  185. for (i = 1; i < tso_seg->seg.num_frags; i++) {
  186. dp_tx_desc_history_add(soc, tso_seg->seg.tso_frags[i].paddr,
  187. skb, sw_cookie, type);
  188. }
  189. if (!tso_seg->next)
  190. dp_tx_desc_history_add(soc, tso_seg->seg.tso_frags[0].paddr,
  191. skb, 0xFFFFFFFF, type);
  192. }
  193. static inline void
  194. dp_tx_tso_history_add(struct dp_soc *soc, struct qdf_tso_info_t tso_info,
  195. qdf_nbuf_t skb, uint32_t sw_cookie,
  196. enum dp_tx_event_type type)
  197. {
  198. struct qdf_tso_seg_elem_t *curr_seg = tso_info.tso_seg_list;
  199. uint32_t num_segs = tso_info.num_segs;
  200. while (num_segs) {
  201. dp_tx_tso_seg_history_add(soc, curr_seg, skb, sw_cookie, type);
  202. curr_seg = curr_seg->next;
  203. num_segs--;
  204. }
  205. }
  206. #else
  207. static inline enum dp_tx_event_type dp_tx_get_event_type(uint32_t flags)
  208. {
  209. return DP_TX_DESC_INVAL_EVT;
  210. }
  211. static inline void
  212. dp_tx_desc_history_add(struct dp_soc *soc, dma_addr_t paddr,
  213. qdf_nbuf_t skb, uint32_t sw_cookie,
  214. enum dp_tx_event_type type)
  215. {
  216. }
  217. static inline void
  218. dp_tx_tso_seg_history_add(struct dp_soc *soc,
  219. struct qdf_tso_seg_elem_t *tso_seg,
  220. qdf_nbuf_t skb, uint32_t sw_cookie,
  221. enum dp_tx_event_type type)
  222. {
  223. }
  224. static inline void
  225. dp_tx_tso_history_add(struct dp_soc *soc, struct qdf_tso_info_t tso_info,
  226. qdf_nbuf_t skb, uint32_t sw_cookie,
  227. enum dp_tx_event_type type)
  228. {
  229. }
  230. #endif /* WLAN_FEATURE_DP_TX_DESC_HISTORY */
  231. /**
  232. * dp_is_tput_high() - Check if throughput is high
  233. *
  234. * @soc: core txrx main context
  235. *
  236. * The current function is based of the RTPM tput policy variable where RTPM is
  237. * avoided based on throughput.
  238. */
  239. static inline int dp_is_tput_high(struct dp_soc *soc)
  240. {
  241. return dp_get_rtpm_tput_policy_requirement(soc);
  242. }
  243. #if defined(FEATURE_TSO)
  244. /**
  245. * dp_tx_tso_unmap_segment() - Unmap TSO segment
  246. *
  247. * @soc: core txrx main context
  248. * @seg_desc: tso segment descriptor
  249. * @num_seg_desc: tso number segment descriptor
  250. */
  251. static void dp_tx_tso_unmap_segment(
  252. struct dp_soc *soc,
  253. struct qdf_tso_seg_elem_t *seg_desc,
  254. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  255. {
  256. TSO_DEBUG("%s: Unmap the tso segment", __func__);
  257. if (qdf_unlikely(!seg_desc)) {
  258. DP_TRACE(ERROR, "%s %d TSO desc is NULL!",
  259. __func__, __LINE__);
  260. qdf_assert(0);
  261. } else if (qdf_unlikely(!num_seg_desc)) {
  262. DP_TRACE(ERROR, "%s %d TSO num desc is NULL!",
  263. __func__, __LINE__);
  264. qdf_assert(0);
  265. } else {
  266. bool is_last_seg;
  267. /* no tso segment left to do dma unmap */
  268. if (num_seg_desc->num_seg.tso_cmn_num_seg < 1)
  269. return;
  270. is_last_seg = (num_seg_desc->num_seg.tso_cmn_num_seg == 1) ?
  271. true : false;
  272. qdf_nbuf_unmap_tso_segment(soc->osdev,
  273. seg_desc, is_last_seg);
  274. num_seg_desc->num_seg.tso_cmn_num_seg--;
  275. }
  276. }
  277. /**
  278. * dp_tx_tso_desc_release() - Release the tso segment and tso_cmn_num_seg
  279. * back to the freelist
  280. *
  281. * @soc: soc device handle
  282. * @tx_desc: Tx software descriptor
  283. */
  284. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  285. struct dp_tx_desc_s *tx_desc)
  286. {
  287. TSO_DEBUG("%s: Free the tso descriptor", __func__);
  288. if (qdf_unlikely(!tx_desc->msdu_ext_desc->tso_desc)) {
  289. dp_tx_err("SO desc is NULL!");
  290. qdf_assert(0);
  291. } else if (qdf_unlikely(!tx_desc->msdu_ext_desc->tso_num_desc)) {
  292. dp_tx_err("TSO num desc is NULL!");
  293. qdf_assert(0);
  294. } else {
  295. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  296. (struct qdf_tso_num_seg_elem_t *)tx_desc->
  297. msdu_ext_desc->tso_num_desc;
  298. /* Add the tso num segment into the free list */
  299. if (tso_num_desc->num_seg.tso_cmn_num_seg == 0) {
  300. dp_tso_num_seg_free(soc, tx_desc->pool_id,
  301. tx_desc->msdu_ext_desc->
  302. tso_num_desc);
  303. tx_desc->msdu_ext_desc->tso_num_desc = NULL;
  304. DP_STATS_INC(tx_desc->pdev, tso_stats.tso_comp, 1);
  305. }
  306. /* Add the tso segment into the free list*/
  307. dp_tx_tso_desc_free(soc,
  308. tx_desc->pool_id, tx_desc->msdu_ext_desc->
  309. tso_desc);
  310. tx_desc->msdu_ext_desc->tso_desc = NULL;
  311. }
  312. }
  313. #else
  314. static void dp_tx_tso_unmap_segment(
  315. struct dp_soc *soc,
  316. struct qdf_tso_seg_elem_t *seg_desc,
  317. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  318. {
  319. }
  320. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  321. struct dp_tx_desc_s *tx_desc)
  322. {
  323. }
  324. #endif
  325. #ifdef WLAN_SUPPORT_PPEDS
  326. static inline int
  327. dp_tx_release_ds_tx_desc(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc,
  328. uint8_t desc_pool_id)
  329. {
  330. if (tx_desc->flags & DP_TX_DESC_FLAG_PPEDS) {
  331. __dp_tx_outstanding_dec(soc);
  332. dp_tx_desc_free(soc, tx_desc, desc_pool_id);
  333. return 1;
  334. }
  335. return 0;
  336. }
  337. #else
  338. static inline int
  339. dp_tx_release_ds_tx_desc(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc,
  340. uint8_t desc_pool_id)
  341. {
  342. return 0;
  343. }
  344. #endif
  345. void
  346. dp_tx_desc_release(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc,
  347. uint8_t desc_pool_id)
  348. {
  349. struct dp_pdev *pdev = tx_desc->pdev;
  350. uint8_t comp_status = 0;
  351. if (dp_tx_release_ds_tx_desc(soc, tx_desc, desc_pool_id))
  352. return;
  353. qdf_assert(pdev);
  354. soc = pdev->soc;
  355. dp_tx_outstanding_dec(pdev);
  356. if (tx_desc->msdu_ext_desc) {
  357. if (tx_desc->frm_type == dp_tx_frm_tso)
  358. dp_tx_tso_desc_release(soc, tx_desc);
  359. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  360. dp_tx_me_free_buf(tx_desc->pdev,
  361. tx_desc->msdu_ext_desc->me_buffer);
  362. dp_tx_ext_desc_free(soc, tx_desc->msdu_ext_desc, desc_pool_id);
  363. tx_desc->msdu_ext_desc = NULL;
  364. }
  365. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  366. qdf_atomic_dec(&soc->num_tx_exception);
  367. if (HAL_TX_COMP_RELEASE_SOURCE_TQM ==
  368. tx_desc->buffer_src)
  369. comp_status = hal_tx_comp_get_release_reason(&tx_desc->comp,
  370. soc->hal_soc);
  371. else
  372. comp_status = HAL_TX_COMP_RELEASE_REASON_FW;
  373. if (soc->dp_debug_log_en) {
  374. dp_tx_debug("Tx Completion Release desc %d status %d outstanding %d",
  375. tx_desc->id, comp_status,
  376. qdf_atomic_read(&pdev->num_tx_outstanding));
  377. }
  378. if (tx_desc->flags & DP_TX_DESC_FLAG_SPECIAL)
  379. dp_tx_spcl_desc_free(soc, tx_desc, desc_pool_id);
  380. else
  381. dp_tx_desc_free(soc, tx_desc, desc_pool_id);
  382. return;
  383. }
  384. /**
  385. * dp_tx_prepare_htt_metadata() - Prepare HTT metadata for special frames
  386. * @vdev: DP vdev Handle
  387. * @nbuf: skb
  388. * @msdu_info: msdu_info required to create HTT metadata
  389. *
  390. * Prepares and fills HTT metadata in the frame pre-header for special frames
  391. * that should be transmitted using varying transmit parameters.
  392. * There are 2 VDEV modes that currently needs this special metadata -
  393. * 1) Mesh Mode
  394. * 2) DSRC Mode
  395. *
  396. * Return: HTT metadata size
  397. *
  398. */
  399. static uint8_t dp_tx_prepare_htt_metadata(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  400. struct dp_tx_msdu_info_s *msdu_info)
  401. {
  402. uint32_t *meta_data = msdu_info->meta_data;
  403. struct htt_tx_msdu_desc_ext2_t *desc_ext =
  404. (struct htt_tx_msdu_desc_ext2_t *) meta_data;
  405. uint8_t htt_desc_size;
  406. /* Size rounded of multiple of 8 bytes */
  407. uint8_t htt_desc_size_aligned;
  408. uint8_t *hdr = NULL;
  409. /*
  410. * Metadata - HTT MSDU Extension header
  411. */
  412. htt_desc_size = sizeof(struct htt_tx_msdu_desc_ext2_t);
  413. htt_desc_size_aligned = (htt_desc_size + 7) & ~0x7;
  414. if (vdev->mesh_vdev || msdu_info->is_tx_sniffer ||
  415. HTT_TX_MSDU_EXT2_DESC_FLAG_VALID_KEY_FLAGS_GET(msdu_info->
  416. meta_data[0]) ||
  417. msdu_info->exception_fw) {
  418. if (qdf_unlikely(qdf_nbuf_headroom(nbuf) <
  419. htt_desc_size_aligned)) {
  420. nbuf = qdf_nbuf_realloc_headroom(nbuf,
  421. htt_desc_size_aligned);
  422. if (!nbuf) {
  423. /*
  424. * qdf_nbuf_realloc_headroom won't do skb_clone
  425. * as skb_realloc_headroom does. so, no free is
  426. * needed here.
  427. */
  428. DP_STATS_INC(vdev,
  429. tx_i[msdu_info->xmit_type].dropped.headroom_insufficient,
  430. 1);
  431. qdf_print(" %s[%d] skb_realloc_headroom failed",
  432. __func__, __LINE__);
  433. return 0;
  434. }
  435. }
  436. /* Fill and add HTT metaheader */
  437. hdr = qdf_nbuf_push_head(nbuf, htt_desc_size_aligned);
  438. if (!hdr) {
  439. dp_tx_err("Error in filling HTT metadata");
  440. return 0;
  441. }
  442. qdf_mem_copy(hdr, desc_ext, htt_desc_size);
  443. } else if (vdev->opmode == wlan_op_mode_ocb) {
  444. /* Todo - Add support for DSRC */
  445. }
  446. return htt_desc_size_aligned;
  447. }
  448. /**
  449. * dp_tx_prepare_tso_ext_desc() - Prepare MSDU extension descriptor for TSO
  450. * @tso_seg: TSO segment to process
  451. * @ext_desc: Pointer to MSDU extension descriptor
  452. *
  453. * Return: void
  454. */
  455. #if defined(FEATURE_TSO)
  456. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  457. void *ext_desc)
  458. {
  459. uint8_t num_frag;
  460. uint32_t tso_flags;
  461. /*
  462. * Set tso_en, tcp_flags(NS, CWR, ECE, URG, ACK, PSH, RST, SYN, FIN),
  463. * tcp_flag_mask
  464. *
  465. * Checksum enable flags are set in TCL descriptor and not in Extension
  466. * Descriptor (H/W ignores checksum_en flags in MSDU ext descriptor)
  467. */
  468. tso_flags = *(uint32_t *) &tso_seg->tso_flags;
  469. hal_tx_ext_desc_set_tso_flags(ext_desc, tso_flags);
  470. hal_tx_ext_desc_set_msdu_length(ext_desc, tso_seg->tso_flags.l2_len,
  471. tso_seg->tso_flags.ip_len);
  472. hal_tx_ext_desc_set_tcp_seq(ext_desc, tso_seg->tso_flags.tcp_seq_num);
  473. hal_tx_ext_desc_set_ip_id(ext_desc, tso_seg->tso_flags.ip_id);
  474. for (num_frag = 0; num_frag < tso_seg->num_frags; num_frag++) {
  475. uint32_t lo = 0;
  476. uint32_t hi = 0;
  477. qdf_assert_always((tso_seg->tso_frags[num_frag].paddr) &&
  478. (tso_seg->tso_frags[num_frag].length));
  479. qdf_dmaaddr_to_32s(
  480. tso_seg->tso_frags[num_frag].paddr, &lo, &hi);
  481. hal_tx_ext_desc_set_buffer(ext_desc, num_frag, lo, hi,
  482. tso_seg->tso_frags[num_frag].length);
  483. }
  484. return;
  485. }
  486. #else
  487. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  488. void *ext_desc)
  489. {
  490. return;
  491. }
  492. #endif
  493. #if defined(FEATURE_TSO)
  494. /**
  495. * dp_tx_free_tso_seg_list() - Loop through the tso segments
  496. * allocated and free them
  497. * @soc: soc handle
  498. * @free_seg: list of tso segments
  499. * @msdu_info: msdu descriptor
  500. *
  501. * Return: void
  502. */
  503. static void dp_tx_free_tso_seg_list(
  504. struct dp_soc *soc,
  505. struct qdf_tso_seg_elem_t *free_seg,
  506. struct dp_tx_msdu_info_s *msdu_info)
  507. {
  508. struct qdf_tso_seg_elem_t *next_seg;
  509. while (free_seg) {
  510. next_seg = free_seg->next;
  511. dp_tx_tso_desc_free(soc,
  512. msdu_info->tx_queue.desc_pool_id,
  513. free_seg);
  514. free_seg = next_seg;
  515. }
  516. }
  517. /**
  518. * dp_tx_free_tso_num_seg_list() - Loop through the tso num segments
  519. * allocated and free them
  520. * @soc: soc handle
  521. * @free_num_seg: list of tso number segments
  522. * @msdu_info: msdu descriptor
  523. *
  524. * Return: void
  525. */
  526. static void dp_tx_free_tso_num_seg_list(
  527. struct dp_soc *soc,
  528. struct qdf_tso_num_seg_elem_t *free_num_seg,
  529. struct dp_tx_msdu_info_s *msdu_info)
  530. {
  531. struct qdf_tso_num_seg_elem_t *next_num_seg;
  532. while (free_num_seg) {
  533. next_num_seg = free_num_seg->next;
  534. dp_tso_num_seg_free(soc,
  535. msdu_info->tx_queue.desc_pool_id,
  536. free_num_seg);
  537. free_num_seg = next_num_seg;
  538. }
  539. }
  540. /**
  541. * dp_tx_unmap_tso_seg_list() - Loop through the tso segments
  542. * do dma unmap for each segment
  543. * @soc: soc handle
  544. * @free_seg: list of tso segments
  545. * @num_seg_desc: tso number segment descriptor
  546. *
  547. * Return: void
  548. */
  549. static void dp_tx_unmap_tso_seg_list(
  550. struct dp_soc *soc,
  551. struct qdf_tso_seg_elem_t *free_seg,
  552. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  553. {
  554. struct qdf_tso_seg_elem_t *next_seg;
  555. if (qdf_unlikely(!num_seg_desc)) {
  556. DP_TRACE(ERROR, "TSO number seg desc is NULL!");
  557. return;
  558. }
  559. while (free_seg) {
  560. next_seg = free_seg->next;
  561. dp_tx_tso_unmap_segment(soc, free_seg, num_seg_desc);
  562. free_seg = next_seg;
  563. }
  564. }
  565. #ifdef FEATURE_TSO_STATS
  566. /**
  567. * dp_tso_get_stats_idx() - Retrieve the tso packet id
  568. * @pdev: pdev handle
  569. *
  570. * Return: id
  571. */
  572. static uint32_t dp_tso_get_stats_idx(struct dp_pdev *pdev)
  573. {
  574. uint32_t stats_idx;
  575. stats_idx = (((uint32_t)qdf_atomic_inc_return(&pdev->tso_idx))
  576. % CDP_MAX_TSO_PACKETS);
  577. return stats_idx;
  578. }
  579. #else
  580. static int dp_tso_get_stats_idx(struct dp_pdev *pdev)
  581. {
  582. return 0;
  583. }
  584. #endif /* FEATURE_TSO_STATS */
  585. /**
  586. * dp_tx_free_remaining_tso_desc() - do dma unmap for tso segments if any,
  587. * free the tso segments descriptor and
  588. * tso num segments descriptor
  589. * @soc: soc handle
  590. * @msdu_info: msdu descriptor
  591. * @tso_seg_unmap: flag to show if dma unmap is necessary
  592. *
  593. * Return: void
  594. */
  595. static void dp_tx_free_remaining_tso_desc(struct dp_soc *soc,
  596. struct dp_tx_msdu_info_s *msdu_info,
  597. bool tso_seg_unmap)
  598. {
  599. struct qdf_tso_info_t *tso_info = &msdu_info->u.tso_info;
  600. struct qdf_tso_seg_elem_t *free_seg = tso_info->tso_seg_list;
  601. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  602. tso_info->tso_num_seg_list;
  603. /* do dma unmap for each segment */
  604. if (tso_seg_unmap)
  605. dp_tx_unmap_tso_seg_list(soc, free_seg, tso_num_desc);
  606. /* free all tso number segment descriptor though looks only have 1 */
  607. dp_tx_free_tso_num_seg_list(soc, tso_num_desc, msdu_info);
  608. /* free all tso segment descriptor */
  609. dp_tx_free_tso_seg_list(soc, free_seg, msdu_info);
  610. }
  611. /**
  612. * dp_tx_prepare_tso() - Given a jumbo msdu, prepare the TSO info
  613. * @vdev: virtual device handle
  614. * @msdu: network buffer
  615. * @msdu_info: meta data associated with the msdu
  616. *
  617. * Return: QDF_STATUS_SUCCESS success
  618. */
  619. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  620. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  621. {
  622. struct qdf_tso_seg_elem_t *tso_seg;
  623. int num_seg = qdf_nbuf_get_tso_num_seg(msdu);
  624. struct dp_soc *soc = vdev->pdev->soc;
  625. struct dp_pdev *pdev = vdev->pdev;
  626. struct qdf_tso_info_t *tso_info;
  627. struct qdf_tso_num_seg_elem_t *tso_num_seg;
  628. tso_info = &msdu_info->u.tso_info;
  629. tso_info->curr_seg = NULL;
  630. tso_info->tso_seg_list = NULL;
  631. tso_info->num_segs = num_seg;
  632. msdu_info->frm_type = dp_tx_frm_tso;
  633. tso_info->tso_num_seg_list = NULL;
  634. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  635. while (num_seg) {
  636. tso_seg = dp_tx_tso_desc_alloc(
  637. soc, msdu_info->tx_queue.desc_pool_id);
  638. if (tso_seg) {
  639. tso_seg->next = tso_info->tso_seg_list;
  640. tso_info->tso_seg_list = tso_seg;
  641. num_seg--;
  642. } else {
  643. dp_err_rl("Failed to alloc tso seg desc");
  644. DP_STATS_INC_PKT(vdev->pdev,
  645. tso_stats.tso_no_mem_dropped, 1,
  646. qdf_nbuf_len(msdu));
  647. dp_tx_free_remaining_tso_desc(soc, msdu_info, false);
  648. return QDF_STATUS_E_NOMEM;
  649. }
  650. }
  651. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  652. tso_num_seg = dp_tso_num_seg_alloc(soc,
  653. msdu_info->tx_queue.desc_pool_id);
  654. if (tso_num_seg) {
  655. tso_num_seg->next = tso_info->tso_num_seg_list;
  656. tso_info->tso_num_seg_list = tso_num_seg;
  657. } else {
  658. DP_TRACE(ERROR, "%s: Failed to alloc - Number of segs desc",
  659. __func__);
  660. dp_tx_free_remaining_tso_desc(soc, msdu_info, false);
  661. return QDF_STATUS_E_NOMEM;
  662. }
  663. msdu_info->num_seg =
  664. qdf_nbuf_get_tso_info(soc->osdev, msdu, tso_info);
  665. TSO_DEBUG(" %s: msdu_info->num_seg: %d", __func__,
  666. msdu_info->num_seg);
  667. if (!(msdu_info->num_seg)) {
  668. /*
  669. * Free allocated TSO seg desc and number seg desc,
  670. * do unmap for segments if dma map has done.
  671. */
  672. DP_TRACE(ERROR, "%s: Failed to get tso info", __func__);
  673. dp_tx_free_remaining_tso_desc(soc, msdu_info, true);
  674. return QDF_STATUS_E_INVAL;
  675. }
  676. dp_tx_tso_history_add(soc, msdu_info->u.tso_info,
  677. msdu, 0, DP_TX_DESC_MAP);
  678. tso_info->curr_seg = tso_info->tso_seg_list;
  679. tso_info->msdu_stats_idx = dp_tso_get_stats_idx(pdev);
  680. dp_tso_packet_update(pdev, tso_info->msdu_stats_idx,
  681. msdu, msdu_info->num_seg);
  682. dp_tso_segment_stats_update(pdev, tso_info->tso_seg_list,
  683. tso_info->msdu_stats_idx);
  684. dp_stats_tso_segment_histogram_update(pdev, msdu_info->num_seg);
  685. return QDF_STATUS_SUCCESS;
  686. }
  687. #else
  688. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  689. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  690. {
  691. return QDF_STATUS_E_NOMEM;
  692. }
  693. #endif
  694. QDF_COMPILE_TIME_ASSERT(dp_tx_htt_metadata_len_check,
  695. (DP_TX_MSDU_INFO_META_DATA_DWORDS * 4 >=
  696. sizeof(struct htt_tx_msdu_desc_ext2_t)));
  697. /**
  698. * dp_tx_prepare_ext_desc() - Allocate and prepare MSDU extension descriptor
  699. * @vdev: DP Vdev handle
  700. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  701. * @desc_pool_id: Descriptor Pool ID
  702. *
  703. * Return:
  704. */
  705. static
  706. struct dp_tx_ext_desc_elem_s *dp_tx_prepare_ext_desc(struct dp_vdev *vdev,
  707. struct dp_tx_msdu_info_s *msdu_info, uint8_t desc_pool_id)
  708. {
  709. uint8_t i;
  710. uint8_t cached_ext_desc[HAL_TX_EXT_DESC_WITH_META_DATA];
  711. struct dp_tx_seg_info_s *seg_info;
  712. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  713. struct dp_soc *soc = vdev->pdev->soc;
  714. /* Allocate an extension descriptor */
  715. msdu_ext_desc = dp_tx_ext_desc_alloc(soc, desc_pool_id);
  716. qdf_mem_zero(&cached_ext_desc[0], HAL_TX_EXT_DESC_WITH_META_DATA);
  717. if (!msdu_ext_desc) {
  718. DP_STATS_INC(vdev,
  719. tx_i[msdu_info->xmit_type].dropped.desc_na.num, 1);
  720. return NULL;
  721. }
  722. if (msdu_info->exception_fw &&
  723. qdf_unlikely(vdev->mesh_vdev)) {
  724. qdf_mem_copy(&cached_ext_desc[HAL_TX_EXTENSION_DESC_LEN_BYTES],
  725. &msdu_info->meta_data[0],
  726. sizeof(struct htt_tx_msdu_desc_ext2_t));
  727. qdf_atomic_inc(&soc->num_tx_exception);
  728. msdu_ext_desc->flags |= DP_TX_EXT_DESC_FLAG_METADATA_VALID;
  729. }
  730. switch (msdu_info->frm_type) {
  731. case dp_tx_frm_sg:
  732. case dp_tx_frm_me:
  733. case dp_tx_frm_raw:
  734. seg_info = msdu_info->u.sg_info.curr_seg;
  735. /* Update the buffer pointers in MSDU Extension Descriptor */
  736. for (i = 0; i < seg_info->frag_cnt; i++) {
  737. hal_tx_ext_desc_set_buffer(&cached_ext_desc[0], i,
  738. seg_info->frags[i].paddr_lo,
  739. seg_info->frags[i].paddr_hi,
  740. seg_info->frags[i].len);
  741. }
  742. break;
  743. case dp_tx_frm_tso:
  744. dp_tx_prepare_tso_ext_desc(&msdu_info->u.tso_info.curr_seg->seg,
  745. &cached_ext_desc[0]);
  746. break;
  747. default:
  748. break;
  749. }
  750. QDF_TRACE_HEX_DUMP(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  751. cached_ext_desc, HAL_TX_EXT_DESC_WITH_META_DATA);
  752. hal_tx_ext_desc_sync(&cached_ext_desc[0],
  753. msdu_ext_desc->vaddr);
  754. return msdu_ext_desc;
  755. }
  756. /**
  757. * dp_tx_trace_pkt() - Trace TX packet at DP layer
  758. * @soc: datapath SOC
  759. * @skb: skb to be traced
  760. * @msdu_id: msdu_id of the packet
  761. * @vdev_id: vdev_id of the packet
  762. * @op_mode: Vdev Operation mode
  763. *
  764. * Return: None
  765. */
  766. #ifdef DP_DISABLE_TX_PKT_TRACE
  767. static void dp_tx_trace_pkt(struct dp_soc *soc,
  768. qdf_nbuf_t skb, uint16_t msdu_id,
  769. uint8_t vdev_id, enum QDF_OPMODE op_mode)
  770. {
  771. }
  772. #else
  773. static void dp_tx_trace_pkt(struct dp_soc *soc,
  774. qdf_nbuf_t skb, uint16_t msdu_id,
  775. uint8_t vdev_id, enum QDF_OPMODE op_mode)
  776. {
  777. if (dp_is_tput_high(soc))
  778. return;
  779. QDF_NBUF_CB_TX_PACKET_TRACK(skb) = QDF_NBUF_TX_PKT_DATA_TRACK;
  780. QDF_NBUF_CB_TX_DP_TRACE(skb) = 1;
  781. DPTRACE(qdf_dp_trace_ptr(skb,
  782. QDF_DP_TRACE_LI_DP_TX_PACKET_PTR_RECORD,
  783. QDF_TRACE_DEFAULT_PDEV_ID,
  784. qdf_nbuf_data_addr(skb),
  785. sizeof(qdf_nbuf_data(skb)),
  786. msdu_id, vdev_id, 0,
  787. op_mode));
  788. qdf_dp_trace_log_pkt(vdev_id, skb, QDF_TX, QDF_TRACE_DEFAULT_PDEV_ID,
  789. op_mode);
  790. DPTRACE(qdf_dp_trace_data_pkt(skb, QDF_TRACE_DEFAULT_PDEV_ID,
  791. QDF_DP_TRACE_LI_DP_TX_PACKET_RECORD,
  792. msdu_id, QDF_TX));
  793. }
  794. #endif
  795. #ifdef WLAN_DP_FEATURE_MARK_ICMP_REQ_TO_FW
  796. /**
  797. * dp_tx_is_nbuf_marked_exception() - Check if the packet has been marked as
  798. * exception by the upper layer (OS_IF)
  799. * @soc: DP soc handle
  800. * @nbuf: packet to be transmitted
  801. *
  802. * Return: 1 if the packet is marked as exception,
  803. * 0, if the packet is not marked as exception.
  804. */
  805. static inline int dp_tx_is_nbuf_marked_exception(struct dp_soc *soc,
  806. qdf_nbuf_t nbuf)
  807. {
  808. return QDF_NBUF_CB_TX_PACKET_TO_FW(nbuf);
  809. }
  810. #else
  811. static inline int dp_tx_is_nbuf_marked_exception(struct dp_soc *soc,
  812. qdf_nbuf_t nbuf)
  813. {
  814. return 0;
  815. }
  816. #endif
  817. #ifdef DP_TRAFFIC_END_INDICATION
  818. /**
  819. * dp_tx_get_traffic_end_indication_pkt() - Allocate and prepare packet to send
  820. * as indication to fw to inform that
  821. * data stream has ended
  822. * @vdev: DP vdev handle
  823. * @nbuf: original buffer from network stack
  824. *
  825. * Return: NULL on failure,
  826. * nbuf on success
  827. */
  828. static inline qdf_nbuf_t
  829. dp_tx_get_traffic_end_indication_pkt(struct dp_vdev *vdev,
  830. qdf_nbuf_t nbuf)
  831. {
  832. /* Packet length should be enough to copy upto L3 header */
  833. uint8_t end_nbuf_len = 64;
  834. uint8_t htt_desc_size_aligned;
  835. uint8_t htt_desc_size;
  836. qdf_nbuf_t end_nbuf;
  837. if (qdf_unlikely(QDF_NBUF_CB_GET_PACKET_TYPE(nbuf) ==
  838. QDF_NBUF_CB_PACKET_TYPE_END_INDICATION)) {
  839. htt_desc_size = sizeof(struct htt_tx_msdu_desc_ext2_t);
  840. htt_desc_size_aligned = (htt_desc_size + 7) & ~0x7;
  841. end_nbuf = qdf_nbuf_queue_remove(&vdev->end_ind_pkt_q);
  842. if (!end_nbuf) {
  843. end_nbuf = qdf_nbuf_alloc(NULL,
  844. (htt_desc_size_aligned +
  845. end_nbuf_len),
  846. htt_desc_size_aligned,
  847. 8, false);
  848. if (!end_nbuf) {
  849. dp_err("Packet allocation failed");
  850. goto out;
  851. }
  852. } else {
  853. qdf_nbuf_reset(end_nbuf, htt_desc_size_aligned, 8);
  854. }
  855. qdf_mem_copy(qdf_nbuf_data(end_nbuf), qdf_nbuf_data(nbuf),
  856. end_nbuf_len);
  857. qdf_nbuf_set_pktlen(end_nbuf, end_nbuf_len);
  858. return end_nbuf;
  859. }
  860. out:
  861. return NULL;
  862. }
  863. /**
  864. * dp_tx_send_traffic_end_indication_pkt() - Send indication packet to FW
  865. * via exception path.
  866. * @vdev: DP vdev handle
  867. * @end_nbuf: skb to send as indication
  868. * @msdu_info: msdu_info of original nbuf
  869. * @peer_id: peer id
  870. *
  871. * Return: None
  872. */
  873. static inline void
  874. dp_tx_send_traffic_end_indication_pkt(struct dp_vdev *vdev,
  875. qdf_nbuf_t end_nbuf,
  876. struct dp_tx_msdu_info_s *msdu_info,
  877. uint16_t peer_id)
  878. {
  879. struct dp_tx_msdu_info_s e_msdu_info = {0};
  880. qdf_nbuf_t nbuf;
  881. struct htt_tx_msdu_desc_ext2_t *desc_ext =
  882. (struct htt_tx_msdu_desc_ext2_t *)(e_msdu_info.meta_data);
  883. e_msdu_info.tx_queue = msdu_info->tx_queue;
  884. e_msdu_info.tid = msdu_info->tid;
  885. e_msdu_info.exception_fw = 1;
  886. e_msdu_info.xmit_type = msdu_info->xmit_type;
  887. desc_ext->host_tx_desc_pool = 1;
  888. desc_ext->traffic_end_indication = 1;
  889. nbuf = dp_tx_send_msdu_single(vdev, end_nbuf, &e_msdu_info,
  890. peer_id, NULL);
  891. if (nbuf) {
  892. dp_err("Traffic end indication packet tx failed");
  893. qdf_nbuf_free(nbuf);
  894. }
  895. }
  896. /**
  897. * dp_tx_traffic_end_indication_set_desc_flag() - Set tx descriptor flag to
  898. * mark it traffic end indication
  899. * packet.
  900. * @tx_desc: Tx descriptor pointer
  901. * @msdu_info: msdu_info structure pointer
  902. *
  903. * Return: None
  904. */
  905. static inline void
  906. dp_tx_traffic_end_indication_set_desc_flag(struct dp_tx_desc_s *tx_desc,
  907. struct dp_tx_msdu_info_s *msdu_info)
  908. {
  909. struct htt_tx_msdu_desc_ext2_t *desc_ext =
  910. (struct htt_tx_msdu_desc_ext2_t *)(msdu_info->meta_data);
  911. if (qdf_unlikely(desc_ext->traffic_end_indication))
  912. tx_desc->flags |= DP_TX_DESC_FLAG_TRAFFIC_END_IND;
  913. }
  914. /**
  915. * dp_tx_traffic_end_indication_enq_ind_pkt() - Enqueue the packet instead of
  916. * freeing which are associated
  917. * with traffic end indication
  918. * flagged descriptor.
  919. * @soc: dp soc handle
  920. * @desc: Tx descriptor pointer
  921. * @nbuf: buffer pointer
  922. *
  923. * Return: True if packet gets enqueued else false
  924. */
  925. static bool
  926. dp_tx_traffic_end_indication_enq_ind_pkt(struct dp_soc *soc,
  927. struct dp_tx_desc_s *desc,
  928. qdf_nbuf_t nbuf)
  929. {
  930. struct dp_vdev *vdev = NULL;
  931. if (qdf_unlikely((desc->flags &
  932. DP_TX_DESC_FLAG_TRAFFIC_END_IND) != 0)) {
  933. vdev = dp_vdev_get_ref_by_id(soc, desc->vdev_id,
  934. DP_MOD_ID_TX_COMP);
  935. if (vdev) {
  936. qdf_nbuf_queue_add(&vdev->end_ind_pkt_q, nbuf);
  937. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TX_COMP);
  938. return true;
  939. }
  940. }
  941. return false;
  942. }
  943. /**
  944. * dp_tx_traffic_end_indication_is_enabled() - get the feature
  945. * enable/disable status
  946. * @vdev: dp vdev handle
  947. *
  948. * Return: True if feature is enable else false
  949. */
  950. static inline bool
  951. dp_tx_traffic_end_indication_is_enabled(struct dp_vdev *vdev)
  952. {
  953. return qdf_unlikely(vdev->traffic_end_ind_en);
  954. }
  955. static inline qdf_nbuf_t
  956. dp_tx_send_msdu_single_wrapper(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  957. struct dp_tx_msdu_info_s *msdu_info,
  958. uint16_t peer_id, qdf_nbuf_t end_nbuf)
  959. {
  960. if (dp_tx_traffic_end_indication_is_enabled(vdev))
  961. end_nbuf = dp_tx_get_traffic_end_indication_pkt(vdev, nbuf);
  962. nbuf = dp_tx_send_msdu_single(vdev, nbuf, msdu_info, peer_id, NULL);
  963. if (qdf_unlikely(end_nbuf))
  964. dp_tx_send_traffic_end_indication_pkt(vdev, end_nbuf,
  965. msdu_info, peer_id);
  966. return nbuf;
  967. }
  968. #else
  969. static inline qdf_nbuf_t
  970. dp_tx_get_traffic_end_indication_pkt(struct dp_vdev *vdev,
  971. qdf_nbuf_t nbuf)
  972. {
  973. return NULL;
  974. }
  975. static inline void
  976. dp_tx_send_traffic_end_indication_pkt(struct dp_vdev *vdev,
  977. qdf_nbuf_t end_nbuf,
  978. struct dp_tx_msdu_info_s *msdu_info,
  979. uint16_t peer_id)
  980. {}
  981. static inline void
  982. dp_tx_traffic_end_indication_set_desc_flag(struct dp_tx_desc_s *tx_desc,
  983. struct dp_tx_msdu_info_s *msdu_info)
  984. {}
  985. static inline bool
  986. dp_tx_traffic_end_indication_enq_ind_pkt(struct dp_soc *soc,
  987. struct dp_tx_desc_s *desc,
  988. qdf_nbuf_t nbuf)
  989. {
  990. return false;
  991. }
  992. static inline bool
  993. dp_tx_traffic_end_indication_is_enabled(struct dp_vdev *vdev)
  994. {
  995. return false;
  996. }
  997. static inline qdf_nbuf_t
  998. dp_tx_send_msdu_single_wrapper(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  999. struct dp_tx_msdu_info_s *msdu_info,
  1000. uint16_t peer_id, qdf_nbuf_t end_nbuf)
  1001. {
  1002. return dp_tx_send_msdu_single(vdev, nbuf, msdu_info, peer_id, NULL);
  1003. }
  1004. #endif
  1005. #if defined(QCA_SUPPORT_WDS_EXTENDED)
  1006. static bool
  1007. dp_tx_is_wds_ast_override_en(struct dp_soc *soc,
  1008. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1009. {
  1010. if (soc->features.wds_ext_ast_override_enable &&
  1011. tx_exc_metadata && tx_exc_metadata->is_wds_extended)
  1012. return true;
  1013. return false;
  1014. }
  1015. #else
  1016. static bool
  1017. dp_tx_is_wds_ast_override_en(struct dp_soc *soc,
  1018. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1019. {
  1020. return false;
  1021. }
  1022. #endif
  1023. /**
  1024. * dp_tx_prepare_desc_single() - Allocate and prepare Tx descriptor
  1025. * @vdev: DP vdev handle
  1026. * @nbuf: skb
  1027. * @desc_pool_id: Descriptor pool ID
  1028. * @msdu_info: Metadata to the fw
  1029. * @tx_exc_metadata: Handle that holds exception path metadata
  1030. *
  1031. * Allocate and prepare Tx descriptor with msdu information.
  1032. *
  1033. * Return: Pointer to Tx Descriptor on success,
  1034. * NULL on failure
  1035. */
  1036. static
  1037. struct dp_tx_desc_s *dp_tx_prepare_desc_single(struct dp_vdev *vdev,
  1038. qdf_nbuf_t nbuf, uint8_t desc_pool_id,
  1039. struct dp_tx_msdu_info_s *msdu_info,
  1040. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1041. {
  1042. uint8_t align_pad;
  1043. uint8_t is_exception = 0;
  1044. uint8_t htt_hdr_size;
  1045. struct dp_tx_desc_s *tx_desc;
  1046. struct dp_pdev *pdev = vdev->pdev;
  1047. struct dp_soc *soc = pdev->soc;
  1048. uint8_t xmit_type = msdu_info->xmit_type;
  1049. if (dp_tx_limit_check(vdev, nbuf))
  1050. return NULL;
  1051. /* Allocate software Tx descriptor */
  1052. if (nbuf->protocol == QDF_NBUF_TRAC_EAPOL_ETH_TYPE)
  1053. tx_desc = dp_tx_spcl_desc_alloc(soc, desc_pool_id);
  1054. else
  1055. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  1056. if (qdf_unlikely(!tx_desc)) {
  1057. DP_STATS_INC(vdev,
  1058. tx_i[xmit_type].dropped.desc_na.num, 1);
  1059. DP_STATS_INC(vdev,
  1060. tx_i[xmit_type].dropped.desc_na_exc_alloc_fail.num,
  1061. 1);
  1062. return NULL;
  1063. }
  1064. dp_tx_outstanding_inc(pdev);
  1065. /* Initialize the SW tx descriptor */
  1066. tx_desc->nbuf = nbuf;
  1067. tx_desc->frm_type = dp_tx_frm_std;
  1068. tx_desc->tx_encap_type = ((tx_exc_metadata &&
  1069. (tx_exc_metadata->tx_encap_type != CDP_INVALID_TX_ENCAP_TYPE)) ?
  1070. tx_exc_metadata->tx_encap_type : vdev->tx_encap_type);
  1071. tx_desc->vdev_id = vdev->vdev_id;
  1072. tx_desc->pdev = pdev;
  1073. tx_desc->msdu_ext_desc = NULL;
  1074. tx_desc->pkt_offset = 0;
  1075. tx_desc->length = qdf_nbuf_headlen(nbuf);
  1076. dp_tx_trace_pkt(soc, nbuf, tx_desc->id, vdev->vdev_id,
  1077. vdev->qdf_opmode);
  1078. if (qdf_unlikely(vdev->multipass_en)) {
  1079. if (!dp_tx_multipass_process(soc, vdev, nbuf, msdu_info))
  1080. goto failure;
  1081. }
  1082. /* Packets marked by upper layer (OS-IF) to be sent to FW */
  1083. if (dp_tx_is_nbuf_marked_exception(soc, nbuf))
  1084. is_exception = 1;
  1085. /* for BE chipsets if wds extension was enbled will not mark FW
  1086. * in desc will mark ast index based search for ast index.
  1087. */
  1088. if (dp_tx_is_wds_ast_override_en(soc, tx_exc_metadata))
  1089. return tx_desc;
  1090. /*
  1091. * For special modes (vdev_type == ocb or mesh), data frames should be
  1092. * transmitted using varying transmit parameters (tx spec) which include
  1093. * transmit rate, power, priority, channel, channel bandwidth , nss etc.
  1094. * These are filled in HTT MSDU descriptor and sent in frame pre-header.
  1095. * These frames are sent as exception packets to firmware.
  1096. *
  1097. * HW requirement is that metadata should always point to a
  1098. * 8-byte aligned address. So we add alignment pad to start of buffer.
  1099. * HTT Metadata should be ensured to be multiple of 8-bytes,
  1100. * to get 8-byte aligned start address along with align_pad added
  1101. *
  1102. * |-----------------------------|
  1103. * | |
  1104. * |-----------------------------| <-----Buffer Pointer Address given
  1105. * | | ^ in HW descriptor (aligned)
  1106. * | HTT Metadata | |
  1107. * | | |
  1108. * | | | Packet Offset given in descriptor
  1109. * | | |
  1110. * |-----------------------------| |
  1111. * | Alignment Pad | v
  1112. * |-----------------------------| <----- Actual buffer start address
  1113. * | SKB Data | (Unaligned)
  1114. * | |
  1115. * | |
  1116. * | |
  1117. * | |
  1118. * | |
  1119. * |-----------------------------|
  1120. */
  1121. if (qdf_unlikely((msdu_info->exception_fw)) ||
  1122. (vdev->opmode == wlan_op_mode_ocb) ||
  1123. (tx_exc_metadata &&
  1124. tx_exc_metadata->is_tx_sniffer)) {
  1125. align_pad = ((unsigned long) qdf_nbuf_data(nbuf)) & 0x7;
  1126. if (qdf_unlikely(qdf_nbuf_headroom(nbuf) < align_pad)) {
  1127. DP_STATS_INC(vdev,
  1128. tx_i[xmit_type].dropped.headroom_insufficient,
  1129. 1);
  1130. goto failure;
  1131. }
  1132. if (qdf_nbuf_push_head(nbuf, align_pad) == NULL) {
  1133. dp_tx_err("qdf_nbuf_push_head failed");
  1134. goto failure;
  1135. }
  1136. htt_hdr_size = dp_tx_prepare_htt_metadata(vdev, nbuf,
  1137. msdu_info);
  1138. if (htt_hdr_size == 0)
  1139. goto failure;
  1140. tx_desc->length = qdf_nbuf_headlen(nbuf);
  1141. tx_desc->pkt_offset = align_pad + htt_hdr_size;
  1142. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1143. dp_tx_traffic_end_indication_set_desc_flag(tx_desc,
  1144. msdu_info);
  1145. is_exception = 1;
  1146. tx_desc->length -= tx_desc->pkt_offset;
  1147. }
  1148. #if !TQM_BYPASS_WAR
  1149. if (is_exception || tx_exc_metadata)
  1150. #endif
  1151. {
  1152. /* Temporary WAR due to TQM VP issues */
  1153. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1154. qdf_atomic_inc(&soc->num_tx_exception);
  1155. }
  1156. return tx_desc;
  1157. failure:
  1158. dp_tx_desc_release(soc, tx_desc, desc_pool_id);
  1159. return NULL;
  1160. }
  1161. /**
  1162. * dp_tx_prepare_desc() - Allocate and prepare Tx descriptor for multisegment
  1163. * frame
  1164. * @vdev: DP vdev handle
  1165. * @nbuf: skb
  1166. * @msdu_info: Info to be setup in MSDU descriptor and MSDU extension descriptor
  1167. * @desc_pool_id : Descriptor Pool ID
  1168. *
  1169. * Allocate and prepare Tx descriptor with msdu and fragment descritor
  1170. * information. For frames with fragments, allocate and prepare
  1171. * an MSDU extension descriptor
  1172. *
  1173. * Return: Pointer to Tx Descriptor on success,
  1174. * NULL on failure
  1175. */
  1176. static struct dp_tx_desc_s *dp_tx_prepare_desc(struct dp_vdev *vdev,
  1177. qdf_nbuf_t nbuf, struct dp_tx_msdu_info_s *msdu_info,
  1178. uint8_t desc_pool_id)
  1179. {
  1180. struct dp_tx_desc_s *tx_desc;
  1181. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  1182. struct dp_pdev *pdev = vdev->pdev;
  1183. struct dp_soc *soc = pdev->soc;
  1184. if (dp_tx_limit_check(vdev, nbuf))
  1185. return NULL;
  1186. /* Allocate software Tx descriptor */
  1187. if (nbuf->protocol == QDF_NBUF_TRAC_EAPOL_ETH_TYPE)
  1188. tx_desc = dp_tx_spcl_desc_alloc(soc, desc_pool_id);
  1189. else
  1190. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  1191. if (!tx_desc) {
  1192. DP_STATS_INC(vdev,
  1193. tx_i[msdu_info->xmit_type].dropped.desc_na.num, 1);
  1194. return NULL;
  1195. }
  1196. dp_tx_tso_seg_history_add(soc, msdu_info->u.tso_info.curr_seg,
  1197. nbuf, tx_desc->id, DP_TX_DESC_COOKIE);
  1198. dp_tx_outstanding_inc(pdev);
  1199. /* Initialize the SW tx descriptor */
  1200. tx_desc->nbuf = nbuf;
  1201. tx_desc->frm_type = msdu_info->frm_type;
  1202. tx_desc->tx_encap_type = vdev->tx_encap_type;
  1203. tx_desc->vdev_id = vdev->vdev_id;
  1204. tx_desc->pdev = pdev;
  1205. tx_desc->pkt_offset = 0;
  1206. dp_tx_trace_pkt(soc, nbuf, tx_desc->id, vdev->vdev_id,
  1207. vdev->qdf_opmode);
  1208. /* Handle scattered frames - TSO/SG/ME */
  1209. /* Allocate and prepare an extension descriptor for scattered frames */
  1210. msdu_ext_desc = dp_tx_prepare_ext_desc(vdev, msdu_info, desc_pool_id);
  1211. if (!msdu_ext_desc) {
  1212. dp_tx_info("Tx Extension Descriptor Alloc Fail");
  1213. goto failure;
  1214. }
  1215. #if !TQM_BYPASS_WAR
  1216. if (qdf_unlikely(msdu_info->exception_fw) ||
  1217. dp_tx_is_nbuf_marked_exception(soc, nbuf))
  1218. #endif
  1219. {
  1220. /* Temporary WAR due to TQM VP issues */
  1221. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1222. qdf_atomic_inc(&soc->num_tx_exception);
  1223. }
  1224. tx_desc->msdu_ext_desc = msdu_ext_desc;
  1225. tx_desc->flags |= DP_TX_DESC_FLAG_FRAG;
  1226. msdu_ext_desc->tso_desc = msdu_info->u.tso_info.curr_seg;
  1227. msdu_ext_desc->tso_num_desc = msdu_info->u.tso_info.tso_num_seg_list;
  1228. tx_desc->dma_addr = msdu_ext_desc->paddr;
  1229. if (msdu_ext_desc->flags & DP_TX_EXT_DESC_FLAG_METADATA_VALID)
  1230. tx_desc->length = HAL_TX_EXT_DESC_WITH_META_DATA;
  1231. else
  1232. tx_desc->length = HAL_TX_EXTENSION_DESC_LEN_BYTES;
  1233. return tx_desc;
  1234. failure:
  1235. dp_tx_desc_release(soc, tx_desc, desc_pool_id);
  1236. return NULL;
  1237. }
  1238. /**
  1239. * dp_tx_prepare_raw() - Prepare RAW packet TX
  1240. * @vdev: DP vdev handle
  1241. * @nbuf: buffer pointer
  1242. * @seg_info: Pointer to Segment info Descriptor to be prepared
  1243. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension
  1244. * descriptor
  1245. *
  1246. * Return:
  1247. */
  1248. static qdf_nbuf_t dp_tx_prepare_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1249. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  1250. {
  1251. qdf_nbuf_t curr_nbuf = NULL;
  1252. uint16_t total_len = 0;
  1253. qdf_dma_addr_t paddr;
  1254. int32_t i;
  1255. int32_t mapped_buf_num = 0;
  1256. struct dp_tx_sg_info_s *sg_info = &msdu_info->u.sg_info;
  1257. qdf_dot3_qosframe_t *qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  1258. DP_STATS_INC_PKT(vdev, tx_i[msdu_info->xmit_type].raw.raw_pkt,
  1259. 1, qdf_nbuf_len(nbuf));
  1260. /* Continue only if frames are of DATA type */
  1261. if (!DP_FRAME_IS_DATA(qos_wh)) {
  1262. DP_STATS_INC(vdev,
  1263. tx_i[msdu_info->xmit_type].raw.invalid_raw_pkt_datatype,
  1264. 1);
  1265. dp_tx_debug("Pkt. recd is of not data type");
  1266. goto error;
  1267. }
  1268. /* SWAR for HW: Enable WEP bit in the AMSDU frames for RAW mode */
  1269. if (vdev->raw_mode_war &&
  1270. (qos_wh->i_fc[0] & QDF_IEEE80211_FC0_SUBTYPE_QOS) &&
  1271. (qos_wh->i_qos[0] & IEEE80211_QOS_AMSDU))
  1272. qos_wh->i_fc[1] |= IEEE80211_FC1_WEP;
  1273. for (curr_nbuf = nbuf, i = 0; curr_nbuf;
  1274. curr_nbuf = qdf_nbuf_next(curr_nbuf), i++) {
  1275. /*
  1276. * Number of nbuf's must not exceed the size of the frags
  1277. * array in seg_info.
  1278. */
  1279. if (i >= DP_TX_MAX_NUM_FRAGS) {
  1280. dp_err_rl("nbuf cnt exceeds the max number of segs");
  1281. DP_STATS_INC(vdev,
  1282. tx_i[msdu_info->xmit_type].raw.num_frags_overflow_err,
  1283. 1);
  1284. goto error;
  1285. }
  1286. if (QDF_STATUS_SUCCESS !=
  1287. qdf_nbuf_map_nbytes_single(vdev->osdev,
  1288. curr_nbuf,
  1289. QDF_DMA_TO_DEVICE,
  1290. curr_nbuf->len)) {
  1291. dp_tx_err("%s dma map error ", __func__);
  1292. DP_STATS_INC(vdev,
  1293. tx_i[msdu_info->xmit_type].raw.dma_map_error,
  1294. 1);
  1295. goto error;
  1296. }
  1297. /* Update the count of mapped nbuf's */
  1298. mapped_buf_num++;
  1299. paddr = qdf_nbuf_get_frag_paddr(curr_nbuf, 0);
  1300. seg_info->frags[i].paddr_lo = paddr;
  1301. seg_info->frags[i].paddr_hi = ((uint64_t)paddr >> 32);
  1302. seg_info->frags[i].len = qdf_nbuf_len(curr_nbuf);
  1303. seg_info->frags[i].vaddr = (void *) curr_nbuf;
  1304. total_len += qdf_nbuf_len(curr_nbuf);
  1305. }
  1306. seg_info->frag_cnt = i;
  1307. seg_info->total_len = total_len;
  1308. seg_info->next = NULL;
  1309. sg_info->curr_seg = seg_info;
  1310. msdu_info->frm_type = dp_tx_frm_raw;
  1311. msdu_info->num_seg = 1;
  1312. return nbuf;
  1313. error:
  1314. i = 0;
  1315. while (nbuf) {
  1316. curr_nbuf = nbuf;
  1317. if (i < mapped_buf_num) {
  1318. qdf_nbuf_unmap_nbytes_single(vdev->osdev, curr_nbuf,
  1319. QDF_DMA_TO_DEVICE,
  1320. curr_nbuf->len);
  1321. i++;
  1322. }
  1323. nbuf = qdf_nbuf_next(nbuf);
  1324. qdf_nbuf_free(curr_nbuf);
  1325. }
  1326. return NULL;
  1327. }
  1328. /**
  1329. * dp_tx_raw_prepare_unset() - unmap the chain of nbufs belonging to RAW frame.
  1330. * @soc: DP soc handle
  1331. * @nbuf: Buffer pointer
  1332. *
  1333. * unmap the chain of nbufs that belong to this RAW frame.
  1334. *
  1335. * Return: None
  1336. */
  1337. static void dp_tx_raw_prepare_unset(struct dp_soc *soc,
  1338. qdf_nbuf_t nbuf)
  1339. {
  1340. qdf_nbuf_t cur_nbuf = nbuf;
  1341. do {
  1342. qdf_nbuf_unmap_nbytes_single(soc->osdev, cur_nbuf,
  1343. QDF_DMA_TO_DEVICE,
  1344. cur_nbuf->len);
  1345. cur_nbuf = qdf_nbuf_next(cur_nbuf);
  1346. } while (cur_nbuf);
  1347. }
  1348. #ifdef VDEV_PEER_PROTOCOL_COUNT
  1349. void dp_vdev_peer_stats_update_protocol_cnt_tx(struct dp_vdev *vdev_hdl,
  1350. qdf_nbuf_t nbuf)
  1351. {
  1352. qdf_nbuf_t nbuf_local;
  1353. struct dp_vdev *vdev_local = vdev_hdl;
  1354. do {
  1355. if (qdf_likely(!((vdev_local)->peer_protocol_count_track)))
  1356. break;
  1357. nbuf_local = nbuf;
  1358. if (qdf_unlikely(((vdev_local)->tx_encap_type) ==
  1359. htt_cmn_pkt_type_raw))
  1360. break;
  1361. else if (qdf_unlikely(qdf_nbuf_is_nonlinear((nbuf_local))))
  1362. break;
  1363. else if (qdf_nbuf_is_tso((nbuf_local)))
  1364. break;
  1365. dp_vdev_peer_stats_update_protocol_cnt((vdev_local),
  1366. (nbuf_local),
  1367. NULL, 1, 0);
  1368. } while (0);
  1369. }
  1370. #endif
  1371. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  1372. void dp_tx_update_stats(struct dp_soc *soc,
  1373. struct dp_tx_desc_s *tx_desc,
  1374. uint8_t ring_id)
  1375. {
  1376. uint32_t stats_len = dp_tx_get_pkt_len(tx_desc);
  1377. DP_STATS_INC_PKT(soc, tx.egress[ring_id], 1, stats_len);
  1378. }
  1379. int
  1380. dp_tx_attempt_coalescing(struct dp_soc *soc, struct dp_vdev *vdev,
  1381. struct dp_tx_desc_s *tx_desc,
  1382. uint8_t tid,
  1383. struct dp_tx_msdu_info_s *msdu_info,
  1384. uint8_t ring_id)
  1385. {
  1386. struct dp_swlm *swlm = &soc->swlm;
  1387. union swlm_data swlm_query_data;
  1388. struct dp_swlm_tcl_data tcl_data;
  1389. QDF_STATUS status;
  1390. int ret;
  1391. if (!swlm->is_enabled)
  1392. return msdu_info->skip_hp_update;
  1393. tcl_data.nbuf = tx_desc->nbuf;
  1394. tcl_data.tid = tid;
  1395. tcl_data.ring_id = ring_id;
  1396. tcl_data.pkt_len = dp_tx_get_pkt_len(tx_desc);
  1397. tcl_data.num_ll_connections = vdev->num_latency_critical_conn;
  1398. swlm_query_data.tcl_data = &tcl_data;
  1399. status = dp_swlm_tcl_pre_check(soc, &tcl_data);
  1400. if (QDF_IS_STATUS_ERROR(status)) {
  1401. dp_swlm_tcl_reset_session_data(soc, ring_id);
  1402. DP_STATS_INC(swlm, tcl[ring_id].coalesce_fail, 1);
  1403. return 0;
  1404. }
  1405. ret = dp_swlm_query_policy(soc, TCL_DATA, swlm_query_data);
  1406. if (ret) {
  1407. DP_STATS_INC(swlm, tcl[ring_id].coalesce_success, 1);
  1408. } else {
  1409. DP_STATS_INC(swlm, tcl[ring_id].coalesce_fail, 1);
  1410. }
  1411. return ret;
  1412. }
  1413. void
  1414. dp_tx_ring_access_end(struct dp_soc *soc, hal_ring_handle_t hal_ring_hdl,
  1415. int coalesce)
  1416. {
  1417. if (coalesce)
  1418. dp_tx_hal_ring_access_end_reap(soc, hal_ring_hdl);
  1419. else
  1420. dp_tx_hal_ring_access_end(soc, hal_ring_hdl);
  1421. }
  1422. static inline void
  1423. dp_tx_is_hp_update_required(uint32_t i, struct dp_tx_msdu_info_s *msdu_info)
  1424. {
  1425. if (((i + 1) < msdu_info->num_seg))
  1426. msdu_info->skip_hp_update = 1;
  1427. else
  1428. msdu_info->skip_hp_update = 0;
  1429. }
  1430. static inline void
  1431. dp_flush_tcp_hp(struct dp_soc *soc, uint8_t ring_id)
  1432. {
  1433. hal_ring_handle_t hal_ring_hdl =
  1434. dp_tx_get_hal_ring_hdl(soc, ring_id);
  1435. if (dp_tx_hal_ring_access_start(soc, hal_ring_hdl)) {
  1436. dp_err("Fillmore: SRNG access start failed");
  1437. return;
  1438. }
  1439. dp_tx_ring_access_end_wrapper(soc, hal_ring_hdl, 0);
  1440. }
  1441. static inline void
  1442. dp_tx_check_and_flush_hp(struct dp_soc *soc,
  1443. QDF_STATUS status,
  1444. struct dp_tx_msdu_info_s *msdu_info)
  1445. {
  1446. if (QDF_IS_STATUS_ERROR(status) && !msdu_info->skip_hp_update) {
  1447. dp_flush_tcp_hp(soc,
  1448. (msdu_info->tx_queue.ring_id & DP_TX_QUEUE_MASK));
  1449. }
  1450. }
  1451. #else
  1452. static inline void
  1453. dp_tx_is_hp_update_required(uint32_t i, struct dp_tx_msdu_info_s *msdu_info)
  1454. {
  1455. }
  1456. static inline void
  1457. dp_tx_check_and_flush_hp(struct dp_soc *soc,
  1458. QDF_STATUS status,
  1459. struct dp_tx_msdu_info_s *msdu_info)
  1460. {
  1461. }
  1462. #endif
  1463. #ifdef FEATURE_RUNTIME_PM
  1464. void
  1465. dp_tx_ring_access_end_wrapper(struct dp_soc *soc,
  1466. hal_ring_handle_t hal_ring_hdl,
  1467. int coalesce)
  1468. {
  1469. int ret;
  1470. /*
  1471. * Avoid runtime get and put APIs under high throughput scenarios.
  1472. */
  1473. if (dp_get_rtpm_tput_policy_requirement(soc)) {
  1474. dp_tx_ring_access_end(soc, hal_ring_hdl, coalesce);
  1475. return;
  1476. }
  1477. ret = hif_rtpm_get(HIF_RTPM_GET_ASYNC, HIF_RTPM_ID_DP);
  1478. if (QDF_IS_STATUS_SUCCESS(ret)) {
  1479. if (hif_system_pm_state_check(soc->hif_handle)) {
  1480. dp_tx_hal_ring_access_end_reap(soc, hal_ring_hdl);
  1481. hal_srng_set_event(hal_ring_hdl, HAL_SRNG_FLUSH_EVENT);
  1482. hal_srng_inc_flush_cnt(hal_ring_hdl);
  1483. } else {
  1484. dp_tx_ring_access_end(soc, hal_ring_hdl, coalesce);
  1485. }
  1486. hif_rtpm_put(HIF_RTPM_PUT_ASYNC, HIF_RTPM_ID_DP);
  1487. } else {
  1488. dp_runtime_get(soc);
  1489. dp_tx_hal_ring_access_end_reap(soc, hal_ring_hdl);
  1490. hal_srng_set_event(hal_ring_hdl, HAL_SRNG_FLUSH_EVENT);
  1491. qdf_atomic_inc(&soc->tx_pending_rtpm);
  1492. hal_srng_inc_flush_cnt(hal_ring_hdl);
  1493. dp_runtime_put(soc);
  1494. }
  1495. }
  1496. #else
  1497. #ifdef DP_POWER_SAVE
  1498. void
  1499. dp_tx_ring_access_end_wrapper(struct dp_soc *soc,
  1500. hal_ring_handle_t hal_ring_hdl,
  1501. int coalesce)
  1502. {
  1503. if (hif_system_pm_state_check(soc->hif_handle)) {
  1504. dp_tx_hal_ring_access_end_reap(soc, hal_ring_hdl);
  1505. hal_srng_set_event(hal_ring_hdl, HAL_SRNG_FLUSH_EVENT);
  1506. hal_srng_inc_flush_cnt(hal_ring_hdl);
  1507. } else {
  1508. dp_tx_ring_access_end(soc, hal_ring_hdl, coalesce);
  1509. }
  1510. }
  1511. #endif
  1512. #endif
  1513. /**
  1514. * dp_tx_get_tid() - Obtain TID to be used for this frame
  1515. * @vdev: DP vdev handle
  1516. * @nbuf: skb
  1517. * @msdu_info: msdu descriptor
  1518. *
  1519. * Extract the DSCP or PCP information from frame and map into TID value.
  1520. *
  1521. * Return: void
  1522. */
  1523. static void dp_tx_get_tid(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1524. struct dp_tx_msdu_info_s *msdu_info)
  1525. {
  1526. uint8_t tos = 0, dscp_tid_override = 0;
  1527. uint8_t *hdr_ptr, *L3datap;
  1528. uint8_t is_mcast = 0;
  1529. qdf_ether_header_t *eh = NULL;
  1530. qdf_ethervlan_header_t *evh = NULL;
  1531. uint16_t ether_type;
  1532. qdf_llc_t *llcHdr;
  1533. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  1534. DP_TX_TID_OVERRIDE(msdu_info, nbuf);
  1535. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1536. eh = (qdf_ether_header_t *)nbuf->data;
  1537. hdr_ptr = (uint8_t *)(eh->ether_dhost);
  1538. L3datap = hdr_ptr + sizeof(qdf_ether_header_t);
  1539. } else {
  1540. qdf_dot3_qosframe_t *qos_wh =
  1541. (qdf_dot3_qosframe_t *) nbuf->data;
  1542. msdu_info->tid = qos_wh->i_fc[0] & DP_FC0_SUBTYPE_QOS ?
  1543. qos_wh->i_qos[0] & DP_QOS_TID : 0;
  1544. return;
  1545. }
  1546. is_mcast = DP_FRAME_IS_MULTICAST(hdr_ptr);
  1547. ether_type = eh->ether_type;
  1548. llcHdr = (qdf_llc_t *)(nbuf->data + sizeof(qdf_ether_header_t));
  1549. /*
  1550. * Check if packet is dot3 or eth2 type.
  1551. */
  1552. if (DP_FRAME_IS_LLC(ether_type) && DP_FRAME_IS_SNAP(llcHdr)) {
  1553. ether_type = (uint16_t)*(nbuf->data + 2*QDF_MAC_ADDR_SIZE +
  1554. sizeof(*llcHdr));
  1555. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1556. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t) +
  1557. sizeof(*llcHdr);
  1558. ether_type = (uint16_t)*(nbuf->data + 2*QDF_MAC_ADDR_SIZE
  1559. + sizeof(*llcHdr) +
  1560. sizeof(qdf_net_vlanhdr_t));
  1561. } else {
  1562. L3datap = hdr_ptr + sizeof(qdf_ether_header_t) +
  1563. sizeof(*llcHdr);
  1564. }
  1565. } else {
  1566. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1567. evh = (qdf_ethervlan_header_t *) eh;
  1568. ether_type = evh->ether_type;
  1569. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t);
  1570. }
  1571. }
  1572. /*
  1573. * Find priority from IP TOS DSCP field
  1574. */
  1575. if (qdf_nbuf_is_ipv4_pkt(nbuf)) {
  1576. qdf_net_iphdr_t *ip = (qdf_net_iphdr_t *) L3datap;
  1577. if (qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) {
  1578. /* Only for unicast frames */
  1579. if (!is_mcast) {
  1580. /* send it on VO queue */
  1581. msdu_info->tid = DP_VO_TID;
  1582. }
  1583. } else {
  1584. /*
  1585. * IP frame: exclude ECN bits 0-1 and map DSCP bits 2-7
  1586. * from TOS byte.
  1587. */
  1588. tos = ip->ip_tos;
  1589. dscp_tid_override = 1;
  1590. }
  1591. } else if (qdf_nbuf_is_ipv6_pkt(nbuf)) {
  1592. /* TODO
  1593. * use flowlabel
  1594. *igmpmld cases to be handled in phase 2
  1595. */
  1596. unsigned long ver_pri_flowlabel;
  1597. unsigned long pri;
  1598. ver_pri_flowlabel = *(unsigned long *) L3datap;
  1599. pri = (ntohl(ver_pri_flowlabel) & IPV6_FLOWINFO_PRIORITY) >>
  1600. DP_IPV6_PRIORITY_SHIFT;
  1601. tos = pri;
  1602. dscp_tid_override = 1;
  1603. } else if (qdf_nbuf_is_ipv4_eapol_pkt(nbuf))
  1604. msdu_info->tid = DP_VO_TID;
  1605. else if (qdf_nbuf_is_ipv4_arp_pkt(nbuf)) {
  1606. /* Only for unicast frames */
  1607. if (!is_mcast) {
  1608. /* send ucast arp on VO queue */
  1609. msdu_info->tid = DP_VO_TID;
  1610. }
  1611. }
  1612. /*
  1613. * Assign all MCAST packets to BE
  1614. */
  1615. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1616. if (is_mcast) {
  1617. tos = 0;
  1618. dscp_tid_override = 1;
  1619. }
  1620. }
  1621. if (dscp_tid_override == 1) {
  1622. tos = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  1623. msdu_info->tid = pdev->dscp_tid_map[vdev->dscp_tid_map_id][tos];
  1624. }
  1625. if (msdu_info->tid >= CDP_MAX_DATA_TIDS)
  1626. msdu_info->tid = CDP_MAX_DATA_TIDS - 1;
  1627. return;
  1628. }
  1629. /**
  1630. * dp_tx_classify_tid() - Obtain TID to be used for this frame
  1631. * @vdev: DP vdev handle
  1632. * @nbuf: skb
  1633. * @msdu_info: msdu descriptor
  1634. *
  1635. * Software based TID classification is required when more than 2 DSCP-TID
  1636. * mapping tables are needed.
  1637. * Hardware supports 2 DSCP-TID mapping tables for HKv1 and 48 for HKv2.
  1638. *
  1639. * Return: void
  1640. */
  1641. static inline void dp_tx_classify_tid(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1642. struct dp_tx_msdu_info_s *msdu_info)
  1643. {
  1644. DP_TX_TID_OVERRIDE(msdu_info, nbuf);
  1645. /*
  1646. * skip_sw_tid_classification flag will set in below cases-
  1647. * 1. vdev->dscp_tid_map_id < pdev->soc->num_hw_dscp_tid_map
  1648. * 2. hlos_tid_override enabled for vdev
  1649. * 3. mesh mode enabled for vdev
  1650. */
  1651. if (qdf_likely(vdev->skip_sw_tid_classification)) {
  1652. /* Update tid in msdu_info from skb priority */
  1653. if (qdf_unlikely(vdev->skip_sw_tid_classification
  1654. & DP_TXRX_HLOS_TID_OVERRIDE_ENABLED)) {
  1655. uint32_t tid = qdf_nbuf_get_priority(nbuf);
  1656. if (tid == DP_TX_INVALID_QOS_TAG)
  1657. return;
  1658. msdu_info->tid = tid;
  1659. return;
  1660. }
  1661. return;
  1662. }
  1663. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1664. }
  1665. #ifdef FEATURE_WLAN_TDLS
  1666. /**
  1667. * dp_tx_update_tdls_flags() - Update descriptor flags for TDLS frame
  1668. * @soc: datapath SOC
  1669. * @vdev: datapath vdev
  1670. * @tx_desc: TX descriptor
  1671. *
  1672. * Return: None
  1673. */
  1674. static void dp_tx_update_tdls_flags(struct dp_soc *soc,
  1675. struct dp_vdev *vdev,
  1676. struct dp_tx_desc_s *tx_desc)
  1677. {
  1678. if (vdev) {
  1679. if (vdev->is_tdls_frame) {
  1680. tx_desc->flags |= DP_TX_DESC_FLAG_TDLS_FRAME;
  1681. vdev->is_tdls_frame = false;
  1682. }
  1683. }
  1684. }
  1685. static uint8_t dp_htt_tx_comp_get_status(struct dp_soc *soc, char *htt_desc)
  1686. {
  1687. uint8_t tx_status = HTT_TX_FW2WBM_TX_STATUS_MAX;
  1688. switch (soc->arch_id) {
  1689. case CDP_ARCH_TYPE_LI:
  1690. tx_status = HTT_TX_WBM_COMPLETION_V2_TX_STATUS_GET(htt_desc[0]);
  1691. break;
  1692. case CDP_ARCH_TYPE_BE:
  1693. tx_status = HTT_TX_WBM_COMPLETION_V3_TX_STATUS_GET(htt_desc[0]);
  1694. break;
  1695. case CDP_ARCH_TYPE_RH:
  1696. {
  1697. uint32_t *msg_word = (uint32_t *)htt_desc;
  1698. tx_status = HTT_TX_MSDU_INFO_RELEASE_REASON_GET(
  1699. *(msg_word + 3));
  1700. }
  1701. break;
  1702. default:
  1703. dp_err("Incorrect CDP_ARCH %d", soc->arch_id);
  1704. QDF_BUG(0);
  1705. }
  1706. return tx_status;
  1707. }
  1708. /**
  1709. * dp_non_std_htt_tx_comp_free_buff() - Free the non std tx packet buffer
  1710. * @soc: dp_soc handle
  1711. * @tx_desc: TX descriptor
  1712. *
  1713. * Return: None
  1714. */
  1715. static void dp_non_std_htt_tx_comp_free_buff(struct dp_soc *soc,
  1716. struct dp_tx_desc_s *tx_desc)
  1717. {
  1718. uint8_t tx_status = 0;
  1719. uint8_t htt_tx_status[HAL_TX_COMP_HTT_STATUS_LEN];
  1720. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1721. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, tx_desc->vdev_id,
  1722. DP_MOD_ID_TDLS);
  1723. if (qdf_unlikely(!vdev)) {
  1724. dp_err_rl("vdev is null!");
  1725. goto error;
  1726. }
  1727. hal_tx_comp_get_htt_desc(&tx_desc->comp, htt_tx_status);
  1728. tx_status = dp_htt_tx_comp_get_status(soc, htt_tx_status);
  1729. dp_debug("vdev_id: %d tx_status: %d", tx_desc->vdev_id, tx_status);
  1730. if (vdev->tx_non_std_data_callback.func) {
  1731. qdf_nbuf_set_next(nbuf, NULL);
  1732. vdev->tx_non_std_data_callback.func(
  1733. vdev->tx_non_std_data_callback.ctxt,
  1734. nbuf, tx_status);
  1735. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TDLS);
  1736. return;
  1737. } else {
  1738. dp_err_rl("callback func is null");
  1739. }
  1740. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TDLS);
  1741. error:
  1742. qdf_nbuf_unmap_single(soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  1743. qdf_nbuf_free(nbuf);
  1744. }
  1745. /**
  1746. * dp_tx_msdu_single_map() - do nbuf map
  1747. * @vdev: DP vdev handle
  1748. * @tx_desc: DP TX descriptor pointer
  1749. * @nbuf: skb pointer
  1750. *
  1751. * For TDLS frame, use qdf_nbuf_map_single() to align with the unmap
  1752. * operation done in other component.
  1753. *
  1754. * Return: QDF_STATUS
  1755. */
  1756. static inline QDF_STATUS dp_tx_msdu_single_map(struct dp_vdev *vdev,
  1757. struct dp_tx_desc_s *tx_desc,
  1758. qdf_nbuf_t nbuf)
  1759. {
  1760. if (qdf_likely(!(tx_desc->flags & DP_TX_DESC_FLAG_TDLS_FRAME)))
  1761. return qdf_nbuf_map_nbytes_single(vdev->osdev,
  1762. nbuf,
  1763. QDF_DMA_TO_DEVICE,
  1764. nbuf->len);
  1765. else
  1766. return qdf_nbuf_map_single(vdev->osdev, nbuf,
  1767. QDF_DMA_TO_DEVICE);
  1768. }
  1769. #else
  1770. static inline void dp_tx_update_tdls_flags(struct dp_soc *soc,
  1771. struct dp_vdev *vdev,
  1772. struct dp_tx_desc_s *tx_desc)
  1773. {
  1774. }
  1775. static inline void dp_non_std_htt_tx_comp_free_buff(struct dp_soc *soc,
  1776. struct dp_tx_desc_s *tx_desc)
  1777. {
  1778. }
  1779. static inline QDF_STATUS dp_tx_msdu_single_map(struct dp_vdev *vdev,
  1780. struct dp_tx_desc_s *tx_desc,
  1781. qdf_nbuf_t nbuf)
  1782. {
  1783. return qdf_nbuf_map_nbytes_single(vdev->osdev,
  1784. nbuf,
  1785. QDF_DMA_TO_DEVICE,
  1786. nbuf->len);
  1787. }
  1788. #endif
  1789. static inline
  1790. qdf_dma_addr_t dp_tx_nbuf_map_regular(struct dp_vdev *vdev,
  1791. struct dp_tx_desc_s *tx_desc,
  1792. qdf_nbuf_t nbuf)
  1793. {
  1794. QDF_STATUS ret = QDF_STATUS_E_FAILURE;
  1795. ret = dp_tx_msdu_single_map(vdev, tx_desc, nbuf);
  1796. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret)))
  1797. return 0;
  1798. return qdf_nbuf_mapped_paddr_get(nbuf);
  1799. }
  1800. static inline
  1801. void dp_tx_nbuf_unmap_regular(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  1802. {
  1803. qdf_nbuf_unmap_nbytes_single_paddr(soc->osdev,
  1804. desc->nbuf,
  1805. desc->dma_addr,
  1806. QDF_DMA_TO_DEVICE,
  1807. desc->length);
  1808. }
  1809. #ifdef QCA_DP_TX_RMNET_OPTIMIZATION
  1810. static inline bool
  1811. is_nbuf_frm_rmnet(qdf_nbuf_t nbuf, struct dp_tx_msdu_info_s *msdu_info)
  1812. {
  1813. struct net_device *ingress_dev;
  1814. skb_frag_t *frag;
  1815. uint16_t buf_len = 0;
  1816. uint16_t linear_data_len = 0;
  1817. uint8_t *payload_addr = NULL;
  1818. ingress_dev = dev_get_by_index(dev_net(nbuf->dev), nbuf->skb_iif);
  1819. if (!ingress_dev)
  1820. return false;
  1821. if ((ingress_dev->priv_flags & IFF_PHONY_HEADROOM)) {
  1822. qdf_net_if_release_dev((struct qdf_net_if *)ingress_dev);
  1823. frag = &(skb_shinfo(nbuf)->frags[0]);
  1824. buf_len = skb_frag_size(frag);
  1825. payload_addr = (uint8_t *)skb_frag_address(frag);
  1826. linear_data_len = skb_headlen(nbuf);
  1827. buf_len += linear_data_len;
  1828. payload_addr = payload_addr - linear_data_len;
  1829. memcpy(payload_addr, nbuf->data, linear_data_len);
  1830. msdu_info->frm_type = dp_tx_frm_rmnet;
  1831. msdu_info->buf_len = buf_len;
  1832. msdu_info->payload_addr = payload_addr;
  1833. return true;
  1834. }
  1835. qdf_net_if_release_dev((struct qdf_net_if *)ingress_dev);
  1836. return false;
  1837. }
  1838. static inline
  1839. qdf_dma_addr_t dp_tx_rmnet_nbuf_map(struct dp_tx_msdu_info_s *msdu_info,
  1840. struct dp_tx_desc_s *tx_desc)
  1841. {
  1842. qdf_dma_addr_t paddr;
  1843. paddr = (qdf_dma_addr_t)qdf_mem_virt_to_phys(msdu_info->payload_addr);
  1844. tx_desc->length = msdu_info->buf_len;
  1845. qdf_nbuf_dma_clean_range((void *)msdu_info->payload_addr,
  1846. (void *)(msdu_info->payload_addr +
  1847. msdu_info->buf_len));
  1848. tx_desc->flags |= DP_TX_DESC_FLAG_RMNET;
  1849. return paddr;
  1850. }
  1851. #else
  1852. static inline bool
  1853. is_nbuf_frm_rmnet(qdf_nbuf_t nbuf, struct dp_tx_msdu_info_s *msdu_info)
  1854. {
  1855. return false;
  1856. }
  1857. static inline
  1858. qdf_dma_addr_t dp_tx_rmnet_nbuf_map(struct dp_tx_msdu_info_s *msdu_info,
  1859. struct dp_tx_desc_s *tx_desc)
  1860. {
  1861. return 0;
  1862. }
  1863. #endif
  1864. #if defined(QCA_DP_TX_NBUF_NO_MAP_UNMAP) && !defined(BUILD_X86)
  1865. static inline
  1866. qdf_dma_addr_t dp_tx_nbuf_map(struct dp_vdev *vdev,
  1867. struct dp_tx_desc_s *tx_desc,
  1868. qdf_nbuf_t nbuf)
  1869. {
  1870. if (qdf_likely(tx_desc->flags & DP_TX_DESC_FLAG_FAST)) {
  1871. qdf_nbuf_dma_clean_range((void *)nbuf->data,
  1872. (void *)(nbuf->data + nbuf->len));
  1873. return (qdf_dma_addr_t)qdf_mem_virt_to_phys(nbuf->data);
  1874. } else {
  1875. return dp_tx_nbuf_map_regular(vdev, tx_desc, nbuf);
  1876. }
  1877. }
  1878. static inline
  1879. void dp_tx_nbuf_unmap(struct dp_soc *soc,
  1880. struct dp_tx_desc_s *desc)
  1881. {
  1882. if (qdf_unlikely(!(desc->flags &
  1883. (DP_TX_DESC_FLAG_SIMPLE | DP_TX_DESC_FLAG_RMNET))))
  1884. return dp_tx_nbuf_unmap_regular(soc, desc);
  1885. }
  1886. #else
  1887. static inline
  1888. qdf_dma_addr_t dp_tx_nbuf_map(struct dp_vdev *vdev,
  1889. struct dp_tx_desc_s *tx_desc,
  1890. qdf_nbuf_t nbuf)
  1891. {
  1892. return dp_tx_nbuf_map_regular(vdev, tx_desc, nbuf);
  1893. }
  1894. static inline
  1895. void dp_tx_nbuf_unmap(struct dp_soc *soc,
  1896. struct dp_tx_desc_s *desc)
  1897. {
  1898. return dp_tx_nbuf_unmap_regular(soc, desc);
  1899. }
  1900. #endif
  1901. #if defined(WLAN_TX_PKT_CAPTURE_ENH) || defined(FEATURE_PERPKT_INFO)
  1902. static inline
  1903. void dp_tx_enh_unmap(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  1904. {
  1905. if (qdf_likely(!(desc->flags & DP_TX_DESC_FLAG_UNMAP_DONE))) {
  1906. dp_tx_nbuf_unmap(soc, desc);
  1907. desc->flags |= DP_TX_DESC_FLAG_UNMAP_DONE;
  1908. }
  1909. }
  1910. static inline void dp_tx_unmap(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  1911. {
  1912. if (qdf_likely(!(desc->flags & DP_TX_DESC_FLAG_UNMAP_DONE)))
  1913. dp_tx_nbuf_unmap(soc, desc);
  1914. }
  1915. #else
  1916. static inline
  1917. void dp_tx_enh_unmap(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  1918. {
  1919. }
  1920. static inline void dp_tx_unmap(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  1921. {
  1922. dp_tx_nbuf_unmap(soc, desc);
  1923. }
  1924. #endif
  1925. #ifdef MESH_MODE_SUPPORT
  1926. /**
  1927. * dp_tx_update_mesh_flags() - Update descriptor flags for mesh VAP
  1928. * @soc: datapath SOC
  1929. * @vdev: datapath vdev
  1930. * @tx_desc: TX descriptor
  1931. *
  1932. * Return: None
  1933. */
  1934. static inline void dp_tx_update_mesh_flags(struct dp_soc *soc,
  1935. struct dp_vdev *vdev,
  1936. struct dp_tx_desc_s *tx_desc)
  1937. {
  1938. if (qdf_unlikely(vdev->mesh_vdev))
  1939. tx_desc->flags |= DP_TX_DESC_FLAG_MESH_MODE;
  1940. }
  1941. /**
  1942. * dp_mesh_tx_comp_free_buff() - Free the mesh tx packet buffer
  1943. * @soc: dp_soc handle
  1944. * @tx_desc: TX descriptor
  1945. * @delayed_free: delay the nbuf free
  1946. *
  1947. * Return: nbuf to be freed late
  1948. */
  1949. static inline qdf_nbuf_t dp_mesh_tx_comp_free_buff(struct dp_soc *soc,
  1950. struct dp_tx_desc_s *tx_desc,
  1951. bool delayed_free)
  1952. {
  1953. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1954. struct dp_vdev *vdev = NULL;
  1955. uint8_t xmit_type = qdf_nbuf_get_vdev_xmit_type(nbuf);
  1956. vdev = dp_vdev_get_ref_by_id(soc, tx_desc->vdev_id, DP_MOD_ID_MESH);
  1957. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW) {
  1958. if (vdev)
  1959. DP_STATS_INC(vdev,
  1960. tx_i[xmit_type].mesh.completion_fw, 1);
  1961. if (delayed_free)
  1962. return nbuf;
  1963. qdf_nbuf_free(nbuf);
  1964. } else {
  1965. if (vdev && vdev->osif_tx_free_ext) {
  1966. vdev->osif_tx_free_ext((nbuf));
  1967. } else {
  1968. if (delayed_free)
  1969. return nbuf;
  1970. qdf_nbuf_free(nbuf);
  1971. }
  1972. }
  1973. if (vdev)
  1974. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_MESH);
  1975. return NULL;
  1976. }
  1977. #else
  1978. static inline void dp_tx_update_mesh_flags(struct dp_soc *soc,
  1979. struct dp_vdev *vdev,
  1980. struct dp_tx_desc_s *tx_desc)
  1981. {
  1982. }
  1983. static inline qdf_nbuf_t dp_mesh_tx_comp_free_buff(struct dp_soc *soc,
  1984. struct dp_tx_desc_s *tx_desc,
  1985. bool delayed_free)
  1986. {
  1987. return NULL;
  1988. }
  1989. #endif
  1990. int dp_tx_frame_is_drop(struct dp_vdev *vdev, uint8_t *srcmac, uint8_t *dstmac)
  1991. {
  1992. struct dp_pdev *pdev = NULL;
  1993. struct dp_ast_entry *src_ast_entry = NULL;
  1994. struct dp_ast_entry *dst_ast_entry = NULL;
  1995. struct dp_soc *soc = NULL;
  1996. qdf_assert(vdev);
  1997. pdev = vdev->pdev;
  1998. qdf_assert(pdev);
  1999. soc = pdev->soc;
  2000. dst_ast_entry = dp_peer_ast_hash_find_by_pdevid
  2001. (soc, dstmac, vdev->pdev->pdev_id);
  2002. src_ast_entry = dp_peer_ast_hash_find_by_pdevid
  2003. (soc, srcmac, vdev->pdev->pdev_id);
  2004. if (dst_ast_entry && src_ast_entry) {
  2005. if (dst_ast_entry->peer_id ==
  2006. src_ast_entry->peer_id)
  2007. return 1;
  2008. }
  2009. return 0;
  2010. }
  2011. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  2012. defined(WLAN_MCAST_MLO)
  2013. /* MLO peer id for reinject*/
  2014. #define DP_MLO_MCAST_REINJECT_PEER_ID 0XFFFD
  2015. /* MLO vdev id inc offset */
  2016. #define DP_MLO_VDEV_ID_OFFSET 0x80
  2017. #ifdef QCA_SUPPORT_WDS_EXTENDED
  2018. static inline bool
  2019. dp_tx_wds_ext_check(struct cdp_tx_exception_metadata *tx_exc_metadata)
  2020. {
  2021. if (tx_exc_metadata && tx_exc_metadata->is_wds_extended)
  2022. return true;
  2023. return false;
  2024. }
  2025. #else
  2026. static inline bool
  2027. dp_tx_wds_ext_check(struct cdp_tx_exception_metadata *tx_exc_metadata)
  2028. {
  2029. return false;
  2030. }
  2031. #endif
  2032. static inline void
  2033. dp_tx_bypass_reinjection(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc,
  2034. struct cdp_tx_exception_metadata *tx_exc_metadata)
  2035. {
  2036. /* wds ext enabled will not set the TO_FW bit */
  2037. if (dp_tx_wds_ext_check(tx_exc_metadata))
  2038. return;
  2039. if (!(tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)) {
  2040. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  2041. qdf_atomic_inc(&soc->num_tx_exception);
  2042. }
  2043. }
  2044. static inline void
  2045. dp_tx_update_mcast_param(uint16_t peer_id,
  2046. uint16_t *htt_tcl_metadata,
  2047. struct dp_vdev *vdev,
  2048. struct dp_tx_msdu_info_s *msdu_info)
  2049. {
  2050. if (peer_id == DP_MLO_MCAST_REINJECT_PEER_ID) {
  2051. *htt_tcl_metadata = 0;
  2052. DP_TX_TCL_METADATA_TYPE_SET(
  2053. *htt_tcl_metadata,
  2054. HTT_TCL_METADATA_V2_TYPE_GLOBAL_SEQ_BASED);
  2055. HTT_TX_TCL_METADATA_GLBL_SEQ_NO_SET(*htt_tcl_metadata,
  2056. msdu_info->gsn);
  2057. msdu_info->vdev_id = vdev->vdev_id + DP_MLO_VDEV_ID_OFFSET;
  2058. HTT_TX_TCL_METADATA_GLBL_SEQ_HOST_INSPECTED_SET(
  2059. *htt_tcl_metadata, 1);
  2060. } else {
  2061. msdu_info->vdev_id = vdev->vdev_id;
  2062. }
  2063. }
  2064. #else
  2065. static inline void
  2066. dp_tx_bypass_reinjection(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc,
  2067. struct cdp_tx_exception_metadata *tx_exc_metadata)
  2068. {
  2069. }
  2070. static inline void
  2071. dp_tx_update_mcast_param(uint16_t peer_id,
  2072. uint16_t *htt_tcl_metadata,
  2073. struct dp_vdev *vdev,
  2074. struct dp_tx_msdu_info_s *msdu_info)
  2075. {
  2076. }
  2077. #endif
  2078. #ifdef DP_TX_SW_DROP_STATS_INC
  2079. static void tx_sw_drop_stats_inc(struct dp_pdev *pdev,
  2080. qdf_nbuf_t nbuf,
  2081. enum cdp_tx_sw_drop drop_code)
  2082. {
  2083. /* EAPOL Drop stats */
  2084. if (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)) {
  2085. switch (drop_code) {
  2086. case TX_DESC_ERR:
  2087. DP_STATS_INC(pdev, eap_drop_stats.tx_desc_err, 1);
  2088. break;
  2089. case TX_HAL_RING_ACCESS_ERR:
  2090. DP_STATS_INC(pdev,
  2091. eap_drop_stats.tx_hal_ring_access_err, 1);
  2092. break;
  2093. case TX_DMA_MAP_ERR:
  2094. DP_STATS_INC(pdev, eap_drop_stats.tx_dma_map_err, 1);
  2095. break;
  2096. case TX_HW_ENQUEUE:
  2097. DP_STATS_INC(pdev, eap_drop_stats.tx_hw_enqueue, 1);
  2098. break;
  2099. case TX_SW_ENQUEUE:
  2100. DP_STATS_INC(pdev, eap_drop_stats.tx_sw_enqueue, 1);
  2101. break;
  2102. default:
  2103. dp_info_rl("Invalid eapol_drop code: %d", drop_code);
  2104. break;
  2105. }
  2106. }
  2107. }
  2108. #else
  2109. static void tx_sw_drop_stats_inc(struct dp_pdev *pdev,
  2110. qdf_nbuf_t nbuf,
  2111. enum cdp_tx_sw_drop drop_code)
  2112. {
  2113. }
  2114. #endif
  2115. #ifdef WLAN_FEATURE_TX_LATENCY_STATS
  2116. /**
  2117. * dp_tx_latency_stats_enabled() - check enablement of transmit latency
  2118. * statistics
  2119. * @vdev: DP vdev handle
  2120. *
  2121. * Return: true if transmit latency statistics is enabled, false otherwise.
  2122. */
  2123. static inline bool dp_tx_latency_stats_enabled(struct dp_vdev *vdev)
  2124. {
  2125. return qdf_atomic_read(&vdev->tx_latency_cfg.enabled);
  2126. }
  2127. /**
  2128. * dp_tx_latency_stats_report_enabled() - check enablement of async report
  2129. * for transmit latency statistics
  2130. * @vdev: DP vdev handle
  2131. *
  2132. * Return: true if transmit latency statistics is enabled, false otherwise.
  2133. */
  2134. static inline bool dp_tx_latency_stats_report_enabled(struct dp_vdev *vdev)
  2135. {
  2136. return qdf_atomic_read(&vdev->tx_latency_cfg.report);
  2137. }
  2138. /**
  2139. * dp_tx_get_driver_ingress_ts() - get driver ingress timestamp from nbuf
  2140. * @vdev: DP vdev handle
  2141. * @msdu_info: pointer to MSDU Descriptor
  2142. * @nbuf: original buffer from network stack
  2143. *
  2144. * Return: None
  2145. */
  2146. static inline void
  2147. dp_tx_get_driver_ingress_ts(struct dp_vdev *vdev,
  2148. struct dp_tx_msdu_info_s *msdu_info,
  2149. qdf_nbuf_t nbuf)
  2150. {
  2151. if (!dp_tx_latency_stats_enabled(vdev))
  2152. return;
  2153. msdu_info->driver_ingress_ts = qdf_nbuf_get_tx_ts(nbuf, true);
  2154. }
  2155. /**
  2156. * dp_tx_update_ts_on_enqueued() - set driver ingress/egress timestamp in
  2157. * tx descriptor
  2158. * @vdev: DP vdev handle
  2159. * @msdu_info: pointer to MSDU Descriptor
  2160. * @tx_desc: pointer to tx descriptor
  2161. *
  2162. * Return: None
  2163. */
  2164. static inline void
  2165. dp_tx_update_ts_on_enqueued(struct dp_vdev *vdev,
  2166. struct dp_tx_msdu_info_s *msdu_info,
  2167. struct dp_tx_desc_s *tx_desc)
  2168. {
  2169. if (!dp_tx_latency_stats_enabled(vdev))
  2170. return;
  2171. tx_desc->driver_ingress_ts = msdu_info->driver_ingress_ts;
  2172. tx_desc->driver_egress_ts = qdf_ktime_real_get();
  2173. }
  2174. /**
  2175. * dp_tx_latency_stats_update_bucket() - update transmit latency statistics
  2176. * for specified type
  2177. * @vdev: DP vdev handle
  2178. * @tx_latency: pointer to transmit latency stats
  2179. * @idx: index of the statistics
  2180. * @type: transmit latency type
  2181. * @value: latency to be recorded
  2182. *
  2183. * Return: None
  2184. */
  2185. static inline void
  2186. dp_tx_latency_stats_update_bucket(struct dp_vdev *vdev,
  2187. struct dp_tx_latency *tx_latency,
  2188. int idx, enum cdp_tx_latency_type type,
  2189. uint32_t value)
  2190. {
  2191. int32_t granularity;
  2192. int lvl;
  2193. granularity =
  2194. qdf_atomic_read(&vdev->tx_latency_cfg.granularity[type]);
  2195. if (qdf_unlikely(!granularity))
  2196. return;
  2197. lvl = value / granularity;
  2198. if (lvl >= CDP_TX_LATENCY_DISTR_LV_MAX)
  2199. lvl = CDP_TX_LATENCY_DISTR_LV_MAX - 1;
  2200. qdf_atomic_inc(&tx_latency->stats[idx][type].msdus_accum);
  2201. qdf_atomic_add(value, &tx_latency->stats[idx][type].latency_accum);
  2202. qdf_atomic_inc(&tx_latency->stats[idx][type].distribution[lvl]);
  2203. }
  2204. /**
  2205. * dp_tx_latency_stats_update() - update transmit latency statistics on
  2206. * msdu transmit completed
  2207. * @soc: dp soc handle
  2208. * @txrx_peer: txrx peer handle
  2209. * @tx_desc: pointer to tx descriptor
  2210. * @ts: tx completion status
  2211. * @link_id: link id
  2212. *
  2213. * Return: None
  2214. */
  2215. static inline void
  2216. dp_tx_latency_stats_update(struct dp_soc *soc,
  2217. struct dp_txrx_peer *txrx_peer,
  2218. struct dp_tx_desc_s *tx_desc,
  2219. struct hal_tx_completion_status *ts,
  2220. uint8_t link_id)
  2221. {
  2222. uint32_t driver_latency, ring_buf_latency, hw_latency;
  2223. QDF_STATUS status = QDF_STATUS_E_INVAL;
  2224. int64_t current_ts, ingress, egress;
  2225. struct dp_vdev *vdev = txrx_peer->vdev;
  2226. struct dp_tx_latency *tx_latency;
  2227. uint8_t idx;
  2228. if (!dp_tx_latency_stats_enabled(vdev))
  2229. return;
  2230. if (!tx_desc->driver_ingress_ts || !tx_desc->driver_egress_ts)
  2231. return;
  2232. status = dp_tx_compute_hw_delay_us(ts, vdev->delta_tsf, &hw_latency);
  2233. if (QDF_IS_STATUS_ERROR(status))
  2234. return;
  2235. ingress = qdf_ktime_to_us(tx_desc->driver_ingress_ts);
  2236. egress = qdf_ktime_to_us(tx_desc->driver_egress_ts);
  2237. driver_latency = (uint32_t)(egress - ingress);
  2238. current_ts = qdf_ktime_to_us(qdf_ktime_real_get());
  2239. ring_buf_latency = (uint32_t)(current_ts - egress);
  2240. tx_latency = &txrx_peer->stats[link_id].tx_latency;
  2241. idx = tx_latency->cur_idx;
  2242. dp_tx_latency_stats_update_bucket(txrx_peer->vdev, tx_latency, idx,
  2243. CDP_TX_LATENCY_TYPE_DRIVER,
  2244. driver_latency);
  2245. dp_tx_latency_stats_update_bucket(txrx_peer->vdev, tx_latency, idx,
  2246. CDP_TX_LATENCY_TYPE_RING_BUF,
  2247. ring_buf_latency);
  2248. dp_tx_latency_stats_update_bucket(txrx_peer->vdev, tx_latency, idx,
  2249. CDP_TX_LATENCY_TYPE_HW, hw_latency);
  2250. }
  2251. /**
  2252. * dp_tx_latency_stats_clear_bucket() - clear specified transmit latency
  2253. * statistics for specified type
  2254. * @tx_latency: pointer to transmit latency stats
  2255. * @idx: index of the statistics
  2256. * @type: transmit latency type
  2257. *
  2258. * Return: None
  2259. */
  2260. static inline void
  2261. dp_tx_latency_stats_clear_bucket(struct dp_tx_latency *tx_latency,
  2262. int idx, enum cdp_tx_latency_type type)
  2263. {
  2264. int lvl;
  2265. struct dp_tx_latency_stats *stats;
  2266. stats = &tx_latency->stats[idx][type];
  2267. qdf_atomic_init(&stats->msdus_accum);
  2268. qdf_atomic_init(&stats->latency_accum);
  2269. for (lvl = 0; lvl < CDP_TX_LATENCY_DISTR_LV_MAX; lvl++)
  2270. qdf_atomic_init(&stats->distribution[lvl]);
  2271. }
  2272. /**
  2273. * dp_tx_latency_stats_clear_buckets() - clear specified transmit latency
  2274. * statistics
  2275. * @tx_latency: pointer to transmit latency stats
  2276. * @idx: index of the statistics
  2277. *
  2278. * Return: None
  2279. */
  2280. static void
  2281. dp_tx_latency_stats_clear_buckets(struct dp_tx_latency *tx_latency,
  2282. int idx)
  2283. {
  2284. int type;
  2285. for (type = 0; type < CDP_TX_LATENCY_TYPE_MAX; type++)
  2286. dp_tx_latency_stats_clear_bucket(tx_latency, idx, type);
  2287. }
  2288. /**
  2289. * dp_tx_latency_stats_update_cca() - update transmit latency statistics for
  2290. * CCA
  2291. * @soc: dp soc handle
  2292. * @peer_id: peer id
  2293. * @granularity: granularity of distribution
  2294. * @distribution: distribution of transmit latency statistics
  2295. * @avg: average of CCA latency(in microseconds) within a cycle
  2296. *
  2297. * Return: None
  2298. */
  2299. void
  2300. dp_tx_latency_stats_update_cca(struct dp_soc *soc, uint16_t peer_id,
  2301. uint32_t granularity, uint32_t *distribution,
  2302. uint32_t avg)
  2303. {
  2304. int lvl, idx;
  2305. uint8_t link_id;
  2306. struct dp_tx_latency *tx_latency;
  2307. struct dp_tx_latency_stats *stats;
  2308. int32_t cur_granularity;
  2309. struct dp_vdev *vdev;
  2310. struct dp_tx_latency_config *cfg;
  2311. struct dp_txrx_peer *txrx_peer;
  2312. struct dp_peer *peer;
  2313. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_HTT);
  2314. if (!peer) {
  2315. dp_err_rl("Peer not found peer id %d", peer_id);
  2316. return;
  2317. }
  2318. if (IS_MLO_DP_MLD_PEER(peer))
  2319. goto out;
  2320. vdev = peer->vdev;
  2321. if (!dp_tx_latency_stats_enabled(vdev))
  2322. goto out;
  2323. cfg = &vdev->tx_latency_cfg;
  2324. cur_granularity =
  2325. qdf_atomic_read(&cfg->granularity[CDP_TX_LATENCY_TYPE_CCA]);
  2326. /* in unit of ms */
  2327. cur_granularity /= 1000;
  2328. if (cur_granularity != granularity) {
  2329. dp_info_rl("invalid granularity, cur %d report %d",
  2330. cur_granularity, granularity);
  2331. goto out;
  2332. }
  2333. txrx_peer = dp_get_txrx_peer(peer);
  2334. if (qdf_unlikely(!txrx_peer)) {
  2335. dp_err_rl("txrx_peer NULL for MAC: " QDF_MAC_ADDR_FMT,
  2336. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  2337. goto out;
  2338. }
  2339. link_id = dp_get_peer_link_id(peer);
  2340. if (link_id >= txrx_peer->stats_arr_size)
  2341. goto out;
  2342. tx_latency = &txrx_peer->stats[link_id].tx_latency;
  2343. idx = tx_latency->cur_idx;
  2344. stats = &tx_latency->stats[idx][CDP_TX_LATENCY_TYPE_CCA];
  2345. qdf_atomic_set(&stats->latency_accum, avg);
  2346. qdf_atomic_set(&stats->msdus_accum, (avg ? 1 : 0));
  2347. for (lvl = 0; lvl < CDP_TX_LATENCY_DISTR_LV_MAX; lvl++)
  2348. qdf_atomic_set(&stats->distribution[lvl],
  2349. distribution[lvl]);
  2350. /* prepare for the next cycle */
  2351. tx_latency->cur_idx = 1 - idx;
  2352. dp_tx_latency_stats_clear_buckets(tx_latency, tx_latency->cur_idx);
  2353. out:
  2354. dp_peer_unref_delete(peer, DP_MOD_ID_HTT);
  2355. }
  2356. /**
  2357. * dp_tx_latency_stats_get_per_peer() - get transmit latency statistics for a
  2358. * peer
  2359. * @soc: dp soc handle
  2360. * @peer: dp peer Handle
  2361. * @latency: buffer to hold transmit latency statistics
  2362. *
  2363. * Return: QDF_STATUS
  2364. */
  2365. static QDF_STATUS
  2366. dp_tx_latency_stats_get_per_peer(struct dp_soc *soc, struct dp_peer *peer,
  2367. struct cdp_tx_latency *latency)
  2368. {
  2369. int lvl, type, link_id;
  2370. int32_t latency_accum, msdus_accum;
  2371. struct dp_vdev *vdev;
  2372. struct dp_txrx_peer *txrx_peer;
  2373. struct dp_tx_latency *tx_latency;
  2374. struct dp_tx_latency_config *cfg;
  2375. struct dp_tx_latency_stats *stats;
  2376. uint8_t last_idx;
  2377. if (unlikely(!latency))
  2378. return QDF_STATUS_E_INVAL;
  2379. /* Authenticated link/legacy peer only */
  2380. if (IS_MLO_DP_MLD_PEER(peer) || peer->state != OL_TXRX_PEER_STATE_AUTH)
  2381. return QDF_STATUS_E_INVAL;
  2382. vdev = peer->vdev;
  2383. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  2384. return QDF_STATUS_E_INVAL;
  2385. txrx_peer = dp_get_txrx_peer(peer);
  2386. if (!txrx_peer)
  2387. return QDF_STATUS_E_INVAL;
  2388. link_id = dp_get_peer_link_id(peer);
  2389. if (link_id >= txrx_peer->stats_arr_size)
  2390. return QDF_STATUS_E_INVAL;
  2391. tx_latency = &txrx_peer->stats[link_id].tx_latency;
  2392. qdf_mem_zero(latency, sizeof(*latency));
  2393. qdf_mem_copy(latency->mac_remote.bytes,
  2394. peer->mac_addr.raw, QDF_MAC_ADDR_SIZE);
  2395. last_idx = 1 - tx_latency->cur_idx;
  2396. cfg = &vdev->tx_latency_cfg;
  2397. for (type = 0; type < CDP_TX_LATENCY_TYPE_MAX; type++) {
  2398. latency->stats[type].granularity =
  2399. qdf_atomic_read(&cfg->granularity[type]);
  2400. stats = &tx_latency->stats[last_idx][type];
  2401. msdus_accum = qdf_atomic_read(&stats->msdus_accum);
  2402. if (!msdus_accum)
  2403. continue;
  2404. latency_accum = qdf_atomic_read(&stats->latency_accum);
  2405. latency->stats[type].average = latency_accum / msdus_accum;
  2406. for (lvl = 0; lvl < CDP_TX_LATENCY_DISTR_LV_MAX; lvl++) {
  2407. latency->stats[type].distribution[lvl] =
  2408. qdf_atomic_read(&stats->distribution[lvl]);
  2409. }
  2410. }
  2411. return QDF_STATUS_SUCCESS;
  2412. }
  2413. /**
  2414. * dp_tx_latency_stats_get_peer_iter() - iterator to get transmit latency
  2415. * statistics for specified peer
  2416. * @soc: dp soc handle
  2417. * @peer: dp peer Handle
  2418. * @arg: list to hold transmit latency statistics for peers
  2419. *
  2420. * Return: None
  2421. */
  2422. static void
  2423. dp_tx_latency_stats_get_peer_iter(struct dp_soc *soc,
  2424. struct dp_peer *peer,
  2425. void *arg)
  2426. {
  2427. struct dp_vdev *vdev;
  2428. struct dp_txrx_peer *txrx_peer;
  2429. struct cdp_tx_latency *latency;
  2430. QDF_STATUS status;
  2431. qdf_list_t *stats_list = (qdf_list_t *)arg;
  2432. /* Authenticated link/legacy peer only */
  2433. if (IS_MLO_DP_MLD_PEER(peer) || peer->state != OL_TXRX_PEER_STATE_AUTH)
  2434. return;
  2435. txrx_peer = dp_get_txrx_peer(peer);
  2436. if (!txrx_peer)
  2437. return;
  2438. vdev = peer->vdev;
  2439. latency = qdf_mem_malloc(sizeof(*latency));
  2440. if (!latency)
  2441. return;
  2442. status = dp_tx_latency_stats_get_per_peer(soc, peer, latency);
  2443. if (QDF_IS_STATUS_ERROR(status))
  2444. goto out;
  2445. status = qdf_list_insert_back(stats_list, &latency->node);
  2446. if (QDF_IS_STATUS_ERROR(status))
  2447. goto out;
  2448. return;
  2449. out:
  2450. qdf_mem_free(latency);
  2451. }
  2452. /**
  2453. * dp_tx_latency_stats_rpt_per_vdev() - report transmit latency statistics for
  2454. * specified vdev
  2455. * @soc: dp soc handle
  2456. * @vdev: dp vdev Handle
  2457. *
  2458. * Return: None
  2459. */
  2460. static void
  2461. dp_tx_latency_stats_rpt_per_vdev(struct dp_soc *soc, struct dp_vdev *vdev)
  2462. {
  2463. qdf_list_t stats_list;
  2464. struct cdp_tx_latency *entry, *next;
  2465. if (!soc->tx_latency_cb || !dp_tx_latency_stats_report_enabled(vdev))
  2466. return;
  2467. qdf_list_create(&stats_list, 0);
  2468. dp_vdev_iterate_peer(vdev, dp_tx_latency_stats_get_peer_iter,
  2469. &stats_list, DP_MOD_ID_CDP);
  2470. if (qdf_list_empty(&stats_list))
  2471. goto out;
  2472. soc->tx_latency_cb(vdev->vdev_id, &stats_list);
  2473. qdf_list_for_each_del(&stats_list, entry, next, node) {
  2474. qdf_list_remove_node(&stats_list, &entry->node);
  2475. qdf_mem_free(entry);
  2476. }
  2477. out:
  2478. qdf_list_destroy(&stats_list);
  2479. }
  2480. /**
  2481. * dp_tx_latency_stats_report() - report transmit latency statistics for each
  2482. * vdev of specified pdev
  2483. * @soc: dp soc handle
  2484. * @pdev: dp pdev Handle
  2485. *
  2486. * Return: None
  2487. */
  2488. void dp_tx_latency_stats_report(struct dp_soc *soc, struct dp_pdev *pdev)
  2489. {
  2490. struct dp_vdev *vdev;
  2491. if (!soc->tx_latency_cb)
  2492. return;
  2493. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2494. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2495. dp_tx_latency_stats_rpt_per_vdev(soc, vdev);
  2496. }
  2497. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2498. }
  2499. /**
  2500. * dp_tx_latency_stats_clear_per_peer() - iterator to clear transmit latency
  2501. * statistics for specified peer
  2502. * @soc: dp soc handle
  2503. * @peer: dp pdev Handle
  2504. * @arg: argument from iterator
  2505. *
  2506. * Return: None
  2507. */
  2508. static void
  2509. dp_tx_latency_stats_clear_per_peer(struct dp_soc *soc, struct dp_peer *peer,
  2510. void *arg)
  2511. {
  2512. int link_id;
  2513. struct dp_tx_latency *tx_latency;
  2514. struct dp_txrx_peer *txrx_peer = dp_get_txrx_peer(peer);
  2515. if (!txrx_peer) {
  2516. dp_err("no txrx peer, skip");
  2517. return;
  2518. }
  2519. for (link_id = 0; link_id < txrx_peer->stats_arr_size; link_id++) {
  2520. tx_latency = &txrx_peer->stats[link_id].tx_latency;
  2521. dp_tx_latency_stats_clear_buckets(tx_latency, 0);
  2522. dp_tx_latency_stats_clear_buckets(tx_latency, 1);
  2523. }
  2524. }
  2525. /**
  2526. * dp_tx_latency_stats_clear_per_vdev() - clear transmit latency statistics
  2527. * for specified vdev
  2528. * @vdev: dp vdev handle
  2529. *
  2530. * Return: None
  2531. */
  2532. static inline void dp_tx_latency_stats_clear_per_vdev(struct dp_vdev *vdev)
  2533. {
  2534. dp_vdev_iterate_peer(vdev, dp_tx_latency_stats_clear_per_peer,
  2535. NULL, DP_MOD_ID_CDP);
  2536. }
  2537. /**
  2538. * dp_tx_latency_stats_fetch() - fetch transmit latency statistics for
  2539. * specified link mac address
  2540. * @soc_hdl: Handle to struct dp_soc
  2541. * @vdev_id: vdev id
  2542. * @mac: link mac address of remote peer
  2543. * @latency: buffer to hold per-link transmit latency statistics
  2544. *
  2545. * Return: QDF_STATUS
  2546. */
  2547. QDF_STATUS
  2548. dp_tx_latency_stats_fetch(struct cdp_soc_t *soc_hdl,
  2549. uint8_t vdev_id, uint8_t *mac,
  2550. struct cdp_tx_latency *latency)
  2551. {
  2552. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  2553. struct cdp_peer_info peer_info = {0};
  2554. struct dp_peer *peer;
  2555. QDF_STATUS status;
  2556. /* MAC addr of link peer may be the same as MLD peer,
  2557. * so specify the type as CDP_LINK_PEER_TYPE here to
  2558. * get link peer explicitly.
  2559. */
  2560. DP_PEER_INFO_PARAMS_INIT(&peer_info, vdev_id, mac, false,
  2561. CDP_LINK_PEER_TYPE);
  2562. peer = dp_peer_hash_find_wrapper(soc, &peer_info, DP_MOD_ID_CDP);
  2563. if (!peer) {
  2564. dp_err_rl("peer(vdev id %d mac " QDF_MAC_ADDR_FMT ") not found",
  2565. vdev_id, QDF_MAC_ADDR_REF(mac));
  2566. return QDF_STATUS_E_INVAL;
  2567. }
  2568. status = dp_tx_latency_stats_get_per_peer(soc, peer, latency);
  2569. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  2570. return status;
  2571. }
  2572. /**
  2573. * dp_tx_latency_stats_config() - config transmit latency statistics for
  2574. * specified vdev
  2575. * @soc_hdl: Handle to struct dp_soc
  2576. * @vdev_id: vdev id
  2577. * @cfg: configuration for transmit latency statistics
  2578. *
  2579. * Return: QDF_STATUS
  2580. */
  2581. QDF_STATUS
  2582. dp_tx_latency_stats_config(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  2583. struct cdp_tx_latency_config *cfg)
  2584. {
  2585. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  2586. struct dp_vdev *vdev;
  2587. QDF_STATUS status = QDF_STATUS_E_INVAL;
  2588. uint32_t cca_granularity;
  2589. int type;
  2590. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  2591. if (!vdev) {
  2592. dp_err_rl("vdev %d does not exist", vdev_id);
  2593. return QDF_STATUS_E_FAILURE;
  2594. }
  2595. /* disable to ignore upcoming updates */
  2596. qdf_atomic_set(&vdev->tx_latency_cfg.enabled, 0);
  2597. dp_tx_latency_stats_clear_per_vdev(vdev);
  2598. if (!cfg->enable)
  2599. goto send_htt;
  2600. qdf_atomic_set(&vdev->tx_latency_cfg.report, (cfg->report ? 1 : 0));
  2601. for (type = 0; type < CDP_TX_LATENCY_TYPE_MAX; type++)
  2602. qdf_atomic_set(&vdev->tx_latency_cfg.granularity[type],
  2603. cfg->granularity[type]);
  2604. send_htt:
  2605. /* in units of ms */
  2606. cca_granularity = cfg->granularity[CDP_TX_LATENCY_TYPE_CCA] / 1000;
  2607. status = dp_h2t_tx_latency_stats_cfg_msg_send(soc, vdev_id,
  2608. cfg->enable, cfg->period,
  2609. cca_granularity);
  2610. if (QDF_IS_STATUS_ERROR(status)) {
  2611. dp_err_rl("failed to send htt msg: %d", status);
  2612. goto out;
  2613. }
  2614. qdf_atomic_set(&vdev->tx_latency_cfg.enabled, (cfg->enable ? 1 : 0));
  2615. out:
  2616. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  2617. return status;
  2618. }
  2619. /**
  2620. * dp_tx_latency_stats_register_cb() - register transmit latency statistics
  2621. * callback
  2622. * @handle: Handle to struct dp_soc
  2623. * @cb: callback function for transmit latency statistics
  2624. *
  2625. * Return: QDF_STATUS
  2626. */
  2627. QDF_STATUS
  2628. dp_tx_latency_stats_register_cb(struct cdp_soc_t *handle, cdp_tx_latency_cb cb)
  2629. {
  2630. struct dp_soc *soc = (struct dp_soc *)handle;
  2631. if (!soc || !cb) {
  2632. dp_err("soc or cb is NULL");
  2633. return QDF_STATUS_E_INVAL;
  2634. }
  2635. soc->tx_latency_cb = cb;
  2636. return QDF_STATUS_SUCCESS;
  2637. }
  2638. #else
  2639. static inline void
  2640. dp_tx_get_driver_ingress_ts(struct dp_vdev *vdev,
  2641. struct dp_tx_msdu_info_s *msdu_info,
  2642. qdf_nbuf_t nbuf)
  2643. {
  2644. }
  2645. static inline void
  2646. dp_tx_update_ts_on_enqueued(struct dp_vdev *vdev,
  2647. struct dp_tx_msdu_info_s *msdu_info,
  2648. struct dp_tx_desc_s *tx_desc)
  2649. {
  2650. }
  2651. static inline void
  2652. dp_tx_latency_stats_update(struct dp_soc *soc,
  2653. struct dp_txrx_peer *txrx_peer,
  2654. struct dp_tx_desc_s *tx_desc,
  2655. struct hal_tx_completion_status *ts,
  2656. uint8_t link_id)
  2657. {
  2658. }
  2659. #endif
  2660. qdf_nbuf_t
  2661. dp_tx_send_msdu_single(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  2662. struct dp_tx_msdu_info_s *msdu_info, uint16_t peer_id,
  2663. struct cdp_tx_exception_metadata *tx_exc_metadata)
  2664. {
  2665. struct dp_pdev *pdev = vdev->pdev;
  2666. struct dp_soc *soc = pdev->soc;
  2667. struct dp_tx_desc_s *tx_desc;
  2668. QDF_STATUS status;
  2669. struct dp_tx_queue *tx_q = &(msdu_info->tx_queue);
  2670. uint16_t htt_tcl_metadata = 0;
  2671. enum cdp_tx_sw_drop drop_code = TX_MAX_DROP;
  2672. uint8_t tid = msdu_info->tid;
  2673. struct cdp_tid_tx_stats *tid_stats = NULL;
  2674. qdf_dma_addr_t paddr;
  2675. /* Setup Tx descriptor for an MSDU, and MSDU extension descriptor */
  2676. tx_desc = dp_tx_prepare_desc_single(vdev, nbuf, tx_q->desc_pool_id,
  2677. msdu_info, tx_exc_metadata);
  2678. if (!tx_desc) {
  2679. dp_err_rl("Tx_desc prepare Fail vdev_id %d vdev %pK queue %d",
  2680. vdev->vdev_id, vdev, tx_q->desc_pool_id);
  2681. drop_code = TX_DESC_ERR;
  2682. goto fail_return;
  2683. }
  2684. dp_tx_update_tdls_flags(soc, vdev, tx_desc);
  2685. if (qdf_unlikely(peer_id == DP_INVALID_PEER)) {
  2686. htt_tcl_metadata = vdev->htt_tcl_metadata;
  2687. DP_TX_TCL_METADATA_HOST_INSPECTED_SET(htt_tcl_metadata, 1);
  2688. } else if (qdf_unlikely(peer_id != HTT_INVALID_PEER)) {
  2689. DP_TX_TCL_METADATA_TYPE_SET(htt_tcl_metadata,
  2690. DP_TCL_METADATA_TYPE_PEER_BASED);
  2691. DP_TX_TCL_METADATA_PEER_ID_SET(htt_tcl_metadata,
  2692. peer_id);
  2693. dp_tx_bypass_reinjection(soc, tx_desc, tx_exc_metadata);
  2694. } else
  2695. htt_tcl_metadata = vdev->htt_tcl_metadata;
  2696. if (msdu_info->exception_fw)
  2697. DP_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 1);
  2698. dp_tx_desc_update_fast_comp_flag(soc, tx_desc,
  2699. !pdev->enhanced_stats_en);
  2700. dp_tx_update_mesh_flags(soc, vdev, tx_desc);
  2701. if (qdf_unlikely(msdu_info->frm_type == dp_tx_frm_rmnet))
  2702. paddr = dp_tx_rmnet_nbuf_map(msdu_info, tx_desc);
  2703. else
  2704. paddr = dp_tx_nbuf_map(vdev, tx_desc, nbuf);
  2705. if (!paddr) {
  2706. /* Handle failure */
  2707. dp_err("qdf_nbuf_map failed");
  2708. DP_STATS_INC(vdev,
  2709. tx_i[msdu_info->xmit_type].dropped.dma_error, 1);
  2710. drop_code = TX_DMA_MAP_ERR;
  2711. goto release_desc;
  2712. }
  2713. tx_desc->dma_addr = paddr;
  2714. dp_tx_desc_history_add(soc, tx_desc->dma_addr, nbuf,
  2715. tx_desc->id, DP_TX_DESC_MAP);
  2716. dp_tx_update_mcast_param(peer_id, &htt_tcl_metadata, vdev, msdu_info);
  2717. /* Enqueue the Tx MSDU descriptor to HW for transmit */
  2718. status = soc->arch_ops.tx_hw_enqueue(soc, vdev, tx_desc,
  2719. htt_tcl_metadata,
  2720. tx_exc_metadata, msdu_info);
  2721. if (status != QDF_STATUS_SUCCESS) {
  2722. dp_tx_err_rl("Tx_hw_enqueue Fail tx_desc %pK queue %d",
  2723. tx_desc, tx_q->ring_id);
  2724. dp_tx_desc_history_add(soc, tx_desc->dma_addr, nbuf,
  2725. tx_desc->id, DP_TX_DESC_UNMAP);
  2726. dp_tx_nbuf_unmap(soc, tx_desc);
  2727. drop_code = TX_HW_ENQUEUE;
  2728. goto release_desc;
  2729. }
  2730. dp_tx_update_ts_on_enqueued(vdev, msdu_info, tx_desc);
  2731. tx_sw_drop_stats_inc(pdev, nbuf, drop_code);
  2732. return NULL;
  2733. release_desc:
  2734. dp_tx_desc_release(soc, tx_desc, tx_q->desc_pool_id);
  2735. fail_return:
  2736. dp_tx_get_tid(vdev, nbuf, msdu_info);
  2737. tx_sw_drop_stats_inc(pdev, nbuf, drop_code);
  2738. tid_stats = &pdev->stats.tid_stats.
  2739. tid_tx_stats[tx_q->ring_id][tid];
  2740. tid_stats->swdrop_cnt[drop_code]++;
  2741. return nbuf;
  2742. }
  2743. /**
  2744. * dp_tdls_tx_comp_free_buff() - Free non std buffer when TDLS flag is set
  2745. * @soc: Soc handle
  2746. * @desc: software Tx descriptor to be processed
  2747. *
  2748. * Return: 0 if Success
  2749. */
  2750. #ifdef FEATURE_WLAN_TDLS
  2751. static inline int
  2752. dp_tdls_tx_comp_free_buff(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  2753. {
  2754. /* If it is TDLS mgmt, don't unmap or free the frame */
  2755. if (desc->flags & DP_TX_DESC_FLAG_TDLS_FRAME) {
  2756. dp_non_std_htt_tx_comp_free_buff(soc, desc);
  2757. return 0;
  2758. }
  2759. return 1;
  2760. }
  2761. #else
  2762. static inline int
  2763. dp_tdls_tx_comp_free_buff(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  2764. {
  2765. return 1;
  2766. }
  2767. #endif
  2768. qdf_nbuf_t dp_tx_comp_free_buf(struct dp_soc *soc, struct dp_tx_desc_s *desc,
  2769. bool delayed_free)
  2770. {
  2771. qdf_nbuf_t nbuf = desc->nbuf;
  2772. enum dp_tx_event_type type = dp_tx_get_event_type(desc->flags);
  2773. /* nbuf already freed in vdev detach path */
  2774. if (!nbuf)
  2775. return NULL;
  2776. if (!dp_tdls_tx_comp_free_buff(soc, desc))
  2777. return NULL;
  2778. /* 0 : MSDU buffer, 1 : MLE */
  2779. if (desc->msdu_ext_desc) {
  2780. /* TSO free */
  2781. if (hal_tx_ext_desc_get_tso_enable(
  2782. desc->msdu_ext_desc->vaddr)) {
  2783. dp_tx_desc_history_add(soc, desc->dma_addr, desc->nbuf,
  2784. desc->id, DP_TX_COMP_MSDU_EXT);
  2785. dp_tx_tso_seg_history_add(soc,
  2786. desc->msdu_ext_desc->tso_desc,
  2787. desc->nbuf, desc->id, type);
  2788. /* unmap eash TSO seg before free the nbuf */
  2789. dp_tx_tso_unmap_segment(soc,
  2790. desc->msdu_ext_desc->tso_desc,
  2791. desc->msdu_ext_desc->
  2792. tso_num_desc);
  2793. goto nbuf_free;
  2794. }
  2795. if (qdf_unlikely(desc->frm_type == dp_tx_frm_sg)) {
  2796. void *msdu_ext_desc = desc->msdu_ext_desc->vaddr;
  2797. qdf_dma_addr_t iova;
  2798. uint32_t frag_len;
  2799. uint32_t i;
  2800. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf,
  2801. QDF_DMA_TO_DEVICE,
  2802. qdf_nbuf_headlen(nbuf));
  2803. for (i = 1; i < DP_TX_MAX_NUM_FRAGS; i++) {
  2804. hal_tx_ext_desc_get_frag_info(msdu_ext_desc, i,
  2805. &iova,
  2806. &frag_len);
  2807. if (!iova || !frag_len)
  2808. break;
  2809. qdf_mem_unmap_page(soc->osdev, iova, frag_len,
  2810. QDF_DMA_TO_DEVICE);
  2811. }
  2812. goto nbuf_free;
  2813. }
  2814. }
  2815. /* If it's ME frame, dont unmap the cloned nbuf's */
  2816. if ((desc->flags & DP_TX_DESC_FLAG_ME) && qdf_nbuf_is_cloned(nbuf))
  2817. goto nbuf_free;
  2818. dp_tx_desc_history_add(soc, desc->dma_addr, desc->nbuf, desc->id, type);
  2819. dp_tx_unmap(soc, desc);
  2820. if (desc->flags & DP_TX_DESC_FLAG_MESH_MODE)
  2821. return dp_mesh_tx_comp_free_buff(soc, desc, delayed_free);
  2822. if (dp_tx_traffic_end_indication_enq_ind_pkt(soc, desc, nbuf))
  2823. return NULL;
  2824. nbuf_free:
  2825. if (delayed_free)
  2826. return nbuf;
  2827. qdf_nbuf_free(nbuf);
  2828. return NULL;
  2829. }
  2830. /**
  2831. * dp_tx_sg_unmap_buf() - Unmap scatter gather fragments
  2832. * @soc: DP soc handle
  2833. * @nbuf: skb
  2834. * @msdu_info: MSDU info
  2835. *
  2836. * Return: None
  2837. */
  2838. static inline void
  2839. dp_tx_sg_unmap_buf(struct dp_soc *soc, qdf_nbuf_t nbuf,
  2840. struct dp_tx_msdu_info_s *msdu_info)
  2841. {
  2842. uint32_t cur_idx;
  2843. struct dp_tx_seg_info_s *seg = msdu_info->u.sg_info.curr_seg;
  2844. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf, QDF_DMA_TO_DEVICE,
  2845. qdf_nbuf_headlen(nbuf));
  2846. for (cur_idx = 1; cur_idx < seg->frag_cnt; cur_idx++)
  2847. qdf_mem_unmap_page(soc->osdev, (qdf_dma_addr_t)
  2848. (seg->frags[cur_idx].paddr_lo | ((uint64_t)
  2849. seg->frags[cur_idx].paddr_hi) << 32),
  2850. seg->frags[cur_idx].len,
  2851. QDF_DMA_TO_DEVICE);
  2852. }
  2853. #if QDF_LOCK_STATS
  2854. noinline
  2855. #else
  2856. #endif
  2857. qdf_nbuf_t dp_tx_send_msdu_multiple(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  2858. struct dp_tx_msdu_info_s *msdu_info)
  2859. {
  2860. uint32_t i;
  2861. struct dp_pdev *pdev = vdev->pdev;
  2862. struct dp_soc *soc = pdev->soc;
  2863. struct dp_tx_desc_s *tx_desc;
  2864. bool is_cce_classified = false;
  2865. QDF_STATUS status;
  2866. uint16_t htt_tcl_metadata = 0;
  2867. struct dp_tx_queue *tx_q = &msdu_info->tx_queue;
  2868. struct cdp_tid_tx_stats *tid_stats = NULL;
  2869. uint8_t prep_desc_fail = 0, hw_enq_fail = 0;
  2870. if (msdu_info->frm_type == dp_tx_frm_me)
  2871. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  2872. i = 0;
  2873. /* Print statement to track i and num_seg */
  2874. /*
  2875. * For each segment (maps to 1 MSDU) , prepare software and hardware
  2876. * descriptors using information in msdu_info
  2877. */
  2878. while (i < msdu_info->num_seg) {
  2879. /*
  2880. * Setup Tx descriptor for an MSDU, and MSDU extension
  2881. * descriptor
  2882. */
  2883. tx_desc = dp_tx_prepare_desc(vdev, nbuf, msdu_info,
  2884. tx_q->desc_pool_id);
  2885. if (!tx_desc) {
  2886. if (msdu_info->frm_type == dp_tx_frm_me) {
  2887. prep_desc_fail++;
  2888. dp_tx_me_free_buf(pdev,
  2889. (void *)(msdu_info->u.sg_info
  2890. .curr_seg->frags[0].vaddr));
  2891. if (prep_desc_fail == msdu_info->num_seg) {
  2892. /*
  2893. * Unmap is needed only if descriptor
  2894. * preparation failed for all segments.
  2895. */
  2896. qdf_nbuf_unmap(soc->osdev,
  2897. msdu_info->u.sg_info.
  2898. curr_seg->nbuf,
  2899. QDF_DMA_TO_DEVICE);
  2900. }
  2901. /*
  2902. * Free the nbuf for the current segment
  2903. * and make it point to the next in the list.
  2904. * For me, there are as many segments as there
  2905. * are no of clients.
  2906. */
  2907. qdf_nbuf_free(msdu_info->u.sg_info
  2908. .curr_seg->nbuf);
  2909. if (msdu_info->u.sg_info.curr_seg->next) {
  2910. msdu_info->u.sg_info.curr_seg =
  2911. msdu_info->u.sg_info
  2912. .curr_seg->next;
  2913. nbuf = msdu_info->u.sg_info
  2914. .curr_seg->nbuf;
  2915. }
  2916. i++;
  2917. continue;
  2918. }
  2919. if (msdu_info->frm_type == dp_tx_frm_tso) {
  2920. dp_tx_tso_seg_history_add(
  2921. soc,
  2922. msdu_info->u.tso_info.curr_seg,
  2923. nbuf, 0, DP_TX_DESC_UNMAP);
  2924. dp_tx_tso_unmap_segment(soc,
  2925. msdu_info->u.tso_info.
  2926. curr_seg,
  2927. msdu_info->u.tso_info.
  2928. tso_num_seg_list);
  2929. if (msdu_info->u.tso_info.curr_seg->next) {
  2930. msdu_info->u.tso_info.curr_seg =
  2931. msdu_info->u.tso_info.curr_seg->next;
  2932. i++;
  2933. continue;
  2934. }
  2935. }
  2936. if (msdu_info->frm_type == dp_tx_frm_sg)
  2937. dp_tx_sg_unmap_buf(soc, nbuf, msdu_info);
  2938. goto done;
  2939. }
  2940. if (msdu_info->frm_type == dp_tx_frm_me) {
  2941. tx_desc->msdu_ext_desc->me_buffer =
  2942. (struct dp_tx_me_buf_t *)msdu_info->
  2943. u.sg_info.curr_seg->frags[0].vaddr;
  2944. tx_desc->flags |= DP_TX_DESC_FLAG_ME;
  2945. }
  2946. if (is_cce_classified)
  2947. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  2948. htt_tcl_metadata = vdev->htt_tcl_metadata;
  2949. if (msdu_info->exception_fw) {
  2950. DP_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 1);
  2951. }
  2952. dp_tx_is_hp_update_required(i, msdu_info);
  2953. /*
  2954. * For frames with multiple segments (TSO, ME), jump to next
  2955. * segment.
  2956. */
  2957. if (msdu_info->frm_type == dp_tx_frm_tso) {
  2958. if (msdu_info->u.tso_info.curr_seg->next) {
  2959. msdu_info->u.tso_info.curr_seg =
  2960. msdu_info->u.tso_info.curr_seg->next;
  2961. /*
  2962. * If this is a jumbo nbuf, then increment the
  2963. * number of nbuf users for each additional
  2964. * segment of the msdu. This will ensure that
  2965. * the skb is freed only after receiving tx
  2966. * completion for all segments of an nbuf
  2967. */
  2968. qdf_nbuf_inc_users(nbuf);
  2969. /* Check with MCL if this is needed */
  2970. /* nbuf = msdu_info->u.tso_info.curr_seg->nbuf;
  2971. */
  2972. }
  2973. }
  2974. dp_tx_update_mcast_param(DP_INVALID_PEER,
  2975. &htt_tcl_metadata,
  2976. vdev,
  2977. msdu_info);
  2978. /*
  2979. * Enqueue the Tx MSDU descriptor to HW for transmit
  2980. */
  2981. status = soc->arch_ops.tx_hw_enqueue(soc, vdev, tx_desc,
  2982. htt_tcl_metadata,
  2983. NULL, msdu_info);
  2984. dp_tx_check_and_flush_hp(soc, status, msdu_info);
  2985. if (status != QDF_STATUS_SUCCESS) {
  2986. dp_info_rl("Tx_hw_enqueue Fail tx_desc %pK queue %d",
  2987. tx_desc, tx_q->ring_id);
  2988. dp_tx_get_tid(vdev, nbuf, msdu_info);
  2989. tid_stats = &pdev->stats.tid_stats.
  2990. tid_tx_stats[tx_q->ring_id][msdu_info->tid];
  2991. tid_stats->swdrop_cnt[TX_HW_ENQUEUE]++;
  2992. if (msdu_info->frm_type == dp_tx_frm_me) {
  2993. hw_enq_fail++;
  2994. if (hw_enq_fail == msdu_info->num_seg) {
  2995. /*
  2996. * Unmap is needed only if enqueue
  2997. * failed for all segments.
  2998. */
  2999. qdf_nbuf_unmap(soc->osdev,
  3000. msdu_info->u.sg_info.
  3001. curr_seg->nbuf,
  3002. QDF_DMA_TO_DEVICE);
  3003. }
  3004. /*
  3005. * Free the nbuf for the current segment
  3006. * and make it point to the next in the list.
  3007. * For me, there are as many segments as there
  3008. * are no of clients.
  3009. */
  3010. qdf_nbuf_free(msdu_info->u.sg_info
  3011. .curr_seg->nbuf);
  3012. dp_tx_desc_release(soc, tx_desc,
  3013. tx_q->desc_pool_id);
  3014. if (msdu_info->u.sg_info.curr_seg->next) {
  3015. msdu_info->u.sg_info.curr_seg =
  3016. msdu_info->u.sg_info
  3017. .curr_seg->next;
  3018. nbuf = msdu_info->u.sg_info
  3019. .curr_seg->nbuf;
  3020. } else
  3021. break;
  3022. i++;
  3023. continue;
  3024. }
  3025. /*
  3026. * For TSO frames, the nbuf users increment done for
  3027. * the current segment has to be reverted, since the
  3028. * hw enqueue for this segment failed
  3029. */
  3030. if (msdu_info->frm_type == dp_tx_frm_tso &&
  3031. msdu_info->u.tso_info.curr_seg) {
  3032. /*
  3033. * unmap and free current,
  3034. * retransmit remaining segments
  3035. */
  3036. dp_tx_comp_free_buf(soc, tx_desc, false);
  3037. i++;
  3038. dp_tx_desc_release(soc, tx_desc,
  3039. tx_q->desc_pool_id);
  3040. continue;
  3041. }
  3042. if (msdu_info->frm_type == dp_tx_frm_sg)
  3043. dp_tx_sg_unmap_buf(soc, nbuf, msdu_info);
  3044. dp_tx_desc_release(soc, tx_desc, tx_q->desc_pool_id);
  3045. goto done;
  3046. }
  3047. dp_tx_update_ts_on_enqueued(vdev, msdu_info, tx_desc);
  3048. /*
  3049. * TODO
  3050. * if tso_info structure can be modified to have curr_seg
  3051. * as first element, following 2 blocks of code (for TSO and SG)
  3052. * can be combined into 1
  3053. */
  3054. /*
  3055. * For Multicast-Unicast converted packets,
  3056. * each converted frame (for a client) is represented as
  3057. * 1 segment
  3058. */
  3059. if ((msdu_info->frm_type == dp_tx_frm_sg) ||
  3060. (msdu_info->frm_type == dp_tx_frm_me)) {
  3061. if (msdu_info->u.sg_info.curr_seg->next) {
  3062. msdu_info->u.sg_info.curr_seg =
  3063. msdu_info->u.sg_info.curr_seg->next;
  3064. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  3065. } else
  3066. break;
  3067. }
  3068. i++;
  3069. }
  3070. nbuf = NULL;
  3071. done:
  3072. return nbuf;
  3073. }
  3074. /**
  3075. * dp_tx_prepare_sg()- Extract SG info from NBUF and prepare msdu_info
  3076. * for SG frames
  3077. * @vdev: DP vdev handle
  3078. * @nbuf: skb
  3079. * @seg_info: Pointer to Segment info Descriptor to be prepared
  3080. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  3081. *
  3082. * Return: NULL on success,
  3083. * nbuf when it fails to send
  3084. */
  3085. static qdf_nbuf_t dp_tx_prepare_sg(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  3086. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  3087. {
  3088. uint32_t cur_frag, nr_frags, i;
  3089. qdf_dma_addr_t paddr;
  3090. struct dp_tx_sg_info_s *sg_info;
  3091. uint8_t xmit_type = msdu_info->xmit_type;
  3092. sg_info = &msdu_info->u.sg_info;
  3093. nr_frags = qdf_nbuf_get_nr_frags(nbuf);
  3094. if (QDF_STATUS_SUCCESS !=
  3095. qdf_nbuf_map_nbytes_single(vdev->osdev, nbuf,
  3096. QDF_DMA_TO_DEVICE,
  3097. qdf_nbuf_headlen(nbuf))) {
  3098. dp_tx_err("dma map error");
  3099. DP_STATS_INC(vdev, tx_i[xmit_type].sg.dma_map_error,
  3100. 1);
  3101. qdf_nbuf_free(nbuf);
  3102. return NULL;
  3103. }
  3104. paddr = qdf_nbuf_mapped_paddr_get(nbuf);
  3105. seg_info->frags[0].paddr_lo = paddr;
  3106. seg_info->frags[0].paddr_hi = ((uint64_t) paddr) >> 32;
  3107. seg_info->frags[0].len = qdf_nbuf_headlen(nbuf);
  3108. seg_info->frags[0].vaddr = (void *) nbuf;
  3109. for (cur_frag = 0; cur_frag < nr_frags; cur_frag++) {
  3110. if (QDF_STATUS_SUCCESS != qdf_nbuf_frag_map(vdev->osdev,
  3111. nbuf, 0,
  3112. QDF_DMA_TO_DEVICE,
  3113. cur_frag)) {
  3114. dp_tx_err("frag dma map error");
  3115. DP_STATS_INC(vdev,
  3116. tx_i[xmit_type].sg.dma_map_error,
  3117. 1);
  3118. goto map_err;
  3119. }
  3120. paddr = qdf_nbuf_get_tx_frag_paddr(nbuf);
  3121. seg_info->frags[cur_frag + 1].paddr_lo = paddr;
  3122. seg_info->frags[cur_frag + 1].paddr_hi =
  3123. ((uint64_t) paddr) >> 32;
  3124. seg_info->frags[cur_frag + 1].len =
  3125. qdf_nbuf_get_frag_size(nbuf, cur_frag);
  3126. }
  3127. seg_info->frag_cnt = (cur_frag + 1);
  3128. seg_info->total_len = qdf_nbuf_len(nbuf);
  3129. seg_info->next = NULL;
  3130. sg_info->curr_seg = seg_info;
  3131. msdu_info->frm_type = dp_tx_frm_sg;
  3132. msdu_info->num_seg = 1;
  3133. return nbuf;
  3134. map_err:
  3135. /* restore paddr into nbuf before calling unmap */
  3136. qdf_nbuf_mapped_paddr_set(nbuf,
  3137. (qdf_dma_addr_t)(seg_info->frags[0].paddr_lo |
  3138. ((uint64_t)
  3139. seg_info->frags[0].paddr_hi) << 32));
  3140. qdf_nbuf_unmap_nbytes_single(vdev->osdev, nbuf,
  3141. QDF_DMA_TO_DEVICE,
  3142. seg_info->frags[0].len);
  3143. for (i = 1; i <= cur_frag; i++) {
  3144. qdf_mem_unmap_page(vdev->osdev, (qdf_dma_addr_t)
  3145. (seg_info->frags[i].paddr_lo | ((uint64_t)
  3146. seg_info->frags[i].paddr_hi) << 32),
  3147. seg_info->frags[i].len,
  3148. QDF_DMA_TO_DEVICE);
  3149. }
  3150. qdf_nbuf_free(nbuf);
  3151. return NULL;
  3152. }
  3153. /**
  3154. * dp_tx_add_tx_sniffer_meta_data()- Add tx_sniffer meta hdr info
  3155. * @vdev: DP vdev handle
  3156. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  3157. * @ppdu_cookie: PPDU cookie that should be replayed in the ppdu completions
  3158. *
  3159. * Return: NULL on failure,
  3160. * nbuf when extracted successfully
  3161. */
  3162. static
  3163. void dp_tx_add_tx_sniffer_meta_data(struct dp_vdev *vdev,
  3164. struct dp_tx_msdu_info_s *msdu_info,
  3165. uint16_t ppdu_cookie)
  3166. {
  3167. struct htt_tx_msdu_desc_ext2_t *meta_data =
  3168. (struct htt_tx_msdu_desc_ext2_t *)&msdu_info->meta_data[0];
  3169. qdf_mem_zero(meta_data, sizeof(struct htt_tx_msdu_desc_ext2_t));
  3170. HTT_TX_MSDU_EXT2_DESC_FLAG_SEND_AS_STANDALONE_SET
  3171. (msdu_info->meta_data[5], 1);
  3172. HTT_TX_MSDU_EXT2_DESC_FLAG_HOST_OPAQUE_VALID_SET
  3173. (msdu_info->meta_data[5], 1);
  3174. HTT_TX_MSDU_EXT2_DESC_HOST_OPAQUE_COOKIE_SET
  3175. (msdu_info->meta_data[6], ppdu_cookie);
  3176. msdu_info->exception_fw = 1;
  3177. msdu_info->is_tx_sniffer = 1;
  3178. }
  3179. #ifdef MESH_MODE_SUPPORT
  3180. /**
  3181. * dp_tx_extract_mesh_meta_data()- Extract mesh meta hdr info from nbuf
  3182. * and prepare msdu_info for mesh frames.
  3183. * @vdev: DP vdev handle
  3184. * @nbuf: skb
  3185. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  3186. *
  3187. * Return: NULL on failure,
  3188. * nbuf when extracted successfully
  3189. */
  3190. static
  3191. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  3192. struct dp_tx_msdu_info_s *msdu_info)
  3193. {
  3194. struct meta_hdr_s *mhdr;
  3195. struct htt_tx_msdu_desc_ext2_t *meta_data =
  3196. (struct htt_tx_msdu_desc_ext2_t *)&msdu_info->meta_data[0];
  3197. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  3198. if (CB_FTYPE_MESH_TX_INFO != qdf_nbuf_get_tx_ftype(nbuf)) {
  3199. msdu_info->exception_fw = 0;
  3200. goto remove_meta_hdr;
  3201. }
  3202. msdu_info->exception_fw = 1;
  3203. qdf_mem_zero(meta_data, sizeof(struct htt_tx_msdu_desc_ext2_t));
  3204. meta_data->host_tx_desc_pool = 1;
  3205. meta_data->update_peer_cache = 1;
  3206. meta_data->learning_frame = 1;
  3207. if (!(mhdr->flags & METAHDR_FLAG_AUTO_RATE)) {
  3208. meta_data->power = mhdr->power;
  3209. meta_data->mcs_mask = 1 << mhdr->rate_info[0].mcs;
  3210. meta_data->nss_mask = 1 << mhdr->rate_info[0].nss;
  3211. meta_data->pream_type = mhdr->rate_info[0].preamble_type;
  3212. meta_data->retry_limit = mhdr->rate_info[0].max_tries;
  3213. meta_data->dyn_bw = 1;
  3214. meta_data->valid_pwr = 1;
  3215. meta_data->valid_mcs_mask = 1;
  3216. meta_data->valid_nss_mask = 1;
  3217. meta_data->valid_preamble_type = 1;
  3218. meta_data->valid_retries = 1;
  3219. meta_data->valid_bw_info = 1;
  3220. }
  3221. if (mhdr->flags & METAHDR_FLAG_NOENCRYPT) {
  3222. meta_data->encrypt_type = 0;
  3223. meta_data->valid_encrypt_type = 1;
  3224. meta_data->learning_frame = 0;
  3225. }
  3226. meta_data->valid_key_flags = 1;
  3227. meta_data->key_flags = (mhdr->keyix & 0x3);
  3228. remove_meta_hdr:
  3229. if (qdf_nbuf_pull_head(nbuf, sizeof(struct meta_hdr_s)) == NULL) {
  3230. dp_tx_err("qdf_nbuf_pull_head failed");
  3231. qdf_nbuf_free(nbuf);
  3232. return NULL;
  3233. }
  3234. msdu_info->tid = qdf_nbuf_get_priority(nbuf);
  3235. dp_tx_info("Meta hdr %0x %0x %0x %0x %0x %0x"
  3236. " tid %d to_fw %d",
  3237. msdu_info->meta_data[0],
  3238. msdu_info->meta_data[1],
  3239. msdu_info->meta_data[2],
  3240. msdu_info->meta_data[3],
  3241. msdu_info->meta_data[4],
  3242. msdu_info->meta_data[5],
  3243. msdu_info->tid, msdu_info->exception_fw);
  3244. return nbuf;
  3245. }
  3246. #else
  3247. static
  3248. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  3249. struct dp_tx_msdu_info_s *msdu_info)
  3250. {
  3251. return nbuf;
  3252. }
  3253. #endif
  3254. /**
  3255. * dp_check_exc_metadata() - Checks if parameters are valid
  3256. * @tx_exc: holds all exception path parameters
  3257. *
  3258. * Return: true when all the parameters are valid else false
  3259. *
  3260. */
  3261. static bool dp_check_exc_metadata(struct cdp_tx_exception_metadata *tx_exc)
  3262. {
  3263. bool invalid_tid = (tx_exc->tid >= DP_MAX_TIDS && tx_exc->tid !=
  3264. HTT_INVALID_TID);
  3265. bool invalid_encap_type =
  3266. (tx_exc->tx_encap_type > htt_cmn_pkt_num_types &&
  3267. tx_exc->tx_encap_type != CDP_INVALID_TX_ENCAP_TYPE);
  3268. bool invalid_sec_type = (tx_exc->sec_type > cdp_num_sec_types &&
  3269. tx_exc->sec_type != CDP_INVALID_SEC_TYPE);
  3270. bool invalid_cookie = (tx_exc->is_tx_sniffer == 1 &&
  3271. tx_exc->ppdu_cookie == 0);
  3272. if (tx_exc->is_intrabss_fwd)
  3273. return true;
  3274. if (invalid_tid || invalid_encap_type || invalid_sec_type ||
  3275. invalid_cookie) {
  3276. return false;
  3277. }
  3278. return true;
  3279. }
  3280. #ifdef ATH_SUPPORT_IQUE
  3281. bool dp_tx_mcast_enhance(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  3282. {
  3283. qdf_ether_header_t *eh;
  3284. uint8_t xmit_type = qdf_nbuf_get_vdev_xmit_type(nbuf);
  3285. /* Mcast to Ucast Conversion*/
  3286. if (qdf_likely(!vdev->mcast_enhancement_en))
  3287. return true;
  3288. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  3289. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost) &&
  3290. !DP_FRAME_IS_BROADCAST((eh)->ether_dhost)) {
  3291. dp_verbose_debug("Mcast frm for ME %pK", vdev);
  3292. qdf_nbuf_set_next(nbuf, NULL);
  3293. DP_STATS_INC_PKT(vdev, tx_i[xmit_type].mcast_en.mcast_pkt, 1,
  3294. qdf_nbuf_len(nbuf));
  3295. if (dp_tx_prepare_send_me(vdev, nbuf) ==
  3296. QDF_STATUS_SUCCESS) {
  3297. return false;
  3298. }
  3299. if (qdf_unlikely(vdev->igmp_mcast_enhanc_en > 0)) {
  3300. if (dp_tx_prepare_send_igmp_me(vdev, nbuf) ==
  3301. QDF_STATUS_SUCCESS) {
  3302. return false;
  3303. }
  3304. }
  3305. }
  3306. return true;
  3307. }
  3308. #else
  3309. bool dp_tx_mcast_enhance(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  3310. {
  3311. return true;
  3312. }
  3313. #endif
  3314. #ifdef QCA_SUPPORT_WDS_EXTENDED
  3315. /**
  3316. * dp_tx_mcast_drop() - Drop mcast frame if drop_tx_mcast is set in WDS_EXT
  3317. * @vdev: vdev handle
  3318. * @nbuf: skb
  3319. *
  3320. * Return: true if frame is dropped, false otherwise
  3321. */
  3322. static inline bool dp_tx_mcast_drop(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  3323. {
  3324. uint8_t xmit_type = qdf_nbuf_get_vdev_xmit_type(nbuf);
  3325. /* Drop tx mcast and WDS Extended feature check */
  3326. if (qdf_unlikely((vdev->drop_tx_mcast) && (vdev->wds_ext_enabled))) {
  3327. qdf_ether_header_t *eh = (qdf_ether_header_t *)
  3328. qdf_nbuf_data(nbuf);
  3329. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  3330. DP_STATS_INC(vdev,
  3331. tx_i[xmit_type].dropped.tx_mcast_drop, 1);
  3332. return true;
  3333. }
  3334. }
  3335. return false;
  3336. }
  3337. #else
  3338. static inline bool dp_tx_mcast_drop(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  3339. {
  3340. return false;
  3341. }
  3342. #endif
  3343. /**
  3344. * dp_tx_per_pkt_vdev_id_check() - vdev id check for frame
  3345. * @nbuf: qdf_nbuf_t
  3346. * @vdev: struct dp_vdev *
  3347. *
  3348. * Allow packet for processing only if it is for peer client which is
  3349. * connected with same vap. Drop packet if client is connected to
  3350. * different vap.
  3351. *
  3352. * Return: QDF_STATUS
  3353. */
  3354. static inline QDF_STATUS
  3355. dp_tx_per_pkt_vdev_id_check(qdf_nbuf_t nbuf, struct dp_vdev *vdev)
  3356. {
  3357. struct dp_ast_entry *dst_ast_entry = NULL;
  3358. qdf_ether_header_t *eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  3359. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost) ||
  3360. DP_FRAME_IS_BROADCAST((eh)->ether_dhost))
  3361. return QDF_STATUS_SUCCESS;
  3362. qdf_spin_lock_bh(&vdev->pdev->soc->ast_lock);
  3363. dst_ast_entry = dp_peer_ast_hash_find_by_vdevid(vdev->pdev->soc,
  3364. eh->ether_dhost,
  3365. vdev->vdev_id);
  3366. /* If there is no ast entry, return failure */
  3367. if (qdf_unlikely(!dst_ast_entry)) {
  3368. qdf_spin_unlock_bh(&vdev->pdev->soc->ast_lock);
  3369. return QDF_STATUS_E_FAILURE;
  3370. }
  3371. qdf_spin_unlock_bh(&vdev->pdev->soc->ast_lock);
  3372. return QDF_STATUS_SUCCESS;
  3373. }
  3374. /**
  3375. * dp_tx_nawds_handler() - NAWDS handler
  3376. *
  3377. * @soc: DP soc handle
  3378. * @vdev: DP vdev handle
  3379. * @msdu_info: msdu_info required to create HTT metadata
  3380. * @nbuf: skb
  3381. * @sa_peer_id:
  3382. *
  3383. * This API transfers the multicast frames with the peer id
  3384. * on NAWDS enabled peer.
  3385. *
  3386. * Return: none
  3387. */
  3388. void dp_tx_nawds_handler(struct dp_soc *soc, struct dp_vdev *vdev,
  3389. struct dp_tx_msdu_info_s *msdu_info,
  3390. qdf_nbuf_t nbuf, uint16_t sa_peer_id)
  3391. {
  3392. struct dp_peer *peer = NULL;
  3393. qdf_nbuf_t nbuf_clone = NULL;
  3394. uint16_t peer_id = DP_INVALID_PEER;
  3395. struct dp_txrx_peer *txrx_peer;
  3396. uint8_t link_id = 0;
  3397. /* This check avoids pkt forwarding which is entered
  3398. * in the ast table but still doesn't have valid peerid.
  3399. */
  3400. if (sa_peer_id == HTT_INVALID_PEER)
  3401. return;
  3402. qdf_spin_lock_bh(&vdev->peer_list_lock);
  3403. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3404. txrx_peer = dp_get_txrx_peer(peer);
  3405. if (!txrx_peer)
  3406. continue;
  3407. if (!txrx_peer->bss_peer && txrx_peer->nawds_enabled) {
  3408. peer_id = peer->peer_id;
  3409. if (!dp_peer_is_primary_link_peer(peer))
  3410. continue;
  3411. /* In the case of wds ext peer mcast traffic will be
  3412. * sent as part of VLAN interface
  3413. */
  3414. if (dp_peer_is_wds_ext_peer(txrx_peer))
  3415. continue;
  3416. /* Multicast packets needs to be
  3417. * dropped in case of intra bss forwarding
  3418. */
  3419. if (sa_peer_id == txrx_peer->peer_id) {
  3420. dp_tx_debug("multicast packet");
  3421. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  3422. tx.nawds_mcast_drop,
  3423. 1, link_id);
  3424. continue;
  3425. }
  3426. nbuf_clone = qdf_nbuf_clone(nbuf);
  3427. if (!nbuf_clone) {
  3428. QDF_TRACE(QDF_MODULE_ID_DP,
  3429. QDF_TRACE_LEVEL_ERROR,
  3430. FL("nbuf clone failed"));
  3431. break;
  3432. }
  3433. nbuf_clone = dp_tx_send_msdu_single(vdev, nbuf_clone,
  3434. msdu_info, peer_id,
  3435. NULL);
  3436. if (nbuf_clone) {
  3437. dp_tx_debug("pkt send failed");
  3438. qdf_nbuf_free(nbuf_clone);
  3439. } else {
  3440. if (peer_id != DP_INVALID_PEER)
  3441. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  3442. tx.nawds_mcast,
  3443. 1, qdf_nbuf_len(nbuf), link_id);
  3444. }
  3445. }
  3446. }
  3447. qdf_spin_unlock_bh(&vdev->peer_list_lock);
  3448. }
  3449. #ifdef WLAN_MCAST_MLO
  3450. static inline bool
  3451. dp_tx_check_mesh_vdev(struct dp_vdev *vdev,
  3452. struct cdp_tx_exception_metadata *tx_exc_metadata)
  3453. {
  3454. if (!tx_exc_metadata->is_mlo_mcast && qdf_unlikely(vdev->mesh_vdev))
  3455. return true;
  3456. return false;
  3457. }
  3458. #else
  3459. static inline bool
  3460. dp_tx_check_mesh_vdev(struct dp_vdev *vdev,
  3461. struct cdp_tx_exception_metadata *tx_exc_metadata)
  3462. {
  3463. if (qdf_unlikely(vdev->mesh_vdev))
  3464. return true;
  3465. return false;
  3466. }
  3467. #endif
  3468. qdf_nbuf_t
  3469. dp_tx_send_exception(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  3470. qdf_nbuf_t nbuf,
  3471. struct cdp_tx_exception_metadata *tx_exc_metadata)
  3472. {
  3473. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3474. struct dp_tx_msdu_info_s msdu_info;
  3475. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  3476. DP_MOD_ID_TX_EXCEPTION);
  3477. uint8_t xmit_type = qdf_nbuf_get_vdev_xmit_type(nbuf);
  3478. if (qdf_unlikely(!vdev))
  3479. goto fail;
  3480. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  3481. if (!tx_exc_metadata)
  3482. goto fail;
  3483. msdu_info.tid = tx_exc_metadata->tid;
  3484. msdu_info.xmit_type = xmit_type;
  3485. dp_verbose_debug("skb "QDF_MAC_ADDR_FMT,
  3486. QDF_MAC_ADDR_REF(nbuf->data));
  3487. DP_STATS_INC_PKT(vdev, tx_i[xmit_type].rcvd, 1, qdf_nbuf_len(nbuf));
  3488. if (qdf_unlikely(!dp_check_exc_metadata(tx_exc_metadata))) {
  3489. dp_tx_err("Invalid parameters in exception path");
  3490. goto fail;
  3491. }
  3492. /* for peer based metadata check if peer is valid */
  3493. if (tx_exc_metadata->peer_id != CDP_INVALID_PEER) {
  3494. struct dp_peer *peer = NULL;
  3495. peer = dp_peer_get_ref_by_id(vdev->pdev->soc,
  3496. tx_exc_metadata->peer_id,
  3497. DP_MOD_ID_TX_EXCEPTION);
  3498. if (qdf_unlikely(!peer)) {
  3499. DP_STATS_INC(vdev,
  3500. tx_i[xmit_type].dropped.invalid_peer_id_in_exc_path,
  3501. 1);
  3502. goto fail;
  3503. }
  3504. dp_peer_unref_delete(peer, DP_MOD_ID_TX_EXCEPTION);
  3505. }
  3506. /* Basic sanity checks for unsupported packets */
  3507. /* MESH mode */
  3508. if (dp_tx_check_mesh_vdev(vdev, tx_exc_metadata)) {
  3509. dp_tx_err("Mesh mode is not supported in exception path");
  3510. goto fail;
  3511. }
  3512. /*
  3513. * Classify the frame and call corresponding
  3514. * "prepare" function which extracts the segment (TSO)
  3515. * and fragmentation information (for TSO , SG, ME, or Raw)
  3516. * into MSDU_INFO structure which is later used to fill
  3517. * SW and HW descriptors.
  3518. */
  3519. if (qdf_nbuf_is_tso(nbuf)) {
  3520. dp_verbose_debug("TSO frame %pK", vdev);
  3521. DP_STATS_INC_PKT(vdev->pdev, tso_stats.num_tso_pkts, 1,
  3522. qdf_nbuf_len(nbuf));
  3523. if (dp_tx_prepare_tso(vdev, nbuf, &msdu_info)) {
  3524. DP_STATS_INC_PKT(vdev->pdev, tso_stats.dropped_host, 1,
  3525. qdf_nbuf_len(nbuf));
  3526. goto fail;
  3527. }
  3528. DP_STATS_INC(vdev,
  3529. tx_i[xmit_type].rcvd.num, msdu_info.num_seg - 1);
  3530. goto send_multiple;
  3531. }
  3532. /* SG */
  3533. if (qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  3534. struct dp_tx_seg_info_s seg_info = {0};
  3535. nbuf = dp_tx_prepare_sg(vdev, nbuf, &seg_info, &msdu_info);
  3536. if (!nbuf)
  3537. goto fail;
  3538. dp_verbose_debug("non-TSO SG frame %pK", vdev);
  3539. DP_STATS_INC_PKT(vdev, tx_i[xmit_type].sg.sg_pkt, 1,
  3540. qdf_nbuf_len(nbuf));
  3541. goto send_multiple;
  3542. }
  3543. if (qdf_likely(tx_exc_metadata->is_tx_sniffer)) {
  3544. DP_STATS_INC_PKT(vdev, tx_i[xmit_type].sniffer_rcvd, 1,
  3545. qdf_nbuf_len(nbuf));
  3546. dp_tx_add_tx_sniffer_meta_data(vdev, &msdu_info,
  3547. tx_exc_metadata->ppdu_cookie);
  3548. }
  3549. /*
  3550. * Get HW Queue to use for this frame.
  3551. * TCL supports upto 4 DMA rings, out of which 3 rings are
  3552. * dedicated for data and 1 for command.
  3553. * "queue_id" maps to one hardware ring.
  3554. * With each ring, we also associate a unique Tx descriptor pool
  3555. * to minimize lock contention for these resources.
  3556. */
  3557. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  3558. DP_STATS_INC(vdev,
  3559. tx_i[xmit_type].rcvd_per_core[msdu_info.tx_queue.desc_pool_id],
  3560. 1);
  3561. /*
  3562. * if the packet is mcast packet send through mlo_macst handler
  3563. * for all prnt_vdevs
  3564. */
  3565. if (soc->arch_ops.dp_tx_mlo_mcast_send) {
  3566. nbuf = soc->arch_ops.dp_tx_mlo_mcast_send(soc, vdev,
  3567. nbuf,
  3568. tx_exc_metadata);
  3569. if (!nbuf)
  3570. goto fail;
  3571. }
  3572. if (qdf_likely(tx_exc_metadata->is_intrabss_fwd)) {
  3573. if (qdf_unlikely(vdev->nawds_enabled)) {
  3574. /*
  3575. * This is a multicast packet
  3576. */
  3577. dp_tx_nawds_handler(soc, vdev, &msdu_info, nbuf,
  3578. tx_exc_metadata->peer_id);
  3579. DP_STATS_INC_PKT(vdev, tx_i[xmit_type].nawds_mcast,
  3580. 1, qdf_nbuf_len(nbuf));
  3581. }
  3582. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info,
  3583. DP_INVALID_PEER, NULL);
  3584. } else {
  3585. /*
  3586. * Check exception descriptors
  3587. */
  3588. if (dp_tx_exception_limit_check(vdev, xmit_type))
  3589. goto fail;
  3590. /* Single linear frame */
  3591. /*
  3592. * If nbuf is a simple linear frame, use send_single function to
  3593. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  3594. * SRNG. There is no need to setup a MSDU extension descriptor.
  3595. */
  3596. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info,
  3597. tx_exc_metadata->peer_id,
  3598. tx_exc_metadata);
  3599. }
  3600. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TX_EXCEPTION);
  3601. return nbuf;
  3602. send_multiple:
  3603. nbuf = dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  3604. fail:
  3605. if (vdev)
  3606. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TX_EXCEPTION);
  3607. dp_verbose_debug("pkt send failed");
  3608. return nbuf;
  3609. }
  3610. qdf_nbuf_t
  3611. dp_tx_send_exception_vdev_id_check(struct cdp_soc_t *soc_hdl,
  3612. uint8_t vdev_id, qdf_nbuf_t nbuf,
  3613. struct cdp_tx_exception_metadata *tx_exc_metadata)
  3614. {
  3615. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3616. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  3617. DP_MOD_ID_TX_EXCEPTION);
  3618. uint8_t xmit_type = qdf_nbuf_get_vdev_xmit_type(nbuf);
  3619. if (qdf_unlikely(!vdev))
  3620. goto fail;
  3621. if (qdf_unlikely(dp_tx_per_pkt_vdev_id_check(nbuf, vdev)
  3622. == QDF_STATUS_E_FAILURE)) {
  3623. DP_STATS_INC(vdev,
  3624. tx_i[xmit_type].dropped.fail_per_pkt_vdev_id_check,
  3625. 1);
  3626. goto fail;
  3627. }
  3628. /* Unref count as it will again be taken inside dp_tx_exception */
  3629. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TX_EXCEPTION);
  3630. return dp_tx_send_exception(soc_hdl, vdev_id, nbuf, tx_exc_metadata);
  3631. fail:
  3632. if (vdev)
  3633. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TX_EXCEPTION);
  3634. dp_verbose_debug("pkt send failed");
  3635. return nbuf;
  3636. }
  3637. #ifdef MESH_MODE_SUPPORT
  3638. qdf_nbuf_t dp_tx_send_mesh(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  3639. qdf_nbuf_t nbuf)
  3640. {
  3641. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3642. struct meta_hdr_s *mhdr;
  3643. qdf_nbuf_t nbuf_mesh = NULL;
  3644. qdf_nbuf_t nbuf_clone = NULL;
  3645. struct dp_vdev *vdev;
  3646. uint8_t no_enc_frame = 0;
  3647. uint8_t xmit_type = qdf_nbuf_get_vdev_xmit_type(nbuf);
  3648. nbuf_mesh = qdf_nbuf_unshare(nbuf);
  3649. if (!nbuf_mesh) {
  3650. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3651. "qdf_nbuf_unshare failed");
  3652. return nbuf;
  3653. }
  3654. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_MESH);
  3655. if (!vdev) {
  3656. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3657. "vdev is NULL for vdev_id %d", vdev_id);
  3658. return nbuf;
  3659. }
  3660. nbuf = nbuf_mesh;
  3661. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  3662. if ((vdev->sec_type != cdp_sec_type_none) &&
  3663. (mhdr->flags & METAHDR_FLAG_NOENCRYPT))
  3664. no_enc_frame = 1;
  3665. if (mhdr->flags & METAHDR_FLAG_NOQOS)
  3666. qdf_nbuf_set_priority(nbuf, HTT_TX_EXT_TID_NON_QOS_MCAST_BCAST);
  3667. if ((mhdr->flags & METAHDR_FLAG_INFO_UPDATED) &&
  3668. !no_enc_frame) {
  3669. nbuf_clone = qdf_nbuf_clone(nbuf);
  3670. if (!nbuf_clone) {
  3671. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3672. "qdf_nbuf_clone failed");
  3673. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_MESH);
  3674. return nbuf;
  3675. }
  3676. qdf_nbuf_set_tx_ftype(nbuf_clone, CB_FTYPE_MESH_TX_INFO);
  3677. }
  3678. if (nbuf_clone) {
  3679. if (!dp_tx_send(soc_hdl, vdev_id, nbuf_clone)) {
  3680. DP_STATS_INC(vdev, tx_i[xmit_type].mesh.exception_fw,
  3681. 1);
  3682. } else {
  3683. qdf_nbuf_free(nbuf_clone);
  3684. }
  3685. }
  3686. if (no_enc_frame)
  3687. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_MESH_TX_INFO);
  3688. else
  3689. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_INVALID);
  3690. nbuf = dp_tx_send(soc_hdl, vdev_id, nbuf);
  3691. if ((!nbuf) && no_enc_frame) {
  3692. DP_STATS_INC(vdev, tx_i[xmit_type].mesh.exception_fw, 1);
  3693. }
  3694. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_MESH);
  3695. return nbuf;
  3696. }
  3697. #else
  3698. qdf_nbuf_t dp_tx_send_mesh(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  3699. qdf_nbuf_t nbuf)
  3700. {
  3701. return dp_tx_send(soc_hdl, vdev_id, nbuf);
  3702. }
  3703. #endif
  3704. #ifdef QCA_DP_TX_NBUF_AND_NBUF_DATA_PREFETCH
  3705. static inline
  3706. void dp_tx_prefetch_nbuf_data(qdf_nbuf_t nbuf)
  3707. {
  3708. if (nbuf) {
  3709. qdf_prefetch(&nbuf->len);
  3710. qdf_prefetch(&nbuf->data);
  3711. }
  3712. }
  3713. #else
  3714. static inline
  3715. void dp_tx_prefetch_nbuf_data(qdf_nbuf_t nbuf)
  3716. {
  3717. }
  3718. #endif
  3719. #ifdef DP_UMAC_HW_RESET_SUPPORT
  3720. qdf_nbuf_t dp_tx_drop(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  3721. qdf_nbuf_t nbuf)
  3722. {
  3723. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3724. struct dp_vdev *vdev = NULL;
  3725. uint8_t xmit_type = qdf_nbuf_get_vdev_xmit_type(nbuf);
  3726. vdev = soc->vdev_id_map[vdev_id];
  3727. if (qdf_unlikely(!vdev))
  3728. return nbuf;
  3729. DP_STATS_INC(vdev, tx_i[xmit_type].dropped.drop_ingress, 1);
  3730. return nbuf;
  3731. }
  3732. qdf_nbuf_t dp_tx_exc_drop(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  3733. qdf_nbuf_t nbuf,
  3734. struct cdp_tx_exception_metadata *tx_exc_metadata)
  3735. {
  3736. return dp_tx_drop(soc_hdl, vdev_id, nbuf);
  3737. }
  3738. #endif
  3739. #ifdef FEATURE_DIRECT_LINK
  3740. /**
  3741. * dp_vdev_tx_mark_to_fw() - Mark to_fw bit for the tx packet
  3742. * @nbuf: skb
  3743. * @vdev: DP vdev handle
  3744. *
  3745. * Return: None
  3746. */
  3747. static inline void dp_vdev_tx_mark_to_fw(qdf_nbuf_t nbuf, struct dp_vdev *vdev)
  3748. {
  3749. if (qdf_unlikely(vdev->to_fw))
  3750. QDF_NBUF_CB_TX_PACKET_TO_FW(nbuf) = 1;
  3751. }
  3752. #else
  3753. static inline void dp_vdev_tx_mark_to_fw(qdf_nbuf_t nbuf, struct dp_vdev *vdev)
  3754. {
  3755. }
  3756. #endif
  3757. qdf_nbuf_t dp_tx_send(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  3758. qdf_nbuf_t nbuf)
  3759. {
  3760. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3761. uint16_t peer_id = HTT_INVALID_PEER;
  3762. /*
  3763. * doing a memzero is causing additional function call overhead
  3764. * so doing static stack clearing
  3765. */
  3766. struct dp_tx_msdu_info_s msdu_info = {0};
  3767. struct dp_vdev *vdev = NULL;
  3768. qdf_nbuf_t end_nbuf = NULL;
  3769. uint8_t xmit_type;
  3770. if (qdf_unlikely(vdev_id >= MAX_VDEV_CNT))
  3771. return nbuf;
  3772. /*
  3773. * dp_vdev_get_ref_by_id does does a atomic operation avoid using
  3774. * this in per packet path.
  3775. *
  3776. * As in this path vdev memory is already protected with netdev
  3777. * tx lock
  3778. */
  3779. vdev = soc->vdev_id_map[vdev_id];
  3780. if (qdf_unlikely(!vdev))
  3781. return nbuf;
  3782. dp_tx_get_driver_ingress_ts(vdev, &msdu_info, nbuf);
  3783. dp_vdev_tx_mark_to_fw(nbuf, vdev);
  3784. /*
  3785. * Set Default Host TID value to invalid TID
  3786. * (TID override disabled)
  3787. */
  3788. msdu_info.tid = HTT_TX_EXT_TID_INVALID;
  3789. xmit_type = qdf_nbuf_get_vdev_xmit_type(nbuf);
  3790. msdu_info.xmit_type = xmit_type;
  3791. DP_STATS_INC_PKT(vdev, tx_i[xmit_type].rcvd, 1, qdf_nbuf_len(nbuf));
  3792. if (qdf_unlikely(vdev->mesh_vdev)) {
  3793. qdf_nbuf_t nbuf_mesh = dp_tx_extract_mesh_meta_data(vdev, nbuf,
  3794. &msdu_info);
  3795. if (!nbuf_mesh) {
  3796. dp_verbose_debug("Extracting mesh metadata failed");
  3797. return nbuf;
  3798. }
  3799. nbuf = nbuf_mesh;
  3800. }
  3801. /*
  3802. * Get HW Queue to use for this frame.
  3803. * TCL supports upto 4 DMA rings, out of which 3 rings are
  3804. * dedicated for data and 1 for command.
  3805. * "queue_id" maps to one hardware ring.
  3806. * With each ring, we also associate a unique Tx descriptor pool
  3807. * to minimize lock contention for these resources.
  3808. */
  3809. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  3810. DP_STATS_INC(vdev,
  3811. tx_i[xmit_type].rcvd_per_core[msdu_info.tx_queue.desc_pool_id],
  3812. 1);
  3813. /*
  3814. * TCL H/W supports 2 DSCP-TID mapping tables.
  3815. * Table 1 - Default DSCP-TID mapping table
  3816. * Table 2 - 1 DSCP-TID override table
  3817. *
  3818. * If we need a different DSCP-TID mapping for this vap,
  3819. * call tid_classify to extract DSCP/ToS from frame and
  3820. * map to a TID and store in msdu_info. This is later used
  3821. * to fill in TCL Input descriptor (per-packet TID override).
  3822. */
  3823. dp_tx_classify_tid(vdev, nbuf, &msdu_info);
  3824. /*
  3825. * Classify the frame and call corresponding
  3826. * "prepare" function which extracts the segment (TSO)
  3827. * and fragmentation information (for TSO , SG, ME, or Raw)
  3828. * into MSDU_INFO structure which is later used to fill
  3829. * SW and HW descriptors.
  3830. */
  3831. if (qdf_nbuf_is_tso(nbuf)) {
  3832. dp_verbose_debug("TSO frame %pK", vdev);
  3833. DP_STATS_INC_PKT(vdev->pdev, tso_stats.num_tso_pkts, 1,
  3834. qdf_nbuf_len(nbuf));
  3835. if (dp_tx_prepare_tso(vdev, nbuf, &msdu_info)) {
  3836. DP_STATS_INC_PKT(vdev->pdev, tso_stats.dropped_host, 1,
  3837. qdf_nbuf_len(nbuf));
  3838. return nbuf;
  3839. }
  3840. DP_STATS_INC(vdev, tx_i[xmit_type].rcvd.num,
  3841. msdu_info.num_seg - 1);
  3842. goto send_multiple;
  3843. }
  3844. /* SG */
  3845. if (qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  3846. if (qdf_nbuf_get_nr_frags(nbuf) > DP_TX_MAX_NUM_FRAGS - 1) {
  3847. if (qdf_unlikely(qdf_nbuf_linearize(nbuf)))
  3848. return nbuf;
  3849. } else {
  3850. struct dp_tx_seg_info_s seg_info = {0};
  3851. if (qdf_unlikely(is_nbuf_frm_rmnet(nbuf, &msdu_info)))
  3852. goto send_single;
  3853. nbuf = dp_tx_prepare_sg(vdev, nbuf, &seg_info,
  3854. &msdu_info);
  3855. if (!nbuf)
  3856. return NULL;
  3857. dp_verbose_debug("non-TSO SG frame %pK", vdev);
  3858. DP_STATS_INC_PKT(vdev, tx_i[xmit_type].sg.sg_pkt, 1,
  3859. qdf_nbuf_len(nbuf));
  3860. goto send_multiple;
  3861. }
  3862. }
  3863. if (qdf_unlikely(!dp_tx_mcast_enhance(vdev, nbuf)))
  3864. return NULL;
  3865. if (qdf_unlikely(dp_tx_mcast_drop(vdev, nbuf)))
  3866. return nbuf;
  3867. /* RAW */
  3868. if (qdf_unlikely(vdev->tx_encap_type == htt_cmn_pkt_type_raw)) {
  3869. struct dp_tx_seg_info_s seg_info = {0};
  3870. nbuf = dp_tx_prepare_raw(vdev, nbuf, &seg_info, &msdu_info);
  3871. if (!nbuf)
  3872. return NULL;
  3873. dp_verbose_debug("Raw frame %pK", vdev);
  3874. goto send_multiple;
  3875. }
  3876. if (qdf_unlikely(vdev->nawds_enabled)) {
  3877. qdf_ether_header_t *eh = (qdf_ether_header_t *)
  3878. qdf_nbuf_data(nbuf);
  3879. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  3880. uint16_t sa_peer_id = DP_INVALID_PEER;
  3881. if (!soc->ast_offload_support) {
  3882. struct dp_ast_entry *ast_entry = NULL;
  3883. qdf_spin_lock_bh(&soc->ast_lock);
  3884. ast_entry = dp_peer_ast_hash_find_by_pdevid
  3885. (soc,
  3886. (uint8_t *)(eh->ether_shost),
  3887. vdev->pdev->pdev_id);
  3888. if (ast_entry)
  3889. sa_peer_id = ast_entry->peer_id;
  3890. qdf_spin_unlock_bh(&soc->ast_lock);
  3891. }
  3892. dp_tx_nawds_handler(soc, vdev, &msdu_info, nbuf,
  3893. sa_peer_id);
  3894. }
  3895. peer_id = DP_INVALID_PEER;
  3896. DP_STATS_INC_PKT(vdev, tx_i[xmit_type].nawds_mcast,
  3897. 1, qdf_nbuf_len(nbuf));
  3898. }
  3899. send_single:
  3900. /* Single linear frame */
  3901. /*
  3902. * If nbuf is a simple linear frame, use send_single function to
  3903. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  3904. * SRNG. There is no need to setup a MSDU extension descriptor.
  3905. */
  3906. dp_tx_prefetch_nbuf_data(nbuf);
  3907. nbuf = dp_tx_send_msdu_single_wrapper(vdev, nbuf, &msdu_info,
  3908. peer_id, end_nbuf);
  3909. return nbuf;
  3910. send_multiple:
  3911. nbuf = dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  3912. if (qdf_unlikely(nbuf && msdu_info.frm_type == dp_tx_frm_raw))
  3913. dp_tx_raw_prepare_unset(vdev->pdev->soc, nbuf);
  3914. return nbuf;
  3915. }
  3916. qdf_nbuf_t dp_tx_send_vdev_id_check(struct cdp_soc_t *soc_hdl,
  3917. uint8_t vdev_id, qdf_nbuf_t nbuf)
  3918. {
  3919. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3920. struct dp_vdev *vdev = NULL;
  3921. uint8_t xmit_type = qdf_nbuf_get_vdev_xmit_type(nbuf);
  3922. if (qdf_unlikely(vdev_id >= MAX_VDEV_CNT))
  3923. return nbuf;
  3924. /*
  3925. * dp_vdev_get_ref_by_id does does a atomic operation avoid using
  3926. * this in per packet path.
  3927. *
  3928. * As in this path vdev memory is already protected with netdev
  3929. * tx lock
  3930. */
  3931. vdev = soc->vdev_id_map[vdev_id];
  3932. if (qdf_unlikely(!vdev))
  3933. return nbuf;
  3934. if (qdf_unlikely(dp_tx_per_pkt_vdev_id_check(nbuf, vdev)
  3935. == QDF_STATUS_E_FAILURE)) {
  3936. DP_STATS_INC(vdev,
  3937. tx_i[xmit_type].dropped.fail_per_pkt_vdev_id_check,
  3938. 1);
  3939. return nbuf;
  3940. }
  3941. return dp_tx_send(soc_hdl, vdev_id, nbuf);
  3942. }
  3943. #ifdef UMAC_SUPPORT_PROXY_ARP
  3944. /**
  3945. * dp_tx_proxy_arp() - Tx proxy arp handler
  3946. * @vdev: datapath vdev handle
  3947. * @nbuf: sk buffer
  3948. *
  3949. * Return: status
  3950. */
  3951. int dp_tx_proxy_arp(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  3952. {
  3953. if (vdev->osif_proxy_arp)
  3954. return vdev->osif_proxy_arp(vdev->osif_vdev, nbuf);
  3955. /*
  3956. * when UMAC_SUPPORT_PROXY_ARP is defined, we expect
  3957. * osif_proxy_arp has a valid function pointer assigned
  3958. * to it
  3959. */
  3960. dp_tx_err("valid function pointer for osif_proxy_arp is expected!!\n");
  3961. return QDF_STATUS_NOT_INITIALIZED;
  3962. }
  3963. #else
  3964. int dp_tx_proxy_arp(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  3965. {
  3966. return QDF_STATUS_SUCCESS;
  3967. }
  3968. #endif
  3969. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  3970. !defined(CONFIG_MLO_SINGLE_DEV)
  3971. #ifdef WLAN_MCAST_MLO
  3972. static bool
  3973. dp_tx_reinject_mlo_hdl(struct dp_soc *soc, struct dp_vdev *vdev,
  3974. struct dp_tx_desc_s *tx_desc,
  3975. qdf_nbuf_t nbuf,
  3976. uint8_t reinject_reason)
  3977. {
  3978. if (reinject_reason == HTT_TX_FW2WBM_REINJECT_REASON_MLO_MCAST) {
  3979. if (soc->arch_ops.dp_tx_mcast_handler)
  3980. soc->arch_ops.dp_tx_mcast_handler(soc, vdev, nbuf);
  3981. dp_tx_desc_release(soc, tx_desc, tx_desc->pool_id);
  3982. return true;
  3983. }
  3984. return false;
  3985. }
  3986. #else /* WLAN_MCAST_MLO */
  3987. static inline bool
  3988. dp_tx_reinject_mlo_hdl(struct dp_soc *soc, struct dp_vdev *vdev,
  3989. struct dp_tx_desc_s *tx_desc,
  3990. qdf_nbuf_t nbuf,
  3991. uint8_t reinject_reason)
  3992. {
  3993. return false;
  3994. }
  3995. #endif /* WLAN_MCAST_MLO */
  3996. #else
  3997. static inline bool
  3998. dp_tx_reinject_mlo_hdl(struct dp_soc *soc, struct dp_vdev *vdev,
  3999. struct dp_tx_desc_s *tx_desc,
  4000. qdf_nbuf_t nbuf,
  4001. uint8_t reinject_reason)
  4002. {
  4003. return false;
  4004. }
  4005. #endif
  4006. void dp_tx_reinject_handler(struct dp_soc *soc,
  4007. struct dp_vdev *vdev,
  4008. struct dp_tx_desc_s *tx_desc,
  4009. uint8_t *status,
  4010. uint8_t reinject_reason)
  4011. {
  4012. struct dp_peer *peer = NULL;
  4013. uint32_t peer_id = HTT_INVALID_PEER;
  4014. qdf_nbuf_t nbuf = tx_desc->nbuf;
  4015. qdf_nbuf_t nbuf_copy = NULL;
  4016. struct dp_tx_msdu_info_s msdu_info;
  4017. #ifdef WDS_VENDOR_EXTENSION
  4018. int is_mcast = 0, is_ucast = 0;
  4019. int num_peers_3addr = 0;
  4020. qdf_ether_header_t *eth_hdr = (qdf_ether_header_t *)(qdf_nbuf_data(nbuf));
  4021. struct ieee80211_frame_addr4 *wh = (struct ieee80211_frame_addr4 *)(qdf_nbuf_data(nbuf));
  4022. #endif
  4023. struct dp_txrx_peer *txrx_peer;
  4024. uint8_t xmit_type = qdf_nbuf_get_vdev_xmit_type(nbuf);
  4025. qdf_assert(vdev);
  4026. dp_tx_debug("Tx reinject path");
  4027. DP_STATS_INC_PKT(vdev, tx_i[xmit_type].reinject_pkts, 1,
  4028. qdf_nbuf_len(tx_desc->nbuf));
  4029. if (dp_tx_reinject_mlo_hdl(soc, vdev, tx_desc, nbuf, reinject_reason))
  4030. return;
  4031. #ifdef WDS_VENDOR_EXTENSION
  4032. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  4033. is_mcast = (IS_MULTICAST(wh->i_addr1)) ? 1 : 0;
  4034. } else {
  4035. is_mcast = (IS_MULTICAST(eth_hdr->ether_dhost)) ? 1 : 0;
  4036. }
  4037. is_ucast = !is_mcast;
  4038. qdf_spin_lock_bh(&vdev->peer_list_lock);
  4039. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4040. txrx_peer = dp_get_txrx_peer(peer);
  4041. if (!txrx_peer || txrx_peer->bss_peer)
  4042. continue;
  4043. /* Detect wds peers that use 3-addr framing for mcast.
  4044. * if there are any, the bss_peer is used to send the
  4045. * the mcast frame using 3-addr format. all wds enabled
  4046. * peers that use 4-addr framing for mcast frames will
  4047. * be duplicated and sent as 4-addr frames below.
  4048. */
  4049. if (!txrx_peer->wds_enabled ||
  4050. !txrx_peer->wds_ecm.wds_tx_mcast_4addr) {
  4051. num_peers_3addr = 1;
  4052. break;
  4053. }
  4054. }
  4055. qdf_spin_unlock_bh(&vdev->peer_list_lock);
  4056. #endif
  4057. if (qdf_unlikely(vdev->mesh_vdev)) {
  4058. DP_TX_FREE_SINGLE_BUF(vdev->pdev->soc, tx_desc->nbuf);
  4059. } else {
  4060. qdf_spin_lock_bh(&vdev->peer_list_lock);
  4061. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4062. txrx_peer = dp_get_txrx_peer(peer);
  4063. if (!txrx_peer)
  4064. continue;
  4065. if ((txrx_peer->peer_id != HTT_INVALID_PEER) &&
  4066. #ifdef WDS_VENDOR_EXTENSION
  4067. /*
  4068. * . if 3-addr STA, then send on BSS Peer
  4069. * . if Peer WDS enabled and accept 4-addr mcast,
  4070. * send mcast on that peer only
  4071. * . if Peer WDS enabled and accept 4-addr ucast,
  4072. * send ucast on that peer only
  4073. */
  4074. ((txrx_peer->bss_peer && num_peers_3addr && is_mcast) ||
  4075. (txrx_peer->wds_enabled &&
  4076. ((is_mcast && txrx_peer->wds_ecm.wds_tx_mcast_4addr) ||
  4077. (is_ucast &&
  4078. txrx_peer->wds_ecm.wds_tx_ucast_4addr))))) {
  4079. #else
  4080. (txrx_peer->bss_peer &&
  4081. (dp_tx_proxy_arp(vdev, nbuf) == QDF_STATUS_SUCCESS))) {
  4082. #endif
  4083. peer_id = DP_INVALID_PEER;
  4084. nbuf_copy = qdf_nbuf_copy(nbuf);
  4085. if (!nbuf_copy) {
  4086. dp_tx_debug("nbuf copy failed");
  4087. break;
  4088. }
  4089. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  4090. dp_tx_get_queue(vdev, nbuf,
  4091. &msdu_info.tx_queue);
  4092. msdu_info.xmit_type =
  4093. qdf_nbuf_get_vdev_xmit_type(nbuf);
  4094. nbuf_copy = dp_tx_send_msdu_single(vdev,
  4095. nbuf_copy,
  4096. &msdu_info,
  4097. peer_id,
  4098. NULL);
  4099. if (nbuf_copy) {
  4100. dp_tx_debug("pkt send failed");
  4101. qdf_nbuf_free(nbuf_copy);
  4102. }
  4103. }
  4104. }
  4105. qdf_spin_unlock_bh(&vdev->peer_list_lock);
  4106. qdf_nbuf_unmap_nbytes_single(vdev->osdev, nbuf,
  4107. QDF_DMA_TO_DEVICE, nbuf->len);
  4108. qdf_nbuf_free(nbuf);
  4109. }
  4110. dp_tx_desc_release(soc, tx_desc, tx_desc->pool_id);
  4111. }
  4112. void dp_tx_inspect_handler(struct dp_soc *soc,
  4113. struct dp_vdev *vdev,
  4114. struct dp_tx_desc_s *tx_desc,
  4115. uint8_t *status)
  4116. {
  4117. uint8_t xmit_type = qdf_nbuf_get_vdev_xmit_type(tx_desc->nbuf);
  4118. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4119. "%s Tx inspect path",
  4120. __func__);
  4121. DP_STATS_INC_PKT(vdev, tx_i[xmit_type].inspect_pkts, 1,
  4122. qdf_nbuf_len(tx_desc->nbuf));
  4123. DP_TX_FREE_SINGLE_BUF(soc, tx_desc->nbuf);
  4124. dp_tx_desc_release(soc, tx_desc, tx_desc->pool_id);
  4125. }
  4126. #ifdef MESH_MODE_SUPPORT
  4127. /**
  4128. * dp_tx_comp_fill_tx_completion_stats() - Fill per packet Tx completion stats
  4129. * in mesh meta header
  4130. * @tx_desc: software descriptor head pointer
  4131. * @ts: pointer to tx completion stats
  4132. * Return: none
  4133. */
  4134. static
  4135. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  4136. struct hal_tx_completion_status *ts)
  4137. {
  4138. qdf_nbuf_t netbuf = tx_desc->nbuf;
  4139. if (!tx_desc->msdu_ext_desc) {
  4140. if (qdf_nbuf_pull_head(netbuf, tx_desc->pkt_offset) == NULL) {
  4141. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4142. "netbuf %pK offset %d",
  4143. netbuf, tx_desc->pkt_offset);
  4144. return;
  4145. }
  4146. }
  4147. }
  4148. #else
  4149. static
  4150. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  4151. struct hal_tx_completion_status *ts)
  4152. {
  4153. }
  4154. #endif
  4155. #ifdef CONFIG_SAWF
  4156. static void dp_tx_update_peer_sawf_stats(struct dp_soc *soc,
  4157. struct dp_vdev *vdev,
  4158. struct dp_txrx_peer *txrx_peer,
  4159. struct dp_tx_desc_s *tx_desc,
  4160. struct hal_tx_completion_status *ts,
  4161. uint8_t tid)
  4162. {
  4163. dp_sawf_tx_compl_update_peer_stats(soc, vdev, txrx_peer, tx_desc,
  4164. ts, tid);
  4165. }
  4166. static void dp_tx_compute_delay_avg(struct cdp_delay_tx_stats *tx_delay,
  4167. uint32_t nw_delay,
  4168. uint32_t sw_delay,
  4169. uint32_t hw_delay)
  4170. {
  4171. dp_peer_tid_delay_avg(tx_delay,
  4172. nw_delay,
  4173. sw_delay,
  4174. hw_delay);
  4175. }
  4176. #else
  4177. static void dp_tx_update_peer_sawf_stats(struct dp_soc *soc,
  4178. struct dp_vdev *vdev,
  4179. struct dp_txrx_peer *txrx_peer,
  4180. struct dp_tx_desc_s *tx_desc,
  4181. struct hal_tx_completion_status *ts,
  4182. uint8_t tid)
  4183. {
  4184. }
  4185. static inline void
  4186. dp_tx_compute_delay_avg(struct cdp_delay_tx_stats *tx_delay,
  4187. uint32_t nw_delay, uint32_t sw_delay,
  4188. uint32_t hw_delay)
  4189. {
  4190. }
  4191. #endif
  4192. #ifdef QCA_PEER_EXT_STATS
  4193. #ifdef WLAN_CONFIG_TX_DELAY
  4194. static void dp_tx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  4195. struct dp_tx_desc_s *tx_desc,
  4196. struct hal_tx_completion_status *ts,
  4197. struct dp_vdev *vdev)
  4198. {
  4199. struct dp_soc *soc = vdev->pdev->soc;
  4200. struct cdp_delay_tx_stats *tx_delay = &stats->tx_delay;
  4201. int64_t timestamp_ingress, timestamp_hw_enqueue;
  4202. uint32_t sw_enqueue_delay, fwhw_transmit_delay = 0;
  4203. if (!ts->valid)
  4204. return;
  4205. timestamp_ingress = qdf_nbuf_get_timestamp_us(tx_desc->nbuf);
  4206. timestamp_hw_enqueue = qdf_ktime_to_us(tx_desc->timestamp);
  4207. sw_enqueue_delay = (uint32_t)(timestamp_hw_enqueue - timestamp_ingress);
  4208. dp_hist_update_stats(&tx_delay->tx_swq_delay, sw_enqueue_delay);
  4209. if (soc->arch_ops.dp_tx_compute_hw_delay)
  4210. if (!soc->arch_ops.dp_tx_compute_hw_delay(soc, vdev, ts,
  4211. &fwhw_transmit_delay))
  4212. dp_hist_update_stats(&tx_delay->hwtx_delay,
  4213. fwhw_transmit_delay);
  4214. dp_tx_compute_delay_avg(tx_delay, 0, sw_enqueue_delay,
  4215. fwhw_transmit_delay);
  4216. }
  4217. #else
  4218. /**
  4219. * dp_tx_compute_tid_delay() - Compute per TID delay
  4220. * @stats: Per TID delay stats
  4221. * @tx_desc: Software Tx descriptor
  4222. * @ts: Tx completion status
  4223. * @vdev: vdev
  4224. *
  4225. * Compute the software enqueue and hw enqueue delays and
  4226. * update the respective histograms
  4227. *
  4228. * Return: void
  4229. */
  4230. static void dp_tx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  4231. struct dp_tx_desc_s *tx_desc,
  4232. struct hal_tx_completion_status *ts,
  4233. struct dp_vdev *vdev)
  4234. {
  4235. struct cdp_delay_tx_stats *tx_delay = &stats->tx_delay;
  4236. int64_t current_timestamp, timestamp_ingress, timestamp_hw_enqueue;
  4237. uint32_t sw_enqueue_delay, fwhw_transmit_delay;
  4238. current_timestamp = qdf_ktime_to_ms(qdf_ktime_real_get());
  4239. timestamp_ingress = qdf_nbuf_get_timestamp(tx_desc->nbuf);
  4240. timestamp_hw_enqueue = qdf_ktime_to_ms(tx_desc->timestamp);
  4241. sw_enqueue_delay = (uint32_t)(timestamp_hw_enqueue - timestamp_ingress);
  4242. fwhw_transmit_delay = (uint32_t)(current_timestamp -
  4243. timestamp_hw_enqueue);
  4244. /*
  4245. * Update the Tx software enqueue delay and HW enque-Completion delay.
  4246. */
  4247. dp_hist_update_stats(&tx_delay->tx_swq_delay, sw_enqueue_delay);
  4248. dp_hist_update_stats(&tx_delay->hwtx_delay, fwhw_transmit_delay);
  4249. }
  4250. #endif
  4251. /**
  4252. * dp_tx_update_peer_delay_stats() - Update the peer delay stats
  4253. * @txrx_peer: DP peer context
  4254. * @tx_desc: Tx software descriptor
  4255. * @ts: Tx completion status
  4256. * @ring_id: Rx CPU context ID/CPU_ID
  4257. *
  4258. * Update the peer extended stats. These are enhanced other
  4259. * delay stats per msdu level.
  4260. *
  4261. * Return: void
  4262. */
  4263. static void dp_tx_update_peer_delay_stats(struct dp_txrx_peer *txrx_peer,
  4264. struct dp_tx_desc_s *tx_desc,
  4265. struct hal_tx_completion_status *ts,
  4266. uint8_t ring_id)
  4267. {
  4268. struct dp_pdev *pdev = txrx_peer->vdev->pdev;
  4269. struct dp_soc *soc = NULL;
  4270. struct dp_peer_delay_stats *delay_stats = NULL;
  4271. uint8_t tid;
  4272. soc = pdev->soc;
  4273. if (qdf_likely(!wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx)))
  4274. return;
  4275. if (!txrx_peer->delay_stats)
  4276. return;
  4277. tid = ts->tid;
  4278. delay_stats = txrx_peer->delay_stats;
  4279. /*
  4280. * For non-TID packets use the TID 9
  4281. */
  4282. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS))
  4283. tid = CDP_MAX_DATA_TIDS - 1;
  4284. dp_tx_compute_tid_delay(&delay_stats->delay_tid_stats[tid][ring_id],
  4285. tx_desc, ts, txrx_peer->vdev);
  4286. }
  4287. #else
  4288. static inline
  4289. void dp_tx_update_peer_delay_stats(struct dp_txrx_peer *txrx_peer,
  4290. struct dp_tx_desc_s *tx_desc,
  4291. struct hal_tx_completion_status *ts,
  4292. uint8_t ring_id)
  4293. {
  4294. }
  4295. #endif
  4296. #ifdef WLAN_PEER_JITTER
  4297. /**
  4298. * dp_tx_jitter_get_avg_jitter() - compute the average jitter
  4299. * @curr_delay: Current delay
  4300. * @prev_delay: Previous delay
  4301. * @avg_jitter: Average Jitter
  4302. * Return: Newly Computed Average Jitter
  4303. */
  4304. static uint32_t dp_tx_jitter_get_avg_jitter(uint32_t curr_delay,
  4305. uint32_t prev_delay,
  4306. uint32_t avg_jitter)
  4307. {
  4308. uint32_t curr_jitter;
  4309. int32_t jitter_diff;
  4310. curr_jitter = qdf_abs(curr_delay - prev_delay);
  4311. if (!avg_jitter)
  4312. return curr_jitter;
  4313. jitter_diff = curr_jitter - avg_jitter;
  4314. if (jitter_diff < 0)
  4315. avg_jitter = avg_jitter -
  4316. (qdf_abs(jitter_diff) >> DP_AVG_JITTER_WEIGHT_DENOM);
  4317. else
  4318. avg_jitter = avg_jitter +
  4319. (qdf_abs(jitter_diff) >> DP_AVG_JITTER_WEIGHT_DENOM);
  4320. return avg_jitter;
  4321. }
  4322. /**
  4323. * dp_tx_jitter_get_avg_delay() - compute the average delay
  4324. * @curr_delay: Current delay
  4325. * @avg_delay: Average delay
  4326. * Return: Newly Computed Average Delay
  4327. */
  4328. static uint32_t dp_tx_jitter_get_avg_delay(uint32_t curr_delay,
  4329. uint32_t avg_delay)
  4330. {
  4331. int32_t delay_diff;
  4332. if (!avg_delay)
  4333. return curr_delay;
  4334. delay_diff = curr_delay - avg_delay;
  4335. if (delay_diff < 0)
  4336. avg_delay = avg_delay - (qdf_abs(delay_diff) >>
  4337. DP_AVG_DELAY_WEIGHT_DENOM);
  4338. else
  4339. avg_delay = avg_delay + (qdf_abs(delay_diff) >>
  4340. DP_AVG_DELAY_WEIGHT_DENOM);
  4341. return avg_delay;
  4342. }
  4343. #ifdef WLAN_CONFIG_TX_DELAY
  4344. /**
  4345. * dp_tx_compute_cur_delay() - get the current delay
  4346. * @soc: soc handle
  4347. * @vdev: vdev structure for data path state
  4348. * @ts: Tx completion status
  4349. * @curr_delay: current delay
  4350. * @tx_desc: tx descriptor
  4351. * Return: void
  4352. */
  4353. static
  4354. QDF_STATUS dp_tx_compute_cur_delay(struct dp_soc *soc,
  4355. struct dp_vdev *vdev,
  4356. struct hal_tx_completion_status *ts,
  4357. uint32_t *curr_delay,
  4358. struct dp_tx_desc_s *tx_desc)
  4359. {
  4360. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  4361. if (soc->arch_ops.dp_tx_compute_hw_delay)
  4362. status = soc->arch_ops.dp_tx_compute_hw_delay(soc, vdev, ts,
  4363. curr_delay);
  4364. return status;
  4365. }
  4366. #else
  4367. static
  4368. QDF_STATUS dp_tx_compute_cur_delay(struct dp_soc *soc,
  4369. struct dp_vdev *vdev,
  4370. struct hal_tx_completion_status *ts,
  4371. uint32_t *curr_delay,
  4372. struct dp_tx_desc_s *tx_desc)
  4373. {
  4374. int64_t current_timestamp, timestamp_hw_enqueue;
  4375. current_timestamp = qdf_ktime_to_us(qdf_ktime_real_get());
  4376. timestamp_hw_enqueue = qdf_ktime_to_us(tx_desc->timestamp);
  4377. *curr_delay = (uint32_t)(current_timestamp - timestamp_hw_enqueue);
  4378. return QDF_STATUS_SUCCESS;
  4379. }
  4380. #endif
  4381. /**
  4382. * dp_tx_compute_tid_jitter() - compute per tid per ring jitter
  4383. * @jitter: per tid per ring jitter stats
  4384. * @ts: Tx completion status
  4385. * @vdev: vdev structure for data path state
  4386. * @tx_desc: tx descriptor
  4387. * Return: void
  4388. */
  4389. static void dp_tx_compute_tid_jitter(struct cdp_peer_tid_stats *jitter,
  4390. struct hal_tx_completion_status *ts,
  4391. struct dp_vdev *vdev,
  4392. struct dp_tx_desc_s *tx_desc)
  4393. {
  4394. uint32_t curr_delay, avg_delay, avg_jitter, prev_delay;
  4395. struct dp_soc *soc = vdev->pdev->soc;
  4396. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  4397. if (ts->status != HAL_TX_TQM_RR_FRAME_ACKED) {
  4398. jitter->tx_drop += 1;
  4399. return;
  4400. }
  4401. status = dp_tx_compute_cur_delay(soc, vdev, ts, &curr_delay,
  4402. tx_desc);
  4403. if (QDF_IS_STATUS_SUCCESS(status)) {
  4404. avg_delay = jitter->tx_avg_delay;
  4405. avg_jitter = jitter->tx_avg_jitter;
  4406. prev_delay = jitter->tx_prev_delay;
  4407. avg_jitter = dp_tx_jitter_get_avg_jitter(curr_delay,
  4408. prev_delay,
  4409. avg_jitter);
  4410. avg_delay = dp_tx_jitter_get_avg_delay(curr_delay, avg_delay);
  4411. jitter->tx_avg_delay = avg_delay;
  4412. jitter->tx_avg_jitter = avg_jitter;
  4413. jitter->tx_prev_delay = curr_delay;
  4414. jitter->tx_total_success += 1;
  4415. } else if (status == QDF_STATUS_E_FAILURE) {
  4416. jitter->tx_avg_err += 1;
  4417. }
  4418. }
  4419. /* dp_tx_update_peer_jitter_stats() - Update the peer jitter stats
  4420. * @txrx_peer: DP peer context
  4421. * @tx_desc: Tx software descriptor
  4422. * @ts: Tx completion status
  4423. * @ring_id: Rx CPU context ID/CPU_ID
  4424. * Return: void
  4425. */
  4426. static void dp_tx_update_peer_jitter_stats(struct dp_txrx_peer *txrx_peer,
  4427. struct dp_tx_desc_s *tx_desc,
  4428. struct hal_tx_completion_status *ts,
  4429. uint8_t ring_id)
  4430. {
  4431. struct dp_pdev *pdev = txrx_peer->vdev->pdev;
  4432. struct dp_soc *soc = pdev->soc;
  4433. struct cdp_peer_tid_stats *jitter_stats = NULL;
  4434. uint8_t tid;
  4435. struct cdp_peer_tid_stats *rx_tid = NULL;
  4436. if (qdf_likely(!wlan_cfg_is_peer_jitter_stats_enabled(soc->wlan_cfg_ctx)))
  4437. return;
  4438. if (!txrx_peer->jitter_stats)
  4439. return;
  4440. tid = ts->tid;
  4441. jitter_stats = txrx_peer->jitter_stats;
  4442. /*
  4443. * For non-TID packets use the TID 9
  4444. */
  4445. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS))
  4446. tid = CDP_MAX_DATA_TIDS - 1;
  4447. rx_tid = &jitter_stats[tid * CDP_MAX_TXRX_CTX + ring_id];
  4448. dp_tx_compute_tid_jitter(rx_tid,
  4449. ts, txrx_peer->vdev, tx_desc);
  4450. }
  4451. #else
  4452. static void dp_tx_update_peer_jitter_stats(struct dp_txrx_peer *txrx_peer,
  4453. struct dp_tx_desc_s *tx_desc,
  4454. struct hal_tx_completion_status *ts,
  4455. uint8_t ring_id)
  4456. {
  4457. }
  4458. #endif
  4459. #ifdef HW_TX_DELAY_STATS_ENABLE
  4460. /**
  4461. * dp_update_tx_delay_stats() - update the delay stats
  4462. * @vdev: vdev handle
  4463. * @delay: delay in ms or us based on the flag delay_in_us
  4464. * @tid: tid value
  4465. * @mode: type of tx delay mode
  4466. * @ring_id: ring number
  4467. * @delay_in_us: flag to indicate whether the delay is in ms or us
  4468. *
  4469. * Return: none
  4470. */
  4471. static inline
  4472. void dp_update_tx_delay_stats(struct dp_vdev *vdev, uint32_t delay, uint8_t tid,
  4473. uint8_t mode, uint8_t ring_id, bool delay_in_us)
  4474. {
  4475. struct cdp_tid_tx_stats *tstats =
  4476. &vdev->stats.tid_tx_stats[ring_id][tid];
  4477. dp_update_delay_stats(tstats, NULL, delay, tid, mode, ring_id,
  4478. delay_in_us);
  4479. }
  4480. #else
  4481. static inline
  4482. void dp_update_tx_delay_stats(struct dp_vdev *vdev, uint32_t delay, uint8_t tid,
  4483. uint8_t mode, uint8_t ring_id, bool delay_in_us)
  4484. {
  4485. struct cdp_tid_tx_stats *tstats =
  4486. &vdev->pdev->stats.tid_stats.tid_tx_stats[ring_id][tid];
  4487. dp_update_delay_stats(tstats, NULL, delay, tid, mode, ring_id,
  4488. delay_in_us);
  4489. }
  4490. #endif
  4491. void dp_tx_compute_delay(struct dp_vdev *vdev, struct dp_tx_desc_s *tx_desc,
  4492. uint8_t tid, uint8_t ring_id)
  4493. {
  4494. int64_t current_timestamp, timestamp_ingress, timestamp_hw_enqueue;
  4495. uint32_t sw_enqueue_delay, fwhw_transmit_delay, interframe_delay;
  4496. uint32_t fwhw_transmit_delay_us;
  4497. if (qdf_likely(!vdev->pdev->delay_stats_flag) &&
  4498. qdf_likely(!dp_is_vdev_tx_delay_stats_enabled(vdev)))
  4499. return;
  4500. if (dp_is_vdev_tx_delay_stats_enabled(vdev)) {
  4501. fwhw_transmit_delay_us =
  4502. qdf_ktime_to_us(qdf_ktime_real_get()) -
  4503. qdf_ktime_to_us(tx_desc->timestamp);
  4504. /*
  4505. * Delay between packet enqueued to HW and Tx completion in us
  4506. */
  4507. dp_update_tx_delay_stats(vdev, fwhw_transmit_delay_us, tid,
  4508. CDP_DELAY_STATS_FW_HW_TRANSMIT,
  4509. ring_id, true);
  4510. /*
  4511. * For MCL, only enqueue to completion delay is required
  4512. * so return if the vdev flag is enabled.
  4513. */
  4514. return;
  4515. }
  4516. current_timestamp = qdf_ktime_to_ms(qdf_ktime_real_get());
  4517. timestamp_hw_enqueue = qdf_ktime_to_ms(tx_desc->timestamp);
  4518. fwhw_transmit_delay = (uint32_t)(current_timestamp -
  4519. timestamp_hw_enqueue);
  4520. if (!timestamp_hw_enqueue)
  4521. return;
  4522. /*
  4523. * Delay between packet enqueued to HW and Tx completion in ms
  4524. */
  4525. dp_update_tx_delay_stats(vdev, fwhw_transmit_delay, tid,
  4526. CDP_DELAY_STATS_FW_HW_TRANSMIT, ring_id,
  4527. false);
  4528. timestamp_ingress = qdf_nbuf_get_timestamp(tx_desc->nbuf);
  4529. sw_enqueue_delay = (uint32_t)(timestamp_hw_enqueue - timestamp_ingress);
  4530. interframe_delay = (uint32_t)(timestamp_ingress -
  4531. vdev->prev_tx_enq_tstamp);
  4532. /*
  4533. * Delay in software enqueue
  4534. */
  4535. dp_update_tx_delay_stats(vdev, sw_enqueue_delay, tid,
  4536. CDP_DELAY_STATS_SW_ENQ, ring_id,
  4537. false);
  4538. /*
  4539. * Update interframe delay stats calculated at hardstart receive point.
  4540. * Value of vdev->prev_tx_enq_tstamp will be 0 for 1st frame, so
  4541. * interframe delay will not be calculate correctly for 1st frame.
  4542. * On the other side, this will help in avoiding extra per packet check
  4543. * of !vdev->prev_tx_enq_tstamp.
  4544. */
  4545. dp_update_tx_delay_stats(vdev, interframe_delay, tid,
  4546. CDP_DELAY_STATS_TX_INTERFRAME, ring_id,
  4547. false);
  4548. vdev->prev_tx_enq_tstamp = timestamp_ingress;
  4549. }
  4550. #ifdef DISABLE_DP_STATS
  4551. static
  4552. inline void dp_update_no_ack_stats(qdf_nbuf_t nbuf,
  4553. struct dp_txrx_peer *txrx_peer,
  4554. uint8_t link_id)
  4555. {
  4556. }
  4557. #else
  4558. static inline void
  4559. dp_update_no_ack_stats(qdf_nbuf_t nbuf, struct dp_txrx_peer *txrx_peer,
  4560. uint8_t link_id)
  4561. {
  4562. enum qdf_proto_subtype subtype = QDF_PROTO_INVALID;
  4563. DPTRACE(qdf_dp_track_noack_check(nbuf, &subtype));
  4564. if (subtype != QDF_PROTO_INVALID)
  4565. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.no_ack_count[subtype],
  4566. 1, link_id);
  4567. }
  4568. #endif
  4569. #ifndef QCA_ENHANCED_STATS_SUPPORT
  4570. #ifdef DP_PEER_EXTENDED_API
  4571. static inline uint8_t
  4572. dp_tx_get_mpdu_retry_threshold(struct dp_txrx_peer *txrx_peer)
  4573. {
  4574. return txrx_peer->mpdu_retry_threshold;
  4575. }
  4576. #else
  4577. static inline uint8_t
  4578. dp_tx_get_mpdu_retry_threshold(struct dp_txrx_peer *txrx_peer)
  4579. {
  4580. return 0;
  4581. }
  4582. #endif
  4583. /**
  4584. * dp_tx_update_peer_extd_stats()- Update Tx extended path stats for peer
  4585. *
  4586. * @ts: Tx compltion status
  4587. * @txrx_peer: datapath txrx_peer handle
  4588. * @link_id: Link id
  4589. *
  4590. * Return: void
  4591. */
  4592. static inline void
  4593. dp_tx_update_peer_extd_stats(struct hal_tx_completion_status *ts,
  4594. struct dp_txrx_peer *txrx_peer, uint8_t link_id)
  4595. {
  4596. uint8_t mcs, pkt_type, dst_mcs_idx;
  4597. uint8_t retry_threshold = dp_tx_get_mpdu_retry_threshold(txrx_peer);
  4598. mcs = ts->mcs;
  4599. pkt_type = ts->pkt_type;
  4600. /* do HW to SW pkt type conversion */
  4601. pkt_type = (pkt_type >= HAL_DOT11_MAX ? DOT11_MAX :
  4602. hal_2_dp_pkt_type_map[pkt_type]);
  4603. dst_mcs_idx = dp_get_mcs_array_index_by_pkt_type_mcs(pkt_type, mcs);
  4604. if (MCS_INVALID_ARRAY_INDEX != dst_mcs_idx)
  4605. DP_PEER_EXTD_STATS_INC(txrx_peer,
  4606. tx.pkt_type[pkt_type].mcs_count[dst_mcs_idx],
  4607. 1, link_id);
  4608. DP_PEER_EXTD_STATS_INC(txrx_peer, tx.sgi_count[ts->sgi], 1, link_id);
  4609. DP_PEER_EXTD_STATS_INC(txrx_peer, tx.bw[ts->bw], 1, link_id);
  4610. DP_PEER_EXTD_STATS_UPD(txrx_peer, tx.last_ack_rssi, ts->ack_frame_rssi,
  4611. link_id);
  4612. DP_PEER_EXTD_STATS_INC(txrx_peer,
  4613. tx.wme_ac_type[TID_TO_WME_AC(ts->tid)], 1,
  4614. link_id);
  4615. DP_PEER_EXTD_STATS_INCC(txrx_peer, tx.stbc, 1, ts->stbc, link_id);
  4616. DP_PEER_EXTD_STATS_INCC(txrx_peer, tx.ldpc, 1, ts->ldpc, link_id);
  4617. DP_PEER_EXTD_STATS_INCC(txrx_peer, tx.retries, 1, ts->transmit_cnt > 1,
  4618. link_id);
  4619. if (ts->first_msdu) {
  4620. DP_PEER_EXTD_STATS_INCC(txrx_peer, tx.retries_mpdu, 1,
  4621. ts->transmit_cnt > 1, link_id);
  4622. if (!retry_threshold)
  4623. return;
  4624. DP_PEER_EXTD_STATS_INCC(txrx_peer, tx.mpdu_success_with_retries,
  4625. qdf_do_div(ts->transmit_cnt,
  4626. retry_threshold),
  4627. ts->transmit_cnt > retry_threshold,
  4628. link_id);
  4629. }
  4630. }
  4631. #else
  4632. static inline void
  4633. dp_tx_update_peer_extd_stats(struct hal_tx_completion_status *ts,
  4634. struct dp_txrx_peer *txrx_peer, uint8_t link_id)
  4635. {
  4636. }
  4637. #endif
  4638. #if defined(WLAN_FEATURE_11BE_MLO) && \
  4639. (defined(QCA_ENHANCED_STATS_SUPPORT) || \
  4640. defined(DP_MLO_LINK_STATS_SUPPORT))
  4641. static inline uint8_t
  4642. dp_tx_get_link_id_from_ppdu_id(struct dp_soc *soc,
  4643. struct hal_tx_completion_status *ts,
  4644. struct dp_txrx_peer *txrx_peer,
  4645. struct dp_vdev *vdev)
  4646. {
  4647. uint8_t hw_link_id = 0;
  4648. uint32_t ppdu_id;
  4649. uint8_t link_id_offset, link_id_bits;
  4650. if (!txrx_peer->is_mld_peer || !vdev->pdev->link_peer_stats)
  4651. return 0;
  4652. link_id_offset = soc->link_id_offset;
  4653. link_id_bits = soc->link_id_bits;
  4654. ppdu_id = ts->ppdu_id;
  4655. hw_link_id = ((DP_GET_HW_LINK_ID_FRM_PPDU_ID(ppdu_id, link_id_offset,
  4656. link_id_bits)) + 1);
  4657. if (hw_link_id > DP_MAX_MLO_LINKS) {
  4658. hw_link_id = 0;
  4659. DP_PEER_PER_PKT_STATS_INC(
  4660. txrx_peer,
  4661. tx.inval_link_id_pkt_cnt, 1, hw_link_id);
  4662. }
  4663. return hw_link_id;
  4664. }
  4665. #else
  4666. static inline uint8_t
  4667. dp_tx_get_link_id_from_ppdu_id(struct dp_soc *soc,
  4668. struct hal_tx_completion_status *ts,
  4669. struct dp_txrx_peer *txrx_peer,
  4670. struct dp_vdev *vdev)
  4671. {
  4672. return 0;
  4673. }
  4674. #endif
  4675. /**
  4676. * dp_tx_update_peer_stats() - Update peer stats from Tx completion indications
  4677. * per wbm ring
  4678. *
  4679. * @tx_desc: software descriptor head pointer
  4680. * @ts: Tx completion status
  4681. * @txrx_peer: peer handle
  4682. * @ring_id: ring number
  4683. * @link_id: Link id
  4684. *
  4685. * Return: None
  4686. */
  4687. static inline void
  4688. dp_tx_update_peer_stats(struct dp_tx_desc_s *tx_desc,
  4689. struct hal_tx_completion_status *ts,
  4690. struct dp_txrx_peer *txrx_peer, uint8_t ring_id,
  4691. uint8_t link_id)
  4692. {
  4693. struct dp_pdev *pdev = txrx_peer->vdev->pdev;
  4694. uint8_t tid = ts->tid;
  4695. uint32_t length;
  4696. struct cdp_tid_tx_stats *tid_stats;
  4697. if (!pdev)
  4698. return;
  4699. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS))
  4700. tid = CDP_MAX_DATA_TIDS - 1;
  4701. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[ring_id][tid];
  4702. if (ts->release_src != HAL_TX_COMP_RELEASE_SOURCE_TQM) {
  4703. dp_err_rl("Release source:%d is not from TQM", ts->release_src);
  4704. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.release_src_not_tqm, 1,
  4705. link_id);
  4706. return;
  4707. }
  4708. length = qdf_nbuf_len(tx_desc->nbuf);
  4709. DP_PEER_STATS_FLAT_INC_PKT(txrx_peer, comp_pkt, 1, length);
  4710. if (qdf_unlikely(pdev->delay_stats_flag) ||
  4711. qdf_unlikely(dp_is_vdev_tx_delay_stats_enabled(txrx_peer->vdev)))
  4712. dp_tx_compute_delay(txrx_peer->vdev, tx_desc, tid, ring_id);
  4713. if (ts->status < CDP_MAX_TX_TQM_STATUS) {
  4714. tid_stats->tqm_status_cnt[ts->status]++;
  4715. }
  4716. if (qdf_likely(ts->status == HAL_TX_TQM_RR_FRAME_ACKED)) {
  4717. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, tx.retry_count, 1,
  4718. ts->transmit_cnt > 1, link_id);
  4719. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, tx.multiple_retry_count,
  4720. 1, ts->transmit_cnt > 2, link_id);
  4721. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, tx.ofdma, 1, ts->ofdma,
  4722. link_id);
  4723. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, tx.amsdu_cnt, 1,
  4724. ts->msdu_part_of_amsdu, link_id);
  4725. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, tx.non_amsdu_cnt, 1,
  4726. !ts->msdu_part_of_amsdu, link_id);
  4727. txrx_peer->stats[link_id].per_pkt_stats.tx.last_tx_ts =
  4728. qdf_system_ticks();
  4729. dp_tx_update_peer_extd_stats(ts, txrx_peer, link_id);
  4730. return;
  4731. }
  4732. /*
  4733. * tx_failed is ideally supposed to be updated from HTT ppdu
  4734. * completion stats. But in IPQ807X/IPQ6018 chipsets owing to
  4735. * hw limitation there are no completions for failed cases.
  4736. * Hence updating tx_failed from data path. Please note that
  4737. * if tx_failed is fixed to be from ppdu, then this has to be
  4738. * removed
  4739. */
  4740. DP_PEER_STATS_FLAT_INC(txrx_peer, tx_failed, 1);
  4741. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, tx.failed_retry_count, 1,
  4742. ts->transmit_cnt > DP_RETRY_COUNT,
  4743. link_id);
  4744. dp_update_no_ack_stats(tx_desc->nbuf, txrx_peer, link_id);
  4745. if (ts->status == HAL_TX_TQM_RR_REM_CMD_AGED) {
  4746. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.dropped.age_out, 1,
  4747. link_id);
  4748. } else if (ts->status == HAL_TX_TQM_RR_REM_CMD_REM) {
  4749. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, tx.dropped.fw_rem, 1,
  4750. length, link_id);
  4751. } else if (ts->status == HAL_TX_TQM_RR_REM_CMD_NOTX) {
  4752. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.dropped.fw_rem_notx, 1,
  4753. link_id);
  4754. } else if (ts->status == HAL_TX_TQM_RR_REM_CMD_TX) {
  4755. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.dropped.fw_rem_tx, 1,
  4756. link_id);
  4757. } else if (ts->status == HAL_TX_TQM_RR_FW_REASON1) {
  4758. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.dropped.fw_reason1, 1,
  4759. link_id);
  4760. } else if (ts->status == HAL_TX_TQM_RR_FW_REASON2) {
  4761. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.dropped.fw_reason2, 1,
  4762. link_id);
  4763. } else if (ts->status == HAL_TX_TQM_RR_FW_REASON3) {
  4764. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.dropped.fw_reason3, 1,
  4765. link_id);
  4766. } else if (ts->status == HAL_TX_TQM_RR_REM_CMD_DISABLE_QUEUE) {
  4767. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  4768. tx.dropped.fw_rem_queue_disable, 1,
  4769. link_id);
  4770. } else if (ts->status == HAL_TX_TQM_RR_REM_CMD_TILL_NONMATCHING) {
  4771. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  4772. tx.dropped.fw_rem_no_match, 1,
  4773. link_id);
  4774. } else if (ts->status == HAL_TX_TQM_RR_DROP_THRESHOLD) {
  4775. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  4776. tx.dropped.drop_threshold, 1,
  4777. link_id);
  4778. } else if (ts->status == HAL_TX_TQM_RR_LINK_DESC_UNAVAILABLE) {
  4779. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  4780. tx.dropped.drop_link_desc_na, 1,
  4781. link_id);
  4782. } else if (ts->status == HAL_TX_TQM_RR_DROP_OR_INVALID_MSDU) {
  4783. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  4784. tx.dropped.invalid_drop, 1,
  4785. link_id);
  4786. } else if (ts->status == HAL_TX_TQM_RR_MULTICAST_DROP) {
  4787. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  4788. tx.dropped.mcast_vdev_drop, 1,
  4789. link_id);
  4790. } else {
  4791. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.dropped.invalid_rr, 1,
  4792. link_id);
  4793. }
  4794. }
  4795. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  4796. /**
  4797. * dp_tx_flow_pool_lock() - take flow pool lock
  4798. * @soc: core txrx main context
  4799. * @tx_desc: tx desc
  4800. *
  4801. * Return: None
  4802. */
  4803. static inline
  4804. void dp_tx_flow_pool_lock(struct dp_soc *soc,
  4805. struct dp_tx_desc_s *tx_desc)
  4806. {
  4807. struct dp_tx_desc_pool_s *pool;
  4808. uint8_t desc_pool_id;
  4809. desc_pool_id = tx_desc->pool_id;
  4810. pool = &soc->tx_desc[desc_pool_id];
  4811. qdf_spin_lock_bh(&pool->flow_pool_lock);
  4812. }
  4813. /**
  4814. * dp_tx_flow_pool_unlock() - release flow pool lock
  4815. * @soc: core txrx main context
  4816. * @tx_desc: tx desc
  4817. *
  4818. * Return: None
  4819. */
  4820. static inline
  4821. void dp_tx_flow_pool_unlock(struct dp_soc *soc,
  4822. struct dp_tx_desc_s *tx_desc)
  4823. {
  4824. struct dp_tx_desc_pool_s *pool;
  4825. uint8_t desc_pool_id;
  4826. desc_pool_id = tx_desc->pool_id;
  4827. pool = &soc->tx_desc[desc_pool_id];
  4828. qdf_spin_unlock_bh(&pool->flow_pool_lock);
  4829. }
  4830. #else
  4831. static inline
  4832. void dp_tx_flow_pool_lock(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc)
  4833. {
  4834. }
  4835. static inline
  4836. void dp_tx_flow_pool_unlock(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc)
  4837. {
  4838. }
  4839. #endif
  4840. /**
  4841. * dp_tx_notify_completion() - Notify tx completion for this desc
  4842. * @soc: core txrx main context
  4843. * @vdev: datapath vdev handle
  4844. * @tx_desc: tx desc
  4845. * @netbuf: buffer
  4846. * @status: tx status
  4847. *
  4848. * Return: none
  4849. */
  4850. static inline void dp_tx_notify_completion(struct dp_soc *soc,
  4851. struct dp_vdev *vdev,
  4852. struct dp_tx_desc_s *tx_desc,
  4853. qdf_nbuf_t netbuf,
  4854. uint8_t status)
  4855. {
  4856. void *osif_dev;
  4857. ol_txrx_completion_fp tx_compl_cbk = NULL;
  4858. uint16_t flag = BIT(QDF_TX_RX_STATUS_DOWNLOAD_SUCC);
  4859. qdf_assert(tx_desc);
  4860. if (!vdev ||
  4861. !vdev->osif_vdev) {
  4862. return;
  4863. }
  4864. osif_dev = vdev->osif_vdev;
  4865. tx_compl_cbk = vdev->tx_comp;
  4866. if (status == HAL_TX_TQM_RR_FRAME_ACKED)
  4867. flag |= BIT(QDF_TX_RX_STATUS_OK);
  4868. if (tx_compl_cbk)
  4869. tx_compl_cbk(netbuf, osif_dev, flag);
  4870. }
  4871. /**
  4872. * dp_tx_sojourn_stats_process() - Collect sojourn stats
  4873. * @pdev: pdev handle
  4874. * @txrx_peer: DP peer context
  4875. * @tid: tid value
  4876. * @txdesc_ts: timestamp from txdesc
  4877. * @ppdu_id: ppdu id
  4878. * @link_id: link id
  4879. *
  4880. * Return: none
  4881. */
  4882. #ifdef FEATURE_PERPKT_INFO
  4883. static inline void dp_tx_sojourn_stats_process(struct dp_pdev *pdev,
  4884. struct dp_txrx_peer *txrx_peer,
  4885. uint8_t tid,
  4886. uint64_t txdesc_ts,
  4887. uint32_t ppdu_id,
  4888. uint8_t link_id)
  4889. {
  4890. uint64_t delta_ms;
  4891. struct cdp_tx_sojourn_stats *sojourn_stats;
  4892. struct dp_peer *primary_link_peer = NULL;
  4893. struct dp_soc *link_peer_soc = NULL;
  4894. if (qdf_unlikely(!pdev->enhanced_stats_en))
  4895. return;
  4896. if (qdf_unlikely(tid == HTT_INVALID_TID ||
  4897. tid >= CDP_DATA_TID_MAX))
  4898. return;
  4899. if (qdf_unlikely(!pdev->sojourn_buf))
  4900. return;
  4901. primary_link_peer = dp_get_primary_link_peer_by_id(pdev->soc,
  4902. txrx_peer->peer_id,
  4903. DP_MOD_ID_TX_COMP);
  4904. if (qdf_unlikely(!primary_link_peer))
  4905. return;
  4906. sojourn_stats = (struct cdp_tx_sojourn_stats *)
  4907. qdf_nbuf_data(pdev->sojourn_buf);
  4908. link_peer_soc = primary_link_peer->vdev->pdev->soc;
  4909. sojourn_stats->cookie = (void *)
  4910. dp_monitor_peer_get_peerstats_ctx(link_peer_soc,
  4911. primary_link_peer);
  4912. delta_ms = qdf_ktime_to_ms(qdf_ktime_real_get()) -
  4913. txdesc_ts;
  4914. qdf_ewma_tx_lag_add(&txrx_peer->stats[link_id].per_pkt_stats.tx.avg_sojourn_msdu[tid],
  4915. delta_ms);
  4916. sojourn_stats->sum_sojourn_msdu[tid] = delta_ms;
  4917. sojourn_stats->num_msdus[tid] = 1;
  4918. sojourn_stats->avg_sojourn_msdu[tid].internal =
  4919. txrx_peer->stats[link_id].
  4920. per_pkt_stats.tx.avg_sojourn_msdu[tid].internal;
  4921. dp_wdi_event_handler(WDI_EVENT_TX_SOJOURN_STAT, pdev->soc,
  4922. pdev->sojourn_buf, HTT_INVALID_PEER,
  4923. WDI_NO_VAL, pdev->pdev_id);
  4924. sojourn_stats->sum_sojourn_msdu[tid] = 0;
  4925. sojourn_stats->num_msdus[tid] = 0;
  4926. sojourn_stats->avg_sojourn_msdu[tid].internal = 0;
  4927. dp_peer_unref_delete(primary_link_peer, DP_MOD_ID_TX_COMP);
  4928. }
  4929. #else
  4930. static inline void dp_tx_sojourn_stats_process(struct dp_pdev *pdev,
  4931. struct dp_txrx_peer *txrx_peer,
  4932. uint8_t tid,
  4933. uint64_t txdesc_ts,
  4934. uint32_t ppdu_id)
  4935. {
  4936. }
  4937. #endif
  4938. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  4939. void dp_send_completion_to_pkt_capture(struct dp_soc *soc,
  4940. struct dp_tx_desc_s *desc,
  4941. struct hal_tx_completion_status *ts)
  4942. {
  4943. dp_wdi_event_handler(WDI_EVENT_PKT_CAPTURE_TX_DATA, soc,
  4944. desc, ts->peer_id,
  4945. WDI_NO_VAL, desc->pdev->pdev_id);
  4946. }
  4947. #endif
  4948. void
  4949. dp_tx_comp_process_desc(struct dp_soc *soc,
  4950. struct dp_tx_desc_s *desc,
  4951. struct hal_tx_completion_status *ts,
  4952. struct dp_txrx_peer *txrx_peer)
  4953. {
  4954. uint64_t time_latency = 0;
  4955. uint16_t peer_id = DP_INVALID_PEER_ID;
  4956. /*
  4957. * m_copy/tx_capture modes are not supported for
  4958. * scatter gather packets
  4959. */
  4960. if (qdf_unlikely(!!desc->pdev->latency_capture_enable)) {
  4961. time_latency = (qdf_ktime_to_ms(qdf_ktime_real_get()) -
  4962. qdf_ktime_to_ms(desc->timestamp));
  4963. }
  4964. dp_send_completion_to_pkt_capture(soc, desc, ts);
  4965. if (dp_tx_pkt_tracepoints_enabled())
  4966. qdf_trace_dp_packet(desc->nbuf, QDF_TX,
  4967. desc->msdu_ext_desc ?
  4968. desc->msdu_ext_desc->tso_desc : NULL,
  4969. qdf_ktime_to_us(desc->timestamp));
  4970. if (!(desc->msdu_ext_desc)) {
  4971. dp_tx_enh_unmap(soc, desc);
  4972. if (txrx_peer)
  4973. peer_id = txrx_peer->peer_id;
  4974. if (QDF_STATUS_SUCCESS ==
  4975. dp_monitor_tx_add_to_comp_queue(soc, desc, ts, peer_id)) {
  4976. return;
  4977. }
  4978. if (QDF_STATUS_SUCCESS ==
  4979. dp_get_completion_indication_for_stack(soc,
  4980. desc->pdev,
  4981. txrx_peer, ts,
  4982. desc->nbuf,
  4983. time_latency)) {
  4984. dp_send_completion_to_stack(soc,
  4985. desc->pdev,
  4986. ts->peer_id,
  4987. ts->ppdu_id,
  4988. desc->nbuf);
  4989. return;
  4990. }
  4991. }
  4992. desc->flags |= DP_TX_DESC_FLAG_COMPLETED_TX;
  4993. dp_tx_comp_free_buf(soc, desc, false);
  4994. }
  4995. #ifdef DISABLE_DP_STATS
  4996. /**
  4997. * dp_tx_update_connectivity_stats() - update tx connectivity stats
  4998. * @soc: core txrx main context
  4999. * @vdev: virtual device instance
  5000. * @tx_desc: tx desc
  5001. * @status: tx status
  5002. *
  5003. * Return: none
  5004. */
  5005. static inline
  5006. void dp_tx_update_connectivity_stats(struct dp_soc *soc,
  5007. struct dp_vdev *vdev,
  5008. struct dp_tx_desc_s *tx_desc,
  5009. uint8_t status)
  5010. {
  5011. }
  5012. #else
  5013. static inline
  5014. void dp_tx_update_connectivity_stats(struct dp_soc *soc,
  5015. struct dp_vdev *vdev,
  5016. struct dp_tx_desc_s *tx_desc,
  5017. uint8_t status)
  5018. {
  5019. void *osif_dev;
  5020. ol_txrx_stats_rx_fp stats_cbk;
  5021. uint8_t pkt_type;
  5022. qdf_assert(tx_desc);
  5023. if (!vdev || vdev->delete.pending || !vdev->osif_vdev ||
  5024. !vdev->stats_cb)
  5025. return;
  5026. osif_dev = vdev->osif_vdev;
  5027. stats_cbk = vdev->stats_cb;
  5028. stats_cbk(tx_desc->nbuf, osif_dev, PKT_TYPE_TX_HOST_FW_SENT, &pkt_type);
  5029. if (status == HAL_TX_TQM_RR_FRAME_ACKED)
  5030. stats_cbk(tx_desc->nbuf, osif_dev, PKT_TYPE_TX_ACK_CNT,
  5031. &pkt_type);
  5032. }
  5033. #endif
  5034. #if defined(WLAN_FEATURE_TSF_AUTO_REPORT) || defined(WLAN_CONFIG_TX_DELAY)
  5035. /* Mask for bit29 ~ bit31 */
  5036. #define DP_TX_TS_BIT29_31_MASK 0xE0000000
  5037. /* Timestamp value (unit us) if bit29 is set */
  5038. #define DP_TX_TS_BIT29_SET_VALUE BIT(29)
  5039. /**
  5040. * dp_tx_adjust_enqueue_buffer_ts() - adjust the enqueue buffer_timestamp
  5041. * @ack_ts: OTA ack timestamp, unit us.
  5042. * @enqueue_ts: TCL enqueue TX data to TQM timestamp, unit us.
  5043. * @base_delta_ts: base timestamp delta for ack_ts and enqueue_ts
  5044. *
  5045. * this function will restore the bit29 ~ bit31 3 bits value for
  5046. * buffer_timestamp in wbm2sw ring entry, currently buffer_timestamp only
  5047. * can support 0x7FFF * 1024 us (29 bits), but if the timestamp is >
  5048. * 0x7FFF * 1024 us, bit29~ bit31 will be lost.
  5049. *
  5050. * Return: the adjusted buffer_timestamp value
  5051. */
  5052. static inline
  5053. uint32_t dp_tx_adjust_enqueue_buffer_ts(uint32_t ack_ts,
  5054. uint32_t enqueue_ts,
  5055. uint32_t base_delta_ts)
  5056. {
  5057. uint32_t ack_buffer_ts;
  5058. uint32_t ack_buffer_ts_bit29_31;
  5059. uint32_t adjusted_enqueue_ts;
  5060. /* corresponding buffer_timestamp value when receive OTA Ack */
  5061. ack_buffer_ts = ack_ts - base_delta_ts;
  5062. ack_buffer_ts_bit29_31 = ack_buffer_ts & DP_TX_TS_BIT29_31_MASK;
  5063. /* restore the bit29 ~ bit31 value */
  5064. adjusted_enqueue_ts = ack_buffer_ts_bit29_31 | enqueue_ts;
  5065. /*
  5066. * if actual enqueue_ts value occupied 29 bits only, this enqueue_ts
  5067. * value + real UL delay overflow 29 bits, then 30th bit (bit-29)
  5068. * should not be marked, otherwise extra 0x20000000 us is added to
  5069. * enqueue_ts.
  5070. */
  5071. if (qdf_unlikely(adjusted_enqueue_ts > ack_buffer_ts))
  5072. adjusted_enqueue_ts -= DP_TX_TS_BIT29_SET_VALUE;
  5073. return adjusted_enqueue_ts;
  5074. }
  5075. QDF_STATUS
  5076. dp_tx_compute_hw_delay_us(struct hal_tx_completion_status *ts,
  5077. uint32_t delta_tsf,
  5078. uint32_t *delay_us)
  5079. {
  5080. uint32_t buffer_ts;
  5081. uint32_t delay;
  5082. if (!delay_us)
  5083. return QDF_STATUS_E_INVAL;
  5084. /* Tx_rate_stats_info_valid is 0 and tsf is invalid then */
  5085. if (!ts->valid)
  5086. return QDF_STATUS_E_INVAL;
  5087. /* buffer_timestamp is in units of 1024 us and is [31:13] of
  5088. * WBM_RELEASE_RING_4. After left shift 10 bits, it's
  5089. * valid up to 29 bits.
  5090. */
  5091. buffer_ts = ts->buffer_timestamp << 10;
  5092. buffer_ts = dp_tx_adjust_enqueue_buffer_ts(ts->tsf,
  5093. buffer_ts, delta_tsf);
  5094. delay = ts->tsf - buffer_ts - delta_tsf;
  5095. if (qdf_unlikely(delay & 0x80000000)) {
  5096. dp_err_rl("delay = 0x%x (-ve)\n"
  5097. "release_src = %d\n"
  5098. "ppdu_id = 0x%x\n"
  5099. "peer_id = 0x%x\n"
  5100. "tid = 0x%x\n"
  5101. "release_reason = %d\n"
  5102. "tsf = %u (0x%x)\n"
  5103. "buffer_timestamp = %u (0x%x)\n"
  5104. "delta_tsf = %u (0x%x)\n",
  5105. delay, ts->release_src, ts->ppdu_id, ts->peer_id,
  5106. ts->tid, ts->status, ts->tsf, ts->tsf,
  5107. ts->buffer_timestamp, ts->buffer_timestamp,
  5108. delta_tsf, delta_tsf);
  5109. delay = 0;
  5110. goto end;
  5111. }
  5112. delay &= 0x1FFFFFFF; /* mask 29 BITS */
  5113. if (delay > 0x1000000) {
  5114. dp_info_rl("----------------------\n"
  5115. "Tx completion status:\n"
  5116. "----------------------\n"
  5117. "release_src = %d\n"
  5118. "ppdu_id = 0x%x\n"
  5119. "release_reason = %d\n"
  5120. "tsf = %u (0x%x)\n"
  5121. "buffer_timestamp = %u (0x%x)\n"
  5122. "delta_tsf = %u (0x%x)\n",
  5123. ts->release_src, ts->ppdu_id, ts->status,
  5124. ts->tsf, ts->tsf, ts->buffer_timestamp,
  5125. ts->buffer_timestamp, delta_tsf, delta_tsf);
  5126. return QDF_STATUS_E_FAILURE;
  5127. }
  5128. end:
  5129. *delay_us = delay;
  5130. return QDF_STATUS_SUCCESS;
  5131. }
  5132. void dp_set_delta_tsf(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  5133. uint32_t delta_tsf)
  5134. {
  5135. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  5136. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  5137. DP_MOD_ID_CDP);
  5138. if (!vdev) {
  5139. dp_err_rl("vdev %d does not exist", vdev_id);
  5140. return;
  5141. }
  5142. vdev->delta_tsf = delta_tsf;
  5143. dp_debug("vdev id %u delta_tsf %u", vdev_id, delta_tsf);
  5144. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  5145. }
  5146. #endif
  5147. #ifdef WLAN_FEATURE_TSF_UPLINK_DELAY
  5148. QDF_STATUS dp_set_tsf_ul_delay_report(struct cdp_soc_t *soc_hdl,
  5149. uint8_t vdev_id, bool enable)
  5150. {
  5151. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  5152. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  5153. DP_MOD_ID_CDP);
  5154. if (!vdev) {
  5155. dp_err_rl("vdev %d does not exist", vdev_id);
  5156. return QDF_STATUS_E_FAILURE;
  5157. }
  5158. qdf_atomic_set(&vdev->ul_delay_report, enable);
  5159. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  5160. return QDF_STATUS_SUCCESS;
  5161. }
  5162. QDF_STATUS dp_get_uplink_delay(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  5163. uint32_t *val)
  5164. {
  5165. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  5166. struct dp_vdev *vdev;
  5167. uint32_t delay_accum;
  5168. uint32_t pkts_accum;
  5169. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  5170. if (!vdev) {
  5171. dp_err_rl("vdev %d does not exist", vdev_id);
  5172. return QDF_STATUS_E_FAILURE;
  5173. }
  5174. if (!qdf_atomic_read(&vdev->ul_delay_report)) {
  5175. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  5176. return QDF_STATUS_E_FAILURE;
  5177. }
  5178. /* Average uplink delay based on current accumulated values */
  5179. delay_accum = qdf_atomic_read(&vdev->ul_delay_accum);
  5180. pkts_accum = qdf_atomic_read(&vdev->ul_pkts_accum);
  5181. *val = delay_accum / pkts_accum;
  5182. dp_debug("uplink_delay %u delay_accum %u pkts_accum %u", *val,
  5183. delay_accum, pkts_accum);
  5184. /* Reset accumulated values to 0 */
  5185. qdf_atomic_set(&vdev->ul_delay_accum, 0);
  5186. qdf_atomic_set(&vdev->ul_pkts_accum, 0);
  5187. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  5188. return QDF_STATUS_SUCCESS;
  5189. }
  5190. static void dp_tx_update_uplink_delay(struct dp_soc *soc, struct dp_vdev *vdev,
  5191. struct hal_tx_completion_status *ts)
  5192. {
  5193. uint32_t ul_delay;
  5194. if (qdf_unlikely(!vdev)) {
  5195. dp_info_rl("vdev is null or delete in progress");
  5196. return;
  5197. }
  5198. if (!qdf_atomic_read(&vdev->ul_delay_report))
  5199. return;
  5200. if (QDF_IS_STATUS_ERROR(dp_tx_compute_hw_delay_us(ts,
  5201. vdev->delta_tsf,
  5202. &ul_delay)))
  5203. return;
  5204. ul_delay /= 1000; /* in unit of ms */
  5205. qdf_atomic_add(ul_delay, &vdev->ul_delay_accum);
  5206. qdf_atomic_inc(&vdev->ul_pkts_accum);
  5207. }
  5208. #else /* !WLAN_FEATURE_TSF_UPLINK_DELAY */
  5209. static inline
  5210. void dp_tx_update_uplink_delay(struct dp_soc *soc, struct dp_vdev *vdev,
  5211. struct hal_tx_completion_status *ts)
  5212. {
  5213. }
  5214. #endif /* WLAN_FEATURE_TSF_UPLINK_DELAY */
  5215. #ifndef CONFIG_AP_PLATFORM
  5216. /**
  5217. * dp_update_mcast_stats() - Update Tx Mcast stats
  5218. * @txrx_peer: txrx_peer pointer
  5219. * @link_id: Link ID
  5220. * @length: packet length
  5221. * @nbuf: nbuf handle
  5222. *
  5223. * Return: None
  5224. */
  5225. static inline void
  5226. dp_update_mcast_stats(struct dp_txrx_peer *txrx_peer, uint8_t link_id,
  5227. uint32_t length, qdf_nbuf_t nbuf)
  5228. {
  5229. if (QDF_NBUF_CB_GET_IS_MCAST(nbuf))
  5230. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, tx.mcast, 1,
  5231. length, link_id);
  5232. }
  5233. #else
  5234. static inline void
  5235. dp_update_mcast_stats(struct dp_txrx_peer *txrx_peer, uint8_t link_id,
  5236. uint32_t length, qdf_nbuf_t nbuf)
  5237. {
  5238. }
  5239. #endif
  5240. void dp_tx_comp_process_tx_status(struct dp_soc *soc,
  5241. struct dp_tx_desc_s *tx_desc,
  5242. struct hal_tx_completion_status *ts,
  5243. struct dp_txrx_peer *txrx_peer,
  5244. uint8_t ring_id)
  5245. {
  5246. uint32_t length;
  5247. qdf_ether_header_t *eh;
  5248. struct dp_vdev *vdev = NULL;
  5249. qdf_nbuf_t nbuf = tx_desc->nbuf;
  5250. enum qdf_dp_tx_rx_status dp_status;
  5251. uint8_t link_id = 0;
  5252. enum QDF_OPMODE op_mode = QDF_MAX_NO_OF_MODE;
  5253. if (!nbuf) {
  5254. dp_info_rl("invalid tx descriptor. nbuf NULL");
  5255. goto out;
  5256. }
  5257. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  5258. length = dp_tx_get_pkt_len(tx_desc);
  5259. dp_status = dp_tx_hw_to_qdf(ts->status);
  5260. if (soc->dp_debug_log_en) {
  5261. dp_tx_comp_debug("--------------------\n"
  5262. "Tx Completion Stats:\n"
  5263. "--------------------\n"
  5264. "ack_frame_rssi = %d\n"
  5265. "first_msdu = %d\n"
  5266. "last_msdu = %d\n"
  5267. "msdu_part_of_amsdu = %d\n"
  5268. "rate_stats valid = %d\n"
  5269. "bw = %d\n"
  5270. "pkt_type = %d\n"
  5271. "stbc = %d\n"
  5272. "ldpc = %d\n"
  5273. "sgi = %d\n"
  5274. "mcs = %d\n"
  5275. "ofdma = %d\n"
  5276. "tones_in_ru = %d\n"
  5277. "tsf = %d\n"
  5278. "ppdu_id = %d\n"
  5279. "transmit_cnt = %d\n"
  5280. "tid = %d\n"
  5281. "peer_id = %d\n"
  5282. "tx_status = %d\n"
  5283. "tx_release_source = %d\n",
  5284. ts->ack_frame_rssi, ts->first_msdu,
  5285. ts->last_msdu, ts->msdu_part_of_amsdu,
  5286. ts->valid, ts->bw, ts->pkt_type, ts->stbc,
  5287. ts->ldpc, ts->sgi, ts->mcs, ts->ofdma,
  5288. ts->tones_in_ru, ts->tsf, ts->ppdu_id,
  5289. ts->transmit_cnt, ts->tid, ts->peer_id,
  5290. ts->status, ts->release_src);
  5291. }
  5292. /* Update SoC level stats */
  5293. DP_STATS_INCC(soc, tx.dropped_fw_removed, 1,
  5294. (ts->status == HAL_TX_TQM_RR_REM_CMD_REM));
  5295. if (!txrx_peer) {
  5296. dp_info_rl("peer is null or deletion in progress");
  5297. DP_STATS_INC_PKT(soc, tx.tx_invalid_peer, 1, length);
  5298. goto out_log;
  5299. }
  5300. vdev = txrx_peer->vdev;
  5301. link_id = dp_tx_get_link_id_from_ppdu_id(soc, ts, txrx_peer, vdev);
  5302. dp_tx_set_nbuf_band(nbuf, txrx_peer, link_id);
  5303. op_mode = vdev->qdf_opmode;
  5304. dp_tx_update_connectivity_stats(soc, vdev, tx_desc, ts->status);
  5305. dp_tx_update_uplink_delay(soc, vdev, ts);
  5306. /* check tx complete notification */
  5307. if (qdf_nbuf_tx_notify_comp_get(nbuf))
  5308. dp_tx_notify_completion(soc, vdev, tx_desc,
  5309. nbuf, ts->status);
  5310. /* Update per-packet stats for mesh mode */
  5311. if (qdf_unlikely(vdev->mesh_vdev) &&
  5312. !(tx_desc->flags & DP_TX_DESC_FLAG_TO_FW))
  5313. dp_tx_comp_fill_tx_completion_stats(tx_desc, ts);
  5314. /* Update peer level stats */
  5315. if (qdf_unlikely(txrx_peer->bss_peer &&
  5316. vdev->opmode == wlan_op_mode_ap)) {
  5317. if (ts->status != HAL_TX_TQM_RR_REM_CMD_REM) {
  5318. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, tx.mcast, 1,
  5319. length, link_id);
  5320. if (txrx_peer->vdev->tx_encap_type ==
  5321. htt_cmn_pkt_type_ethernet &&
  5322. QDF_IS_ADDR_BROADCAST(eh->ether_dhost)) {
  5323. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  5324. tx.bcast, 1,
  5325. length, link_id);
  5326. }
  5327. }
  5328. } else {
  5329. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, tx.ucast, 1, length,
  5330. link_id);
  5331. if (ts->status == HAL_TX_TQM_RR_FRAME_ACKED) {
  5332. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, tx.tx_success,
  5333. 1, length, link_id);
  5334. if (qdf_unlikely(txrx_peer->in_twt)) {
  5335. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  5336. tx.tx_success_twt,
  5337. 1, length,
  5338. link_id);
  5339. }
  5340. dp_update_mcast_stats(txrx_peer, link_id, length, nbuf);
  5341. }
  5342. }
  5343. dp_tx_update_peer_stats(tx_desc, ts, txrx_peer, ring_id, link_id);
  5344. dp_tx_update_peer_delay_stats(txrx_peer, tx_desc, ts, ring_id);
  5345. dp_tx_update_peer_jitter_stats(txrx_peer, tx_desc, ts, ring_id);
  5346. dp_tx_update_peer_sawf_stats(soc, vdev, txrx_peer, tx_desc,
  5347. ts, ts->tid);
  5348. dp_tx_send_pktlog(soc, vdev->pdev, tx_desc, nbuf, dp_status);
  5349. dp_tx_latency_stats_update(soc, txrx_peer, tx_desc, ts, link_id);
  5350. #ifdef QCA_SUPPORT_RDK_STATS
  5351. if (soc->peerstats_enabled)
  5352. dp_tx_sojourn_stats_process(vdev->pdev, txrx_peer, ts->tid,
  5353. qdf_ktime_to_ms(tx_desc->timestamp),
  5354. ts->ppdu_id, link_id);
  5355. #endif
  5356. out_log:
  5357. DPTRACE(qdf_dp_trace_ptr(tx_desc->nbuf,
  5358. QDF_DP_TRACE_LI_DP_FREE_PACKET_PTR_RECORD,
  5359. QDF_TRACE_DEFAULT_PDEV_ID,
  5360. qdf_nbuf_data_addr(nbuf),
  5361. sizeof(qdf_nbuf_data(nbuf)),
  5362. tx_desc->id, ts->status, dp_status, op_mode));
  5363. out:
  5364. return;
  5365. }
  5366. #if defined(QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT) && \
  5367. defined(QCA_ENHANCED_STATS_SUPPORT)
  5368. void dp_tx_update_peer_basic_stats(struct dp_txrx_peer *txrx_peer,
  5369. uint32_t length, uint8_t tx_status,
  5370. bool update)
  5371. {
  5372. if (update || (!txrx_peer->hw_txrx_stats_en)) {
  5373. DP_PEER_STATS_FLAT_INC_PKT(txrx_peer, comp_pkt, 1, length);
  5374. if (tx_status != HAL_TX_TQM_RR_FRAME_ACKED)
  5375. DP_PEER_STATS_FLAT_INC(txrx_peer, tx_failed, 1);
  5376. }
  5377. }
  5378. #elif defined(QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT)
  5379. void dp_tx_update_peer_basic_stats(struct dp_txrx_peer *txrx_peer,
  5380. uint32_t length, uint8_t tx_status,
  5381. bool update)
  5382. {
  5383. if (!txrx_peer->hw_txrx_stats_en) {
  5384. DP_PEER_STATS_FLAT_INC_PKT(txrx_peer, comp_pkt, 1, length);
  5385. if (tx_status != HAL_TX_TQM_RR_FRAME_ACKED)
  5386. DP_PEER_STATS_FLAT_INC(txrx_peer, tx_failed, 1);
  5387. }
  5388. }
  5389. #else
  5390. void dp_tx_update_peer_basic_stats(struct dp_txrx_peer *txrx_peer,
  5391. uint32_t length, uint8_t tx_status,
  5392. bool update)
  5393. {
  5394. DP_PEER_STATS_FLAT_INC_PKT(txrx_peer, comp_pkt, 1, length);
  5395. if (tx_status != HAL_TX_TQM_RR_FRAME_ACKED)
  5396. DP_PEER_STATS_FLAT_INC(txrx_peer, tx_failed, 1);
  5397. }
  5398. #endif
  5399. /**
  5400. * dp_tx_prefetch_next_nbuf_data(): Prefetch nbuf and nbuf data
  5401. * @next: descriptor of the nrxt buffer
  5402. *
  5403. * Return: none
  5404. */
  5405. #ifdef QCA_DP_RX_NBUF_AND_NBUF_DATA_PREFETCH
  5406. static inline
  5407. void dp_tx_prefetch_next_nbuf_data(struct dp_tx_desc_s *next)
  5408. {
  5409. qdf_nbuf_t nbuf = NULL;
  5410. if (next)
  5411. nbuf = next->nbuf;
  5412. if (nbuf)
  5413. qdf_prefetch(nbuf);
  5414. }
  5415. #else
  5416. static inline
  5417. void dp_tx_prefetch_next_nbuf_data(struct dp_tx_desc_s *next)
  5418. {
  5419. }
  5420. #endif
  5421. /**
  5422. * dp_tx_mcast_reinject_handler() - Tx reinjected multicast packets handler
  5423. * @soc: core txrx main context
  5424. * @desc: software descriptor
  5425. *
  5426. * Return: true when packet is reinjected
  5427. */
  5428. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  5429. defined(WLAN_MCAST_MLO) && !defined(CONFIG_MLO_SINGLE_DEV)
  5430. static inline bool
  5431. dp_tx_mcast_reinject_handler(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  5432. {
  5433. struct dp_vdev *vdev = NULL;
  5434. uint8_t xmit_type;
  5435. if (desc->tx_status == HAL_TX_TQM_RR_MULTICAST_DROP) {
  5436. if (!soc->arch_ops.dp_tx_mcast_handler ||
  5437. !soc->arch_ops.dp_tx_is_mcast_primary)
  5438. return false;
  5439. vdev = dp_vdev_get_ref_by_id(soc, desc->vdev_id,
  5440. DP_MOD_ID_REINJECT);
  5441. if (qdf_unlikely(!vdev)) {
  5442. dp_tx_comp_info_rl("Unable to get vdev ref %d",
  5443. desc->id);
  5444. return false;
  5445. }
  5446. if (!(soc->arch_ops.dp_tx_is_mcast_primary(soc, vdev))) {
  5447. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_REINJECT);
  5448. return false;
  5449. }
  5450. xmit_type = qdf_nbuf_get_vdev_xmit_type(desc->nbuf);
  5451. DP_STATS_INC_PKT(vdev, tx_i[xmit_type].reinject_pkts, 1,
  5452. qdf_nbuf_len(desc->nbuf));
  5453. soc->arch_ops.dp_tx_mcast_handler(soc, vdev, desc->nbuf);
  5454. dp_tx_desc_release(soc, desc, desc->pool_id);
  5455. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_REINJECT);
  5456. return true;
  5457. }
  5458. return false;
  5459. }
  5460. #else
  5461. static inline bool
  5462. dp_tx_mcast_reinject_handler(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  5463. {
  5464. return false;
  5465. }
  5466. #endif
  5467. #ifdef QCA_DP_TX_NBUF_LIST_FREE
  5468. static inline void
  5469. dp_tx_nbuf_queue_head_init(qdf_nbuf_queue_head_t *nbuf_queue_head)
  5470. {
  5471. qdf_nbuf_queue_head_init(nbuf_queue_head);
  5472. }
  5473. static inline void
  5474. dp_tx_nbuf_dev_queue_free(qdf_nbuf_queue_head_t *nbuf_queue_head,
  5475. struct dp_tx_desc_s *desc)
  5476. {
  5477. qdf_nbuf_t nbuf = NULL;
  5478. nbuf = desc->nbuf;
  5479. if (qdf_likely(desc->flags & DP_TX_DESC_FLAG_FAST))
  5480. qdf_nbuf_dev_queue_head(nbuf_queue_head, nbuf);
  5481. else
  5482. qdf_nbuf_free(nbuf);
  5483. }
  5484. static inline void
  5485. dp_tx_nbuf_dev_queue_free_no_flag(qdf_nbuf_queue_head_t *nbuf_queue_head,
  5486. qdf_nbuf_t nbuf)
  5487. {
  5488. if (!nbuf)
  5489. return;
  5490. if (nbuf->is_from_recycler)
  5491. qdf_nbuf_dev_queue_head(nbuf_queue_head, nbuf);
  5492. else
  5493. qdf_nbuf_free(nbuf);
  5494. }
  5495. static inline void
  5496. dp_tx_nbuf_dev_kfree_list(qdf_nbuf_queue_head_t *nbuf_queue_head)
  5497. {
  5498. qdf_nbuf_dev_kfree_list(nbuf_queue_head);
  5499. }
  5500. #else
  5501. static inline void
  5502. dp_tx_nbuf_queue_head_init(qdf_nbuf_queue_head_t *nbuf_queue_head)
  5503. {
  5504. }
  5505. static inline void
  5506. dp_tx_nbuf_dev_queue_free(qdf_nbuf_queue_head_t *nbuf_queue_head,
  5507. struct dp_tx_desc_s *desc)
  5508. {
  5509. qdf_nbuf_free(desc->nbuf);
  5510. }
  5511. static inline void
  5512. dp_tx_nbuf_dev_queue_free_no_flag(qdf_nbuf_queue_head_t *nbuf_queue_head,
  5513. qdf_nbuf_t nbuf)
  5514. {
  5515. qdf_nbuf_free(nbuf);
  5516. }
  5517. static inline void
  5518. dp_tx_nbuf_dev_kfree_list(qdf_nbuf_queue_head_t *nbuf_queue_head)
  5519. {
  5520. }
  5521. #endif
  5522. #ifdef WLAN_SUPPORT_PPEDS
  5523. static inline void
  5524. dp_tx_update_ppeds_tx_comp_stats(struct dp_soc *soc,
  5525. struct dp_txrx_peer *txrx_peer,
  5526. struct hal_tx_completion_status *ts,
  5527. struct dp_tx_desc_s *desc,
  5528. uint8_t ring_id)
  5529. {
  5530. uint8_t link_id = 0;
  5531. struct dp_vdev *vdev = NULL;
  5532. if (qdf_likely(txrx_peer)) {
  5533. if (!(desc->flags & DP_TX_DESC_FLAG_SIMPLE)) {
  5534. hal_tx_comp_get_status(&desc->comp,
  5535. ts,
  5536. soc->hal_soc);
  5537. vdev = txrx_peer->vdev;
  5538. link_id = dp_tx_get_link_id_from_ppdu_id(soc,
  5539. ts,
  5540. txrx_peer,
  5541. vdev);
  5542. if (link_id < 1 || link_id > DP_MAX_MLO_LINKS)
  5543. link_id = 0;
  5544. dp_tx_update_peer_stats(desc, ts,
  5545. txrx_peer,
  5546. ring_id,
  5547. link_id);
  5548. } else {
  5549. dp_tx_update_peer_basic_stats(txrx_peer, desc->length,
  5550. desc->tx_status, false);
  5551. }
  5552. }
  5553. }
  5554. #else
  5555. static inline void
  5556. dp_tx_update_ppeds_tx_comp_stats(struct dp_soc *soc,
  5557. struct dp_txrx_peer *txrx_peer,
  5558. struct hal_tx_completion_status *ts,
  5559. struct dp_tx_desc_s *desc,
  5560. uint8_t ring_id)
  5561. {
  5562. }
  5563. #endif
  5564. void
  5565. dp_tx_comp_process_desc_list_fast(struct dp_soc *soc,
  5566. struct dp_tx_desc_s *head_desc,
  5567. struct dp_tx_desc_s *tail_desc,
  5568. uint8_t ring_id,
  5569. uint32_t fast_desc_count)
  5570. {
  5571. struct dp_tx_desc_pool_s *pool = NULL;
  5572. pool = dp_get_tx_desc_pool(soc, head_desc->pool_id);
  5573. dp_tx_outstanding_sub(head_desc->pdev, fast_desc_count);
  5574. dp_tx_desc_free_list(pool, head_desc, tail_desc, fast_desc_count);
  5575. }
  5576. void
  5577. dp_tx_comp_process_desc_list(struct dp_soc *soc,
  5578. struct dp_tx_desc_s *comp_head, uint8_t ring_id)
  5579. {
  5580. struct dp_tx_desc_s *desc;
  5581. struct dp_tx_desc_s *next;
  5582. struct hal_tx_completion_status ts;
  5583. struct dp_txrx_peer *txrx_peer = NULL;
  5584. uint16_t peer_id = DP_INVALID_PEER;
  5585. dp_txrx_ref_handle txrx_ref_handle = NULL;
  5586. qdf_nbuf_queue_head_t h;
  5587. desc = comp_head;
  5588. dp_tx_nbuf_queue_head_init(&h);
  5589. while (desc) {
  5590. next = desc->next;
  5591. dp_tx_prefetch_next_nbuf_data(next);
  5592. if (peer_id != desc->peer_id) {
  5593. if (txrx_peer)
  5594. dp_txrx_peer_unref_delete(txrx_ref_handle,
  5595. DP_MOD_ID_TX_COMP);
  5596. peer_id = desc->peer_id;
  5597. txrx_peer =
  5598. dp_txrx_peer_get_ref_by_id(soc, peer_id,
  5599. &txrx_ref_handle,
  5600. DP_MOD_ID_TX_COMP);
  5601. }
  5602. if (dp_tx_mcast_reinject_handler(soc, desc)) {
  5603. desc = next;
  5604. continue;
  5605. }
  5606. if (desc->flags & DP_TX_DESC_FLAG_PPEDS) {
  5607. qdf_nbuf_t nbuf;
  5608. dp_tx_update_ppeds_tx_comp_stats(soc, txrx_peer, &ts,
  5609. desc, ring_id);
  5610. if (desc->pool_id != DP_TX_PPEDS_POOL_ID) {
  5611. nbuf = desc->nbuf;
  5612. dp_tx_nbuf_dev_queue_free_no_flag(&h, nbuf);
  5613. if (desc->flags & DP_TX_DESC_FLAG_SPECIAL)
  5614. dp_tx_spcl_desc_free(soc, desc,
  5615. desc->pool_id);
  5616. else
  5617. dp_tx_desc_free(soc, desc,
  5618. desc->pool_id);
  5619. __dp_tx_outstanding_dec(soc);
  5620. } else {
  5621. nbuf = dp_ppeds_tx_desc_free(soc, desc);
  5622. dp_tx_nbuf_dev_queue_free_no_flag(&h, nbuf);
  5623. }
  5624. desc = next;
  5625. continue;
  5626. }
  5627. if (qdf_likely(desc->flags & DP_TX_DESC_FLAG_SIMPLE)) {
  5628. struct dp_pdev *pdev = desc->pdev;
  5629. if (qdf_likely(txrx_peer))
  5630. dp_tx_update_peer_basic_stats(txrx_peer,
  5631. desc->length,
  5632. desc->tx_status,
  5633. false);
  5634. qdf_assert(pdev);
  5635. dp_tx_outstanding_dec(pdev);
  5636. /*
  5637. * Calling a QDF WRAPPER here is creating significant
  5638. * performance impact so avoided the wrapper call here
  5639. */
  5640. dp_tx_desc_history_add(soc, desc->dma_addr, desc->nbuf,
  5641. desc->id, DP_TX_COMP_UNMAP);
  5642. dp_tx_nbuf_unmap(soc, desc);
  5643. dp_tx_nbuf_dev_queue_free(&h, desc);
  5644. dp_tx_desc_free(soc, desc, desc->pool_id);
  5645. desc = next;
  5646. continue;
  5647. }
  5648. hal_tx_comp_get_status(&desc->comp, &ts, soc->hal_soc);
  5649. dp_tx_comp_process_tx_status(soc, desc, &ts, txrx_peer,
  5650. ring_id);
  5651. dp_tx_comp_process_desc(soc, desc, &ts, txrx_peer);
  5652. dp_tx_desc_release(soc, desc, desc->pool_id);
  5653. desc = next;
  5654. }
  5655. dp_tx_nbuf_dev_kfree_list(&h);
  5656. if (txrx_peer)
  5657. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_TX_COMP);
  5658. }
  5659. #ifndef WLAN_SOFTUMAC_SUPPORT
  5660. /**
  5661. * dp_tx_dump_tx_desc() - Dump tx desc for debugging
  5662. * @tx_desc: software descriptor head pointer
  5663. *
  5664. * This function will dump tx desc for further debugging
  5665. *
  5666. * Return: none
  5667. */
  5668. static
  5669. void dp_tx_dump_tx_desc(struct dp_tx_desc_s *tx_desc)
  5670. {
  5671. if (tx_desc) {
  5672. dp_tx_comp_warn("tx_desc->nbuf: %pK", tx_desc->nbuf);
  5673. dp_tx_comp_warn("tx_desc->flags: 0x%x", tx_desc->flags);
  5674. dp_tx_comp_warn("tx_desc->id: %u", tx_desc->id);
  5675. dp_tx_comp_warn("tx_desc->dma_addr: 0x%x",
  5676. tx_desc->dma_addr);
  5677. dp_tx_comp_warn("tx_desc->vdev_id: %u",
  5678. tx_desc->vdev_id);
  5679. dp_tx_comp_warn("tx_desc->tx_status: %u",
  5680. tx_desc->tx_status);
  5681. dp_tx_comp_warn("tx_desc->pdev: %pK",
  5682. tx_desc->pdev);
  5683. dp_tx_comp_warn("tx_desc->tx_encap_type: %u",
  5684. tx_desc->tx_encap_type);
  5685. dp_tx_comp_warn("tx_desc->buffer_src: %u",
  5686. tx_desc->buffer_src);
  5687. dp_tx_comp_warn("tx_desc->frm_type: %u",
  5688. tx_desc->frm_type);
  5689. dp_tx_comp_warn("tx_desc->pkt_offset: %u",
  5690. tx_desc->pkt_offset);
  5691. dp_tx_comp_warn("tx_desc->pool_id: %u",
  5692. tx_desc->pool_id);
  5693. }
  5694. }
  5695. #endif
  5696. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  5697. static inline
  5698. bool dp_tx_comp_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  5699. int max_reap_limit)
  5700. {
  5701. bool limit_hit = false;
  5702. limit_hit =
  5703. (num_reaped >= max_reap_limit) ? true : false;
  5704. if (limit_hit)
  5705. DP_STATS_INC(soc, tx.tx_comp_loop_pkt_limit_hit, 1);
  5706. return limit_hit;
  5707. }
  5708. static inline bool dp_tx_comp_enable_eol_data_check(struct dp_soc *soc)
  5709. {
  5710. return soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check;
  5711. }
  5712. static inline int dp_tx_comp_get_loop_pkt_limit(struct dp_soc *soc)
  5713. {
  5714. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  5715. return cfg->tx_comp_loop_pkt_limit;
  5716. }
  5717. #else
  5718. static inline
  5719. bool dp_tx_comp_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  5720. int max_reap_limit)
  5721. {
  5722. return false;
  5723. }
  5724. static inline bool dp_tx_comp_enable_eol_data_check(struct dp_soc *soc)
  5725. {
  5726. return false;
  5727. }
  5728. static inline int dp_tx_comp_get_loop_pkt_limit(struct dp_soc *soc)
  5729. {
  5730. return 0;
  5731. }
  5732. #endif
  5733. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  5734. static inline int
  5735. dp_srng_test_and_update_nf_params(struct dp_soc *soc, struct dp_srng *dp_srng,
  5736. int *max_reap_limit)
  5737. {
  5738. return soc->arch_ops.dp_srng_test_and_update_nf_params(soc, dp_srng,
  5739. max_reap_limit);
  5740. }
  5741. #else
  5742. static inline int
  5743. dp_srng_test_and_update_nf_params(struct dp_soc *soc, struct dp_srng *dp_srng,
  5744. int *max_reap_limit)
  5745. {
  5746. return 0;
  5747. }
  5748. #endif
  5749. #ifdef DP_TX_TRACKING
  5750. void dp_tx_desc_check_corruption(struct dp_tx_desc_s *tx_desc)
  5751. {
  5752. if ((tx_desc->magic != DP_TX_MAGIC_PATTERN_INUSE) &&
  5753. (tx_desc->magic != DP_TX_MAGIC_PATTERN_FREE)) {
  5754. dp_err_rl("tx_desc %u is corrupted", tx_desc->id);
  5755. qdf_trigger_self_recovery(NULL, QDF_TX_DESC_LEAK);
  5756. }
  5757. }
  5758. #endif
  5759. #ifndef WLAN_SOFTUMAC_SUPPORT
  5760. uint32_t dp_tx_comp_handler(struct dp_intr *int_ctx, struct dp_soc *soc,
  5761. hal_ring_handle_t hal_ring_hdl, uint8_t ring_id,
  5762. uint32_t quota)
  5763. {
  5764. void *tx_comp_hal_desc;
  5765. void *last_prefetched_hw_desc = NULL;
  5766. struct dp_tx_desc_s *last_prefetched_sw_desc = NULL;
  5767. hal_soc_handle_t hal_soc;
  5768. uint8_t buffer_src;
  5769. struct dp_tx_desc_s *tx_desc = NULL;
  5770. struct dp_tx_desc_s *head_desc = NULL;
  5771. struct dp_tx_desc_s *tail_desc = NULL;
  5772. struct dp_tx_desc_s *fast_head_desc = NULL;
  5773. struct dp_tx_desc_s *fast_tail_desc = NULL;
  5774. uint32_t num_processed = 0;
  5775. uint32_t fast_desc_count = 0;
  5776. uint32_t count;
  5777. uint32_t num_avail_for_reap = 0;
  5778. bool force_break = false;
  5779. struct dp_srng *tx_comp_ring = &soc->tx_comp_ring[ring_id];
  5780. int max_reap_limit, ring_near_full;
  5781. uint32_t num_entries;
  5782. qdf_nbuf_queue_head_t h;
  5783. DP_HIST_INIT();
  5784. num_entries = hal_srng_get_num_entries(soc->hal_soc, hal_ring_hdl);
  5785. more_data:
  5786. hal_soc = soc->hal_soc;
  5787. /* Re-initialize local variables to be re-used */
  5788. head_desc = NULL;
  5789. tail_desc = NULL;
  5790. count = 0;
  5791. max_reap_limit = dp_tx_comp_get_loop_pkt_limit(soc);
  5792. ring_near_full = dp_srng_test_and_update_nf_params(soc, tx_comp_ring,
  5793. &max_reap_limit);
  5794. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  5795. dp_err("HAL RING Access Failed -- %pK", hal_ring_hdl);
  5796. return 0;
  5797. }
  5798. hal_srng_update_ring_usage_wm_no_lock(soc->hal_soc, hal_ring_hdl);
  5799. if (!num_avail_for_reap)
  5800. num_avail_for_reap = hal_srng_dst_num_valid(hal_soc,
  5801. hal_ring_hdl, 0);
  5802. if (num_avail_for_reap >= quota)
  5803. num_avail_for_reap = quota;
  5804. dp_srng_dst_inv_cached_descs(soc, hal_ring_hdl, num_avail_for_reap);
  5805. last_prefetched_hw_desc = dp_srng_dst_prefetch_32_byte_desc(hal_soc,
  5806. hal_ring_hdl,
  5807. num_avail_for_reap);
  5808. dp_tx_nbuf_queue_head_init(&h);
  5809. /* Find head descriptor from completion ring */
  5810. while (qdf_likely(num_avail_for_reap--)) {
  5811. tx_comp_hal_desc = dp_srng_dst_get_next(soc, hal_ring_hdl);
  5812. if (qdf_unlikely(!tx_comp_hal_desc))
  5813. break;
  5814. buffer_src = hal_tx_comp_get_buffer_source(hal_soc,
  5815. tx_comp_hal_desc);
  5816. /* If this buffer was not released by TQM or FW, then it is not
  5817. * Tx completion indication, assert */
  5818. if (qdf_unlikely(buffer_src !=
  5819. HAL_TX_COMP_RELEASE_SOURCE_TQM) &&
  5820. (qdf_unlikely(buffer_src !=
  5821. HAL_TX_COMP_RELEASE_SOURCE_FW))) {
  5822. uint8_t wbm_internal_error;
  5823. dp_err_rl(
  5824. "Tx comp release_src != TQM | FW but from %d",
  5825. buffer_src);
  5826. hal_dump_comp_desc(tx_comp_hal_desc);
  5827. DP_STATS_INC(soc, tx.invalid_release_source, 1);
  5828. /* When WBM sees NULL buffer_addr_info in any of
  5829. * ingress rings it sends an error indication,
  5830. * with wbm_internal_error=1, to a specific ring.
  5831. * The WBM2SW ring used to indicate these errors is
  5832. * fixed in HW, and that ring is being used as Tx
  5833. * completion ring. These errors are not related to
  5834. * Tx completions, and should just be ignored
  5835. */
  5836. wbm_internal_error = hal_get_wbm_internal_error(
  5837. hal_soc,
  5838. tx_comp_hal_desc);
  5839. if (wbm_internal_error) {
  5840. dp_err_rl("Tx comp wbm_internal_error!!");
  5841. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_ALL], 1);
  5842. if (HAL_TX_COMP_RELEASE_SOURCE_REO ==
  5843. buffer_src)
  5844. dp_handle_wbm_internal_error(
  5845. soc,
  5846. tx_comp_hal_desc,
  5847. hal_tx_comp_get_buffer_type(
  5848. tx_comp_hal_desc));
  5849. } else {
  5850. dp_err_rl("Tx comp wbm_internal_error false");
  5851. DP_STATS_INC(soc, tx.non_wbm_internal_err, 1);
  5852. }
  5853. continue;
  5854. }
  5855. soc->arch_ops.tx_comp_get_params_from_hal_desc(soc,
  5856. tx_comp_hal_desc,
  5857. &tx_desc);
  5858. if (qdf_unlikely(!tx_desc)) {
  5859. dp_err("unable to retrieve tx_desc!");
  5860. hal_dump_comp_desc(tx_comp_hal_desc);
  5861. DP_STATS_INC(soc, tx.invalid_tx_comp_desc, 1);
  5862. QDF_BUG(0);
  5863. continue;
  5864. }
  5865. tx_desc->buffer_src = buffer_src;
  5866. /*
  5867. * If the release source is FW, process the HTT status
  5868. */
  5869. if (qdf_unlikely(buffer_src ==
  5870. HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  5871. uint8_t htt_tx_status[HAL_TX_COMP_HTT_STATUS_LEN];
  5872. hal_tx_comp_get_htt_desc(tx_comp_hal_desc,
  5873. htt_tx_status);
  5874. /* Collect hw completion contents */
  5875. hal_tx_comp_desc_sync(tx_comp_hal_desc,
  5876. &tx_desc->comp, 1);
  5877. soc->arch_ops.dp_tx_process_htt_completion(
  5878. soc,
  5879. tx_desc,
  5880. htt_tx_status,
  5881. ring_id);
  5882. if (qdf_unlikely(!tx_desc->pdev)) {
  5883. dp_tx_dump_tx_desc(tx_desc);
  5884. }
  5885. } else {
  5886. if (tx_desc->flags & DP_TX_DESC_FLAG_FASTPATH_SIMPLE ||
  5887. tx_desc->flags & DP_TX_DESC_FLAG_PPEDS)
  5888. goto add_to_pool2;
  5889. tx_desc->tx_status =
  5890. hal_tx_comp_get_tx_status(tx_comp_hal_desc);
  5891. tx_desc->buffer_src = buffer_src;
  5892. /*
  5893. * If the fast completion mode is enabled extended
  5894. * metadata from descriptor is not copied
  5895. */
  5896. if (qdf_likely(tx_desc->flags &
  5897. DP_TX_DESC_FLAG_SIMPLE))
  5898. goto add_to_pool;
  5899. /*
  5900. * If the descriptor is already freed in vdev_detach,
  5901. * continue to next descriptor
  5902. */
  5903. if (qdf_unlikely
  5904. ((tx_desc->vdev_id == DP_INVALID_VDEV_ID) &&
  5905. !tx_desc->flags)) {
  5906. dp_tx_comp_info_rl("Descriptor freed in vdev_detach %d",
  5907. tx_desc->id);
  5908. DP_STATS_INC(soc, tx.tx_comp_exception, 1);
  5909. dp_tx_desc_check_corruption(tx_desc);
  5910. continue;
  5911. }
  5912. if (qdf_unlikely(!tx_desc->pdev)) {
  5913. dp_tx_comp_warn("The pdev is NULL in TX desc, ignored.");
  5914. dp_tx_dump_tx_desc(tx_desc);
  5915. DP_STATS_INC(soc, tx.tx_comp_exception, 1);
  5916. continue;
  5917. }
  5918. if (qdf_unlikely(tx_desc->pdev->is_pdev_down)) {
  5919. dp_tx_comp_info_rl("pdev in down state %d",
  5920. tx_desc->id);
  5921. tx_desc->flags |= DP_TX_DESC_FLAG_TX_COMP_ERR;
  5922. dp_tx_comp_free_buf(soc, tx_desc, false);
  5923. dp_tx_desc_release(soc, tx_desc,
  5924. tx_desc->pool_id);
  5925. goto next_desc;
  5926. }
  5927. if (!(tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED) ||
  5928. !(tx_desc->flags & DP_TX_DESC_FLAG_QUEUED_TX)) {
  5929. dp_tx_comp_alert("Txdesc invalid, flgs = %x,id = %d",
  5930. tx_desc->flags, tx_desc->id);
  5931. qdf_assert_always(0);
  5932. }
  5933. /* Collect hw completion contents */
  5934. hal_tx_comp_desc_sync(tx_comp_hal_desc,
  5935. &tx_desc->comp, 1);
  5936. add_to_pool:
  5937. DP_HIST_PACKET_COUNT_INC(tx_desc->pdev->pdev_id);
  5938. add_to_pool2:
  5939. /* First ring descriptor on the cycle */
  5940. if (tx_desc->flags & DP_TX_DESC_FLAG_FASTPATH_SIMPLE ||
  5941. tx_desc->flags & DP_TX_DESC_FLAG_PPEDS) {
  5942. dp_tx_nbuf_dev_queue_free(&h, tx_desc);
  5943. fast_desc_count++;
  5944. if (!fast_head_desc) {
  5945. fast_head_desc = tx_desc;
  5946. fast_tail_desc = tx_desc;
  5947. }
  5948. fast_tail_desc->next = tx_desc;
  5949. fast_tail_desc = tx_desc;
  5950. dp_tx_desc_clear(tx_desc);
  5951. } else {
  5952. if (!head_desc) {
  5953. head_desc = tx_desc;
  5954. tail_desc = tx_desc;
  5955. }
  5956. tail_desc->next = tx_desc;
  5957. tx_desc->next = NULL;
  5958. tail_desc = tx_desc;
  5959. }
  5960. }
  5961. next_desc:
  5962. num_processed += !(count & DP_TX_NAPI_BUDGET_DIV_MASK);
  5963. /*
  5964. * Processed packet count is more than given quota
  5965. * stop to processing
  5966. */
  5967. count++;
  5968. dp_tx_prefetch_hw_sw_nbuf_desc(soc, hal_soc,
  5969. num_avail_for_reap,
  5970. hal_ring_hdl,
  5971. &last_prefetched_hw_desc,
  5972. &last_prefetched_sw_desc);
  5973. if (dp_tx_comp_loop_pkt_limit_hit(soc, count, max_reap_limit))
  5974. break;
  5975. }
  5976. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  5977. /* Process the reaped descriptors that were sent via fast path */
  5978. if (fast_head_desc) {
  5979. dp_tx_comp_process_desc_list_fast(soc, fast_head_desc,
  5980. fast_tail_desc, ring_id,
  5981. fast_desc_count);
  5982. dp_tx_nbuf_dev_kfree_list(&h);
  5983. }
  5984. /* Process the reaped descriptors */
  5985. if (head_desc)
  5986. dp_tx_comp_process_desc_list(soc, head_desc, ring_id);
  5987. DP_STATS_INC(soc, tx.tx_comp[ring_id], count);
  5988. /*
  5989. * If we are processing in near-full condition, there are 3 scenario
  5990. * 1) Ring entries has reached critical state
  5991. * 2) Ring entries are still near high threshold
  5992. * 3) Ring entries are below the safe level
  5993. *
  5994. * One more loop will move the state to normal processing and yield
  5995. */
  5996. if (ring_near_full)
  5997. goto more_data;
  5998. if (dp_tx_comp_enable_eol_data_check(soc)) {
  5999. if (num_processed >= quota)
  6000. force_break = true;
  6001. if (!force_break &&
  6002. hal_srng_dst_peek_sync_locked(soc->hal_soc,
  6003. hal_ring_hdl)) {
  6004. DP_STATS_INC(soc, tx.hp_oos2, 1);
  6005. if (!hif_exec_should_yield(soc->hif_handle,
  6006. int_ctx->dp_intr_id))
  6007. goto more_data;
  6008. num_avail_for_reap =
  6009. hal_srng_dst_num_valid_locked(soc->hal_soc,
  6010. hal_ring_hdl,
  6011. true);
  6012. if (qdf_unlikely(num_entries &&
  6013. (num_avail_for_reap >=
  6014. num_entries >> 1))) {
  6015. DP_STATS_INC(soc, tx.near_full, 1);
  6016. goto more_data;
  6017. }
  6018. }
  6019. }
  6020. DP_TX_HIST_STATS_PER_PDEV();
  6021. return num_processed;
  6022. }
  6023. #endif
  6024. #ifdef FEATURE_WLAN_TDLS
  6025. qdf_nbuf_t dp_tx_non_std(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  6026. enum ol_tx_spec tx_spec, qdf_nbuf_t msdu_list)
  6027. {
  6028. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  6029. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  6030. DP_MOD_ID_TDLS);
  6031. if (!vdev) {
  6032. dp_err("vdev handle for id %d is NULL", vdev_id);
  6033. return NULL;
  6034. }
  6035. if (tx_spec & OL_TX_SPEC_NO_FREE)
  6036. vdev->is_tdls_frame = true;
  6037. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TDLS);
  6038. return dp_tx_send(soc_hdl, vdev_id, msdu_list);
  6039. }
  6040. #endif
  6041. QDF_STATUS dp_tx_vdev_attach(struct dp_vdev *vdev)
  6042. {
  6043. int pdev_id;
  6044. /*
  6045. * Fill HTT TCL Metadata with Vdev ID and MAC ID
  6046. */
  6047. DP_TX_TCL_METADATA_TYPE_SET(vdev->htt_tcl_metadata,
  6048. DP_TCL_METADATA_TYPE_VDEV_BASED);
  6049. DP_TX_TCL_METADATA_VDEV_ID_SET(vdev->htt_tcl_metadata,
  6050. vdev->vdev_id);
  6051. pdev_id =
  6052. dp_get_target_pdev_id_for_host_pdev_id(vdev->pdev->soc,
  6053. vdev->pdev->pdev_id);
  6054. DP_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata, pdev_id);
  6055. /*
  6056. * Set HTT Extension Valid bit to 0 by default
  6057. */
  6058. DP_TX_TCL_METADATA_VALID_HTT_SET(vdev->htt_tcl_metadata, 0);
  6059. dp_tx_vdev_update_search_flags(vdev);
  6060. return QDF_STATUS_SUCCESS;
  6061. }
  6062. #ifndef FEATURE_WDS
  6063. static inline bool dp_tx_da_search_override(struct dp_vdev *vdev)
  6064. {
  6065. return false;
  6066. }
  6067. #endif
  6068. void dp_tx_vdev_update_search_flags(struct dp_vdev *vdev)
  6069. {
  6070. struct dp_soc *soc = vdev->pdev->soc;
  6071. /*
  6072. * Enable both AddrY (SA based search) and AddrX (Da based search)
  6073. * for TDLS link
  6074. *
  6075. * Enable AddrY (SA based search) only for non-WDS STA and
  6076. * ProxySTA VAP (in HKv1) modes.
  6077. *
  6078. * In all other VAP modes, only DA based search should be
  6079. * enabled
  6080. */
  6081. if (vdev->opmode == wlan_op_mode_sta &&
  6082. vdev->tdls_link_connected)
  6083. vdev->hal_desc_addr_search_flags =
  6084. (HAL_TX_DESC_ADDRX_EN | HAL_TX_DESC_ADDRY_EN);
  6085. else if ((vdev->opmode == wlan_op_mode_sta) &&
  6086. !dp_tx_da_search_override(vdev))
  6087. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRY_EN;
  6088. else
  6089. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRX_EN;
  6090. if (vdev->opmode == wlan_op_mode_sta && !vdev->tdls_link_connected)
  6091. vdev->search_type = soc->sta_mode_search_policy;
  6092. else
  6093. vdev->search_type = HAL_TX_ADDR_SEARCH_DEFAULT;
  6094. }
  6095. #ifdef WLAN_SUPPORT_PPEDS
  6096. static inline bool
  6097. dp_is_tx_desc_flush_match(struct dp_pdev *pdev,
  6098. struct dp_vdev *vdev,
  6099. struct dp_tx_desc_s *tx_desc)
  6100. {
  6101. if (!(tx_desc && (tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED)))
  6102. return false;
  6103. if (tx_desc->flags & DP_TX_DESC_FLAG_PPEDS)
  6104. return true;
  6105. /*
  6106. * if vdev is given, then only check whether desc
  6107. * vdev match. if vdev is NULL, then check whether
  6108. * desc pdev match.
  6109. */
  6110. return vdev ? (tx_desc->vdev_id == vdev->vdev_id) :
  6111. (tx_desc->pdev == pdev);
  6112. }
  6113. #else
  6114. static inline bool
  6115. dp_is_tx_desc_flush_match(struct dp_pdev *pdev,
  6116. struct dp_vdev *vdev,
  6117. struct dp_tx_desc_s *tx_desc)
  6118. {
  6119. if (!(tx_desc && (tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED)))
  6120. return false;
  6121. /*
  6122. * if vdev is given, then only check whether desc
  6123. * vdev match. if vdev is NULL, then check whether
  6124. * desc pdev match.
  6125. */
  6126. return vdev ? (tx_desc->vdev_id == vdev->vdev_id) :
  6127. (tx_desc->pdev == pdev);
  6128. }
  6129. #endif
  6130. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6131. void dp_tx_desc_flush(struct dp_pdev *pdev, struct dp_vdev *vdev,
  6132. bool force_free)
  6133. {
  6134. uint8_t i;
  6135. uint32_t j;
  6136. uint32_t num_desc, page_id, offset;
  6137. uint16_t num_desc_per_page;
  6138. struct dp_soc *soc = pdev->soc;
  6139. struct dp_tx_desc_s *tx_desc = NULL;
  6140. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  6141. if (!vdev && !force_free) {
  6142. dp_err("Reset TX desc vdev, Vdev param is required!");
  6143. return;
  6144. }
  6145. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  6146. tx_desc_pool = &soc->tx_desc[i];
  6147. if (!(tx_desc_pool->pool_size) ||
  6148. IS_TX_DESC_POOL_STATUS_INACTIVE(tx_desc_pool) ||
  6149. !(tx_desc_pool->desc_pages.cacheable_pages))
  6150. continue;
  6151. /*
  6152. * Add flow pool lock protection in case pool is freed
  6153. * due to all tx_desc is recycled when handle TX completion.
  6154. * this is not necessary when do force flush as:
  6155. * a. double lock will happen if dp_tx_desc_release is
  6156. * also trying to acquire it.
  6157. * b. dp interrupt has been disabled before do force TX desc
  6158. * flush in dp_pdev_deinit().
  6159. */
  6160. if (!force_free)
  6161. qdf_spin_lock_bh(&tx_desc_pool->flow_pool_lock);
  6162. num_desc = tx_desc_pool->pool_size;
  6163. num_desc_per_page =
  6164. tx_desc_pool->desc_pages.num_element_per_page;
  6165. for (j = 0; j < num_desc; j++) {
  6166. page_id = j / num_desc_per_page;
  6167. offset = j % num_desc_per_page;
  6168. if (qdf_unlikely(!(tx_desc_pool->
  6169. desc_pages.cacheable_pages)))
  6170. break;
  6171. tx_desc = dp_tx_desc_find(soc, i, page_id, offset,
  6172. false);
  6173. if (dp_is_tx_desc_flush_match(pdev, vdev, tx_desc)) {
  6174. /*
  6175. * Free TX desc if force free is
  6176. * required, otherwise only reset vdev
  6177. * in this TX desc.
  6178. */
  6179. if (force_free) {
  6180. tx_desc->flags |= DP_TX_DESC_FLAG_FLUSH;
  6181. dp_tx_comp_free_buf(soc, tx_desc,
  6182. false);
  6183. dp_tx_desc_release(soc, tx_desc, i);
  6184. } else {
  6185. tx_desc->vdev_id = DP_INVALID_VDEV_ID;
  6186. }
  6187. }
  6188. }
  6189. if (!force_free)
  6190. qdf_spin_unlock_bh(&tx_desc_pool->flow_pool_lock);
  6191. }
  6192. }
  6193. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  6194. /**
  6195. * dp_tx_desc_reset_vdev() - reset vdev to NULL in TX Desc
  6196. *
  6197. * @soc: Handle to DP soc structure
  6198. * @tx_desc: pointer of one TX desc
  6199. * @desc_pool_id: TX Desc pool id
  6200. * @spcl_pool: Special pool
  6201. */
  6202. static inline void
  6203. dp_tx_desc_reset_vdev(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc,
  6204. uint8_t desc_pool_id, bool spcl_pool)
  6205. {
  6206. struct dp_tx_desc_pool_s *pool = NULL;
  6207. pool = spcl_pool ? dp_get_spcl_tx_desc_pool(soc, desc_pool_id) :
  6208. dp_get_tx_desc_pool(soc, desc_pool_id);
  6209. TX_DESC_LOCK_LOCK(&pool->lock);
  6210. tx_desc->vdev_id = DP_INVALID_VDEV_ID;
  6211. TX_DESC_LOCK_UNLOCK(&pool->lock);
  6212. }
  6213. void __dp_tx_desc_flush(struct dp_pdev *pdev, struct dp_vdev *vdev,
  6214. bool force_free, bool spcl_pool)
  6215. {
  6216. uint8_t i, num_pool;
  6217. uint32_t j;
  6218. uint32_t num_desc_t, page_id, offset;
  6219. uint16_t num_desc_per_page;
  6220. struct dp_soc *soc = pdev->soc;
  6221. struct dp_tx_desc_s *tx_desc = NULL;
  6222. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  6223. if (!vdev && !force_free) {
  6224. dp_err("Reset TX desc vdev, Vdev param is required!");
  6225. return;
  6226. }
  6227. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  6228. for (i = 0; i < num_pool; i++) {
  6229. tx_desc_pool = spcl_pool ? dp_get_spcl_tx_desc_pool(soc, i) :
  6230. dp_get_tx_desc_pool(soc, i);
  6231. num_desc_t = tx_desc_pool->elem_count;
  6232. if (!tx_desc_pool->desc_pages.cacheable_pages)
  6233. continue;
  6234. num_desc_per_page =
  6235. tx_desc_pool->desc_pages.num_element_per_page;
  6236. for (j = 0; j < num_desc_t; j++) {
  6237. page_id = j / num_desc_per_page;
  6238. offset = j % num_desc_per_page;
  6239. tx_desc = dp_tx_desc_find(soc, i, page_id, offset,
  6240. spcl_pool);
  6241. if (dp_is_tx_desc_flush_match(pdev, vdev, tx_desc)) {
  6242. if (force_free) {
  6243. dp_tx_comp_free_buf(soc, tx_desc,
  6244. false);
  6245. dp_tx_desc_release(soc, tx_desc, i);
  6246. } else {
  6247. dp_tx_desc_reset_vdev(soc, tx_desc,
  6248. i, spcl_pool);
  6249. }
  6250. }
  6251. }
  6252. }
  6253. }
  6254. void dp_tx_desc_flush(struct dp_pdev *pdev, struct dp_vdev *vdev,
  6255. bool force_free)
  6256. {
  6257. __dp_tx_desc_flush(pdev, vdev, force_free, false);
  6258. __dp_tx_desc_flush(pdev, vdev, force_free, true);
  6259. }
  6260. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  6261. QDF_STATUS dp_tx_vdev_detach(struct dp_vdev *vdev)
  6262. {
  6263. struct dp_pdev *pdev = vdev->pdev;
  6264. /* Reset TX desc associated to this Vdev as NULL */
  6265. dp_tx_desc_flush(pdev, vdev, false);
  6266. return QDF_STATUS_SUCCESS;
  6267. }
  6268. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6269. /* Pools will be allocated dynamically */
  6270. static QDF_STATUS dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  6271. int num_desc)
  6272. {
  6273. uint8_t i;
  6274. for (i = 0; i < num_pool; i++) {
  6275. qdf_spinlock_create(&soc->tx_desc[i].flow_pool_lock);
  6276. soc->tx_desc[i].status = FLOW_POOL_INACTIVE;
  6277. }
  6278. return QDF_STATUS_SUCCESS;
  6279. }
  6280. static QDF_STATUS dp_tx_spcl_alloc_static_pools(struct dp_soc *soc,
  6281. int num_pool,
  6282. int num_spcl_desc)
  6283. {
  6284. return QDF_STATUS_SUCCESS;
  6285. }
  6286. static QDF_STATUS dp_tx_init_static_pools(struct dp_soc *soc, int num_pool,
  6287. uint32_t num_desc)
  6288. {
  6289. return QDF_STATUS_SUCCESS;
  6290. }
  6291. static QDF_STATUS dp_tx_spcl_init_static_pools(struct dp_soc *soc, int num_pool,
  6292. uint32_t num_spcl_desc)
  6293. {
  6294. return QDF_STATUS_SUCCESS;
  6295. }
  6296. static void dp_tx_deinit_static_pools(struct dp_soc *soc, int num_pool)
  6297. {
  6298. }
  6299. static void dp_tx_spcl_deinit_static_pools(struct dp_soc *soc, int num_pool)
  6300. {
  6301. }
  6302. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  6303. {
  6304. uint8_t i;
  6305. for (i = 0; i < num_pool; i++)
  6306. qdf_spinlock_destroy(&soc->tx_desc[i].flow_pool_lock);
  6307. }
  6308. static void dp_tx_spcl_delete_static_pools(struct dp_soc *soc, int num_pool)
  6309. {
  6310. }
  6311. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  6312. static QDF_STATUS dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  6313. uint32_t num_desc)
  6314. {
  6315. uint8_t i, count;
  6316. struct dp_global_context *dp_global;
  6317. dp_global = wlan_objmgr_get_global_ctx();
  6318. /* Allocate software Tx descriptor pools */
  6319. if (dp_global->tx_desc_pool_alloc_cnt[soc->arch_id] == 0) {
  6320. for (i = 0; i < num_pool; i++) {
  6321. if (dp_tx_desc_pool_alloc(soc, i, num_desc, false)) {
  6322. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6323. FL("Tx Desc Pool alloc %d failed %pK"),
  6324. i, soc);
  6325. goto fail;
  6326. }
  6327. }
  6328. }
  6329. dp_global->tx_desc_pool_alloc_cnt[soc->arch_id]++;
  6330. return QDF_STATUS_SUCCESS;
  6331. fail:
  6332. for (count = 0; count < i; count++)
  6333. dp_tx_desc_pool_free(soc, count, false);
  6334. return QDF_STATUS_E_NOMEM;
  6335. }
  6336. static QDF_STATUS dp_tx_spcl_alloc_static_pools(struct dp_soc *soc,
  6337. int num_pool,
  6338. uint32_t num_spcl_desc)
  6339. {
  6340. uint8_t j, count;
  6341. struct dp_global_context *dp_global;
  6342. dp_global = wlan_objmgr_get_global_ctx();
  6343. /* Allocate software Tx descriptor pools */
  6344. if (dp_global->spcl_tx_desc_pool_alloc_cnt[soc->arch_id] == 0) {
  6345. for (j = 0; j < num_pool; j++) {
  6346. if (dp_tx_desc_pool_alloc(soc, j, num_spcl_desc, true)) {
  6347. QDF_TRACE(QDF_MODULE_ID_DP,
  6348. QDF_TRACE_LEVEL_ERROR,
  6349. FL("Tx special Desc Pool alloc %d failed %pK"),
  6350. j, soc);
  6351. goto fail;
  6352. }
  6353. }
  6354. }
  6355. dp_global->spcl_tx_desc_pool_alloc_cnt[soc->arch_id]++;
  6356. return QDF_STATUS_SUCCESS;
  6357. fail:
  6358. for (count = 0; count < j; count++)
  6359. dp_tx_desc_pool_free(soc, count, true);
  6360. return QDF_STATUS_E_NOMEM;
  6361. }
  6362. static QDF_STATUS dp_tx_init_static_pools(struct dp_soc *soc, int num_pool,
  6363. uint32_t num_desc)
  6364. {
  6365. uint8_t i;
  6366. struct dp_global_context *dp_global;
  6367. dp_global = wlan_objmgr_get_global_ctx();
  6368. if (dp_global->tx_desc_pool_init_cnt[soc->arch_id] == 0) {
  6369. for (i = 0; i < num_pool; i++) {
  6370. if (dp_tx_desc_pool_init(soc, i, num_desc, false)) {
  6371. QDF_TRACE(QDF_MODULE_ID_DP,
  6372. QDF_TRACE_LEVEL_ERROR,
  6373. FL("Tx Desc Pool init %d failed %pK"),
  6374. i, soc);
  6375. return QDF_STATUS_E_NOMEM;
  6376. }
  6377. }
  6378. }
  6379. dp_global->tx_desc_pool_init_cnt[soc->arch_id]++;
  6380. return QDF_STATUS_SUCCESS;
  6381. }
  6382. static QDF_STATUS dp_tx_spcl_init_static_pools(struct dp_soc *soc, int num_pool,
  6383. uint32_t num_spcl_desc)
  6384. {
  6385. uint8_t i;
  6386. struct dp_global_context *dp_global;
  6387. dp_global = wlan_objmgr_get_global_ctx();
  6388. if (dp_global->spcl_tx_desc_pool_init_cnt[soc->arch_id] == 0) {
  6389. for (i = 0; i < num_pool; i++) {
  6390. if (dp_tx_desc_pool_init(soc, i, num_spcl_desc, true)) {
  6391. QDF_TRACE(QDF_MODULE_ID_DP,
  6392. QDF_TRACE_LEVEL_ERROR,
  6393. FL("Tx special Desc Pool init %d failed %pK"),
  6394. i, soc);
  6395. return QDF_STATUS_E_NOMEM;
  6396. }
  6397. }
  6398. }
  6399. dp_global->spcl_tx_desc_pool_init_cnt[soc->arch_id]++;
  6400. return QDF_STATUS_SUCCESS;
  6401. }
  6402. static void dp_tx_deinit_static_pools(struct dp_soc *soc, int num_pool)
  6403. {
  6404. uint8_t i;
  6405. struct dp_global_context *dp_global;
  6406. dp_global = wlan_objmgr_get_global_ctx();
  6407. dp_global->tx_desc_pool_init_cnt[soc->arch_id]--;
  6408. if (dp_global->tx_desc_pool_init_cnt[soc->arch_id] == 0) {
  6409. for (i = 0; i < num_pool; i++)
  6410. dp_tx_desc_pool_deinit(soc, i, false);
  6411. }
  6412. }
  6413. static void dp_tx_spcl_deinit_static_pools(struct dp_soc *soc, int num_pool)
  6414. {
  6415. uint8_t i;
  6416. struct dp_global_context *dp_global;
  6417. dp_global = wlan_objmgr_get_global_ctx();
  6418. dp_global->spcl_tx_desc_pool_init_cnt[soc->arch_id]--;
  6419. if (dp_global->spcl_tx_desc_pool_init_cnt[soc->arch_id] == 0) {
  6420. for (i = 0; i < num_pool; i++)
  6421. dp_tx_desc_pool_deinit(soc, i, true);
  6422. }
  6423. }
  6424. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  6425. {
  6426. uint8_t i;
  6427. struct dp_global_context *dp_global;
  6428. dp_global = wlan_objmgr_get_global_ctx();
  6429. dp_global->tx_desc_pool_alloc_cnt[soc->arch_id]--;
  6430. if (dp_global->tx_desc_pool_alloc_cnt[soc->arch_id] == 0) {
  6431. for (i = 0; i < num_pool; i++)
  6432. dp_tx_desc_pool_free(soc, i, false);
  6433. }
  6434. }
  6435. static void dp_tx_spcl_delete_static_pools(struct dp_soc *soc, int num_pool)
  6436. {
  6437. uint8_t i;
  6438. struct dp_global_context *dp_global;
  6439. dp_global = wlan_objmgr_get_global_ctx();
  6440. dp_global->spcl_tx_desc_pool_alloc_cnt[soc->arch_id]--;
  6441. if (dp_global->spcl_tx_desc_pool_alloc_cnt[soc->arch_id] == 0) {
  6442. for (i = 0; i < num_pool; i++)
  6443. dp_tx_desc_pool_free(soc, i, true);
  6444. }
  6445. }
  6446. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  6447. /**
  6448. * dp_tx_tso_cmn_desc_pool_deinit() - de-initialize TSO descriptors
  6449. * @soc: core txrx main context
  6450. * @num_pool: number of pools
  6451. *
  6452. */
  6453. static void dp_tx_tso_cmn_desc_pool_deinit(struct dp_soc *soc, uint8_t num_pool)
  6454. {
  6455. dp_tx_tso_desc_pool_deinit(soc, num_pool);
  6456. dp_tx_tso_num_seg_pool_deinit(soc, num_pool);
  6457. }
  6458. /**
  6459. * dp_tx_tso_cmn_desc_pool_free() - free TSO descriptors
  6460. * @soc: core txrx main context
  6461. * @num_pool: number of pools
  6462. *
  6463. */
  6464. static void dp_tx_tso_cmn_desc_pool_free(struct dp_soc *soc, uint8_t num_pool)
  6465. {
  6466. dp_tx_tso_desc_pool_free(soc, num_pool);
  6467. dp_tx_tso_num_seg_pool_free(soc, num_pool);
  6468. }
  6469. #ifndef WLAN_SOFTUMAC_SUPPORT
  6470. void dp_soc_tx_desc_sw_pools_free(struct dp_soc *soc)
  6471. {
  6472. uint8_t num_pool, num_ext_pool;
  6473. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx))
  6474. return;
  6475. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  6476. num_ext_pool = dp_get_ext_tx_desc_pool_num(soc);
  6477. dp_tx_tso_cmn_desc_pool_free(soc, num_pool);
  6478. dp_tx_ext_desc_pool_free(soc, num_ext_pool);
  6479. dp_tx_delete_static_pools(soc, num_pool);
  6480. dp_tx_spcl_delete_static_pools(soc, num_pool);
  6481. }
  6482. void dp_soc_tx_desc_sw_pools_deinit(struct dp_soc *soc)
  6483. {
  6484. uint8_t num_pool, num_ext_pool;
  6485. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx))
  6486. return;
  6487. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  6488. num_ext_pool = dp_get_ext_tx_desc_pool_num(soc);
  6489. dp_tx_flow_control_deinit(soc);
  6490. dp_tx_tso_cmn_desc_pool_deinit(soc, num_pool);
  6491. dp_tx_ext_desc_pool_deinit(soc, num_ext_pool);
  6492. dp_tx_deinit_static_pools(soc, num_pool);
  6493. dp_tx_spcl_deinit_static_pools(soc, num_pool);
  6494. }
  6495. #else
  6496. void dp_soc_tx_desc_sw_pools_free(struct dp_soc *soc)
  6497. {
  6498. uint8_t num_pool;
  6499. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx))
  6500. return;
  6501. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  6502. dp_tx_delete_static_pools(soc, num_pool);
  6503. dp_tx_spcl_delete_static_pools(soc, num_pool);
  6504. }
  6505. void dp_soc_tx_desc_sw_pools_deinit(struct dp_soc *soc)
  6506. {
  6507. uint8_t num_pool;
  6508. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx))
  6509. return;
  6510. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  6511. dp_tx_flow_control_deinit(soc);
  6512. dp_tx_deinit_static_pools(soc, num_pool);
  6513. dp_tx_spcl_deinit_static_pools(soc, num_pool);
  6514. }
  6515. #endif /*WLAN_SOFTUMAC_SUPPORT*/
  6516. /**
  6517. * dp_tx_tso_cmn_desc_pool_alloc() - TSO cmn desc pool allocator
  6518. * @soc: DP soc handle
  6519. * @num_pool: Number of pools
  6520. * @num_desc: Number of descriptors
  6521. *
  6522. * Reserve TSO descriptor buffers
  6523. *
  6524. * Return: QDF_STATUS_E_FAILURE on failure or
  6525. * QDF_STATUS_SUCCESS on success
  6526. */
  6527. static QDF_STATUS dp_tx_tso_cmn_desc_pool_alloc(struct dp_soc *soc,
  6528. uint8_t num_pool,
  6529. uint32_t num_desc)
  6530. {
  6531. if (dp_tx_tso_desc_pool_alloc(soc, num_pool, num_desc)) {
  6532. dp_err("TSO Desc Pool alloc %d failed %pK", num_pool, soc);
  6533. return QDF_STATUS_E_FAILURE;
  6534. }
  6535. if (dp_tx_tso_num_seg_pool_alloc(soc, num_pool, num_desc)) {
  6536. dp_err("TSO Num of seg Pool alloc %d failed %pK",
  6537. num_pool, soc);
  6538. return QDF_STATUS_E_FAILURE;
  6539. }
  6540. return QDF_STATUS_SUCCESS;
  6541. }
  6542. /**
  6543. * dp_tx_tso_cmn_desc_pool_init() - TSO cmn desc pool init
  6544. * @soc: DP soc handle
  6545. * @num_pool: Number of pools
  6546. * @num_desc: Number of descriptors
  6547. *
  6548. * Initialize TSO descriptor pools
  6549. *
  6550. * Return: QDF_STATUS_E_FAILURE on failure or
  6551. * QDF_STATUS_SUCCESS on success
  6552. */
  6553. static QDF_STATUS dp_tx_tso_cmn_desc_pool_init(struct dp_soc *soc,
  6554. uint8_t num_pool,
  6555. uint32_t num_desc)
  6556. {
  6557. if (dp_tx_tso_desc_pool_init(soc, num_pool, num_desc)) {
  6558. dp_err("TSO Desc Pool alloc %d failed %pK", num_pool, soc);
  6559. return QDF_STATUS_E_FAILURE;
  6560. }
  6561. if (dp_tx_tso_num_seg_pool_init(soc, num_pool, num_desc)) {
  6562. dp_err("TSO Num of seg Pool alloc %d failed %pK",
  6563. num_pool, soc);
  6564. return QDF_STATUS_E_FAILURE;
  6565. }
  6566. return QDF_STATUS_SUCCESS;
  6567. }
  6568. #ifndef WLAN_SOFTUMAC_SUPPORT
  6569. QDF_STATUS dp_soc_tx_desc_sw_pools_alloc(struct dp_soc *soc)
  6570. {
  6571. uint8_t num_pool, num_ext_pool;
  6572. uint32_t num_desc;
  6573. uint32_t num_spcl_desc;
  6574. uint32_t num_ext_desc;
  6575. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx))
  6576. return QDF_STATUS_SUCCESS;
  6577. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  6578. num_ext_pool = dp_get_ext_tx_desc_pool_num(soc);
  6579. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  6580. num_spcl_desc = wlan_cfg_get_num_tx_spl_desc(soc->wlan_cfg_ctx);
  6581. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  6582. dp_info("Tx Desc Alloc num_pool: %d descs: %d", num_pool, num_desc);
  6583. if ((num_pool > MAX_TXDESC_POOLS) ||
  6584. (num_ext_pool > MAX_TXDESC_POOLS) ||
  6585. (num_desc > WLAN_CFG_NUM_TX_DESC_MAX) ||
  6586. (num_spcl_desc > WLAN_CFG_NUM_TX_SPL_DESC_MAX))
  6587. goto fail1;
  6588. if (dp_tx_alloc_static_pools(soc, num_pool, num_desc))
  6589. goto fail1;
  6590. if (dp_tx_spcl_alloc_static_pools(soc, num_pool, num_spcl_desc))
  6591. goto fail2;
  6592. if (dp_tx_ext_desc_pool_alloc(soc, num_ext_pool, num_ext_desc))
  6593. goto fail3;
  6594. if (wlan_cfg_is_tso_desc_attach_defer(soc->wlan_cfg_ctx))
  6595. return QDF_STATUS_SUCCESS;
  6596. if (dp_tx_tso_cmn_desc_pool_alloc(soc, num_ext_pool, num_ext_desc))
  6597. goto fail4;
  6598. return QDF_STATUS_SUCCESS;
  6599. fail4:
  6600. dp_tx_ext_desc_pool_free(soc, num_ext_pool);
  6601. fail3:
  6602. dp_tx_spcl_delete_static_pools(soc, num_pool);
  6603. fail2:
  6604. dp_tx_delete_static_pools(soc, num_pool);
  6605. fail1:
  6606. return QDF_STATUS_E_RESOURCES;
  6607. }
  6608. QDF_STATUS dp_soc_tx_desc_sw_pools_init(struct dp_soc *soc)
  6609. {
  6610. uint8_t num_pool, num_ext_pool;
  6611. uint32_t num_desc;
  6612. uint32_t num_spcl_desc;
  6613. uint32_t num_ext_desc;
  6614. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx))
  6615. return QDF_STATUS_SUCCESS;
  6616. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  6617. num_ext_pool = dp_get_ext_tx_desc_pool_num(soc);
  6618. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  6619. num_spcl_desc = wlan_cfg_get_num_tx_spl_desc(soc->wlan_cfg_ctx);
  6620. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  6621. if (dp_tx_init_static_pools(soc, num_pool, num_desc))
  6622. goto fail1;
  6623. if (dp_tx_spcl_init_static_pools(soc, num_pool, num_spcl_desc))
  6624. goto fail2;
  6625. if (dp_tx_ext_desc_pool_init(soc, num_ext_pool, num_ext_desc))
  6626. goto fail3;
  6627. if (wlan_cfg_is_tso_desc_attach_defer(soc->wlan_cfg_ctx))
  6628. return QDF_STATUS_SUCCESS;
  6629. if (dp_tx_tso_cmn_desc_pool_init(soc, num_ext_pool, num_ext_desc))
  6630. goto fail4;
  6631. dp_tx_flow_control_init(soc);
  6632. soc->process_tx_status = CONFIG_PROCESS_TX_STATUS;
  6633. return QDF_STATUS_SUCCESS;
  6634. fail4:
  6635. dp_tx_ext_desc_pool_deinit(soc, num_ext_pool);
  6636. fail3:
  6637. dp_tx_spcl_deinit_static_pools(soc, num_pool);
  6638. fail2:
  6639. dp_tx_deinit_static_pools(soc, num_pool);
  6640. fail1:
  6641. return QDF_STATUS_E_RESOURCES;
  6642. }
  6643. #else
  6644. QDF_STATUS dp_soc_tx_desc_sw_pools_alloc(struct dp_soc *soc)
  6645. {
  6646. uint8_t num_pool;
  6647. uint32_t num_desc;
  6648. uint32_t num_spcl_desc;
  6649. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx))
  6650. return QDF_STATUS_SUCCESS;
  6651. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  6652. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  6653. num_spcl_desc = wlan_cfg_get_num_tx_spl_desc(soc->wlan_cfg_ctx);
  6654. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6655. "%s Tx Desc Alloc num_pool = %d, descs = %d",
  6656. __func__, num_pool, num_desc);
  6657. if ((num_pool > MAX_TXDESC_POOLS) ||
  6658. (num_desc > WLAN_CFG_NUM_TX_DESC_MAX) ||
  6659. (num_spcl_desc > WLAN_CFG_NUM_TX_SPL_DESC_MAX))
  6660. goto fail1;
  6661. if (dp_tx_alloc_static_pools(soc, num_pool, num_desc))
  6662. goto fail1;
  6663. if (dp_tx_spcl_alloc_static_pools(soc, num_pool, num_spcl_desc))
  6664. goto fail2;
  6665. return QDF_STATUS_SUCCESS;
  6666. fail2:
  6667. dp_tx_delete_static_pools(soc, num_pool);
  6668. fail1:
  6669. return QDF_STATUS_E_RESOURCES;
  6670. }
  6671. QDF_STATUS dp_soc_tx_desc_sw_pools_init(struct dp_soc *soc)
  6672. {
  6673. uint8_t num_pool;
  6674. uint32_t num_desc;
  6675. uint32_t num_spcl_desc;
  6676. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx))
  6677. return QDF_STATUS_SUCCESS;
  6678. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  6679. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  6680. num_spcl_desc = wlan_cfg_get_num_tx_spl_desc(soc->wlan_cfg_ctx);
  6681. if (dp_tx_init_static_pools(soc, num_pool, num_desc))
  6682. goto fail;
  6683. if (dp_tx_spcl_init_static_pools(soc, num_pool, num_spcl_desc))
  6684. goto fail1;
  6685. dp_tx_flow_control_init(soc);
  6686. soc->process_tx_status = CONFIG_PROCESS_TX_STATUS;
  6687. return QDF_STATUS_SUCCESS;
  6688. fail1:
  6689. dp_tx_deinit_static_pools(soc, num_pool);
  6690. fail:
  6691. return QDF_STATUS_E_RESOURCES;
  6692. }
  6693. #endif
  6694. QDF_STATUS dp_tso_soc_attach(struct cdp_soc_t *txrx_soc)
  6695. {
  6696. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  6697. uint8_t num_ext_desc_pool;
  6698. uint32_t num_ext_desc;
  6699. num_ext_desc_pool = dp_get_ext_tx_desc_pool_num(soc);
  6700. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  6701. if (dp_tx_tso_cmn_desc_pool_alloc(soc, num_ext_desc_pool, num_ext_desc))
  6702. return QDF_STATUS_E_FAILURE;
  6703. if (dp_tx_tso_cmn_desc_pool_init(soc, num_ext_desc_pool, num_ext_desc))
  6704. return QDF_STATUS_E_FAILURE;
  6705. return QDF_STATUS_SUCCESS;
  6706. }
  6707. QDF_STATUS dp_tso_soc_detach(struct cdp_soc_t *txrx_soc)
  6708. {
  6709. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  6710. uint8_t num_ext_desc_pool = dp_get_ext_tx_desc_pool_num(soc);
  6711. dp_tx_tso_cmn_desc_pool_deinit(soc, num_ext_desc_pool);
  6712. dp_tx_tso_cmn_desc_pool_free(soc, num_ext_desc_pool);
  6713. return QDF_STATUS_SUCCESS;
  6714. }
  6715. #ifdef CONFIG_DP_PKT_ADD_TIMESTAMP
  6716. void dp_pkt_add_timestamp(struct dp_vdev *vdev,
  6717. enum qdf_pkt_timestamp_index index, uint64_t time,
  6718. qdf_nbuf_t nbuf)
  6719. {
  6720. if (qdf_unlikely(qdf_is_dp_pkt_timestamp_enabled())) {
  6721. uint64_t tsf_time;
  6722. if (vdev->get_tsf_time) {
  6723. vdev->get_tsf_time(vdev->osif_vdev, time, &tsf_time);
  6724. qdf_add_dp_pkt_timestamp(nbuf, index, tsf_time);
  6725. }
  6726. }
  6727. }
  6728. void dp_pkt_get_timestamp(uint64_t *time)
  6729. {
  6730. if (qdf_unlikely(qdf_is_dp_pkt_timestamp_enabled()))
  6731. *time = qdf_get_log_timestamp();
  6732. }
  6733. #endif
  6734. #ifdef QCA_MULTIPASS_SUPPORT
  6735. void dp_tx_add_groupkey_metadata(struct dp_vdev *vdev,
  6736. struct dp_tx_msdu_info_s *msdu_info,
  6737. uint16_t group_key)
  6738. {
  6739. struct htt_tx_msdu_desc_ext2_t *meta_data =
  6740. (struct htt_tx_msdu_desc_ext2_t *)&msdu_info->meta_data[0];
  6741. qdf_mem_zero(meta_data, sizeof(struct htt_tx_msdu_desc_ext2_t));
  6742. /*
  6743. * When attempting to send a multicast packet with multi-passphrase,
  6744. * host shall add HTT EXT meta data "struct htt_tx_msdu_desc_ext2_t"
  6745. * ref htt.h indicating the group_id field in "key_flags" also having
  6746. * "valid_key_flags" as 1. Assign “key_flags = group_key_ix”.
  6747. */
  6748. HTT_TX_MSDU_EXT2_DESC_FLAG_VALID_KEY_FLAGS_SET(msdu_info->meta_data[0],
  6749. 1);
  6750. HTT_TX_MSDU_EXT2_DESC_KEY_FLAGS_SET(msdu_info->meta_data[2], group_key);
  6751. }
  6752. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  6753. defined(WLAN_MCAST_MLO)
  6754. /**
  6755. * dp_tx_need_mcast_reinject() - If frame needs to be processed in reinject path
  6756. * @vdev: DP vdev handle
  6757. *
  6758. * Return: true if reinject handling is required else false
  6759. */
  6760. static inline bool
  6761. dp_tx_need_mcast_reinject(struct dp_vdev *vdev)
  6762. {
  6763. if (vdev->mlo_vdev && vdev->opmode == wlan_op_mode_ap)
  6764. return true;
  6765. return false;
  6766. }
  6767. #else
  6768. static inline bool
  6769. dp_tx_need_mcast_reinject(struct dp_vdev *vdev)
  6770. {
  6771. return false;
  6772. }
  6773. #endif
  6774. /**
  6775. * dp_tx_need_multipass_process() - If frame needs multipass phrase processing
  6776. * @soc: dp soc handle
  6777. * @vdev: DP vdev handle
  6778. * @buf: frame
  6779. * @vlan_id: vlan id of frame
  6780. *
  6781. * Return: whether peer is special or classic
  6782. */
  6783. static
  6784. uint8_t dp_tx_need_multipass_process(struct dp_soc *soc, struct dp_vdev *vdev,
  6785. qdf_nbuf_t buf, uint16_t *vlan_id)
  6786. {
  6787. struct dp_txrx_peer *txrx_peer = NULL;
  6788. struct dp_peer *peer = NULL;
  6789. qdf_ether_header_t *eh = (qdf_ether_header_t *)qdf_nbuf_data(buf);
  6790. struct vlan_ethhdr *veh = NULL;
  6791. bool not_vlan = ((vdev->tx_encap_type == htt_cmn_pkt_type_raw) ||
  6792. (htons(eh->ether_type) != ETH_P_8021Q));
  6793. if (qdf_unlikely(not_vlan))
  6794. return DP_VLAN_UNTAGGED;
  6795. veh = (struct vlan_ethhdr *)eh;
  6796. *vlan_id = (ntohs(veh->h_vlan_TCI) & VLAN_VID_MASK);
  6797. if (qdf_unlikely(DP_FRAME_IS_MULTICAST((eh)->ether_dhost))) {
  6798. /* look for handling of multicast packets in reinject path */
  6799. if (dp_tx_need_mcast_reinject(vdev))
  6800. return DP_VLAN_UNTAGGED;
  6801. qdf_spin_lock_bh(&vdev->mpass_peer_mutex);
  6802. TAILQ_FOREACH(txrx_peer, &vdev->mpass_peer_list,
  6803. mpass_peer_list_elem) {
  6804. if (*vlan_id == txrx_peer->vlan_id) {
  6805. qdf_spin_unlock_bh(&vdev->mpass_peer_mutex);
  6806. return DP_VLAN_TAGGED_MULTICAST;
  6807. }
  6808. }
  6809. qdf_spin_unlock_bh(&vdev->mpass_peer_mutex);
  6810. return DP_VLAN_UNTAGGED;
  6811. }
  6812. peer = dp_peer_find_hash_find(soc, eh->ether_dhost, 0, DP_VDEV_ALL,
  6813. DP_MOD_ID_TX_MULTIPASS);
  6814. if (qdf_unlikely(!peer))
  6815. return DP_VLAN_UNTAGGED;
  6816. /*
  6817. * Do not drop the frame when vlan_id doesn't match.
  6818. * Send the frame as it is.
  6819. */
  6820. if (*vlan_id == peer->txrx_peer->vlan_id) {
  6821. dp_peer_unref_delete(peer, DP_MOD_ID_TX_MULTIPASS);
  6822. return DP_VLAN_TAGGED_UNICAST;
  6823. }
  6824. dp_peer_unref_delete(peer, DP_MOD_ID_TX_MULTIPASS);
  6825. return DP_VLAN_UNTAGGED;
  6826. }
  6827. #ifndef WLAN_REPEATER_NOT_SUPPORTED
  6828. static inline void
  6829. dp_tx_multipass_send_pkt_to_repeater(struct dp_soc *soc, struct dp_vdev *vdev,
  6830. qdf_nbuf_t nbuf,
  6831. struct dp_tx_msdu_info_s *msdu_info)
  6832. {
  6833. qdf_nbuf_t nbuf_copy = NULL;
  6834. /* AP can have classic clients, special clients &
  6835. * classic repeaters.
  6836. * 1. Classic clients & special client:
  6837. * Remove vlan header, find corresponding group key
  6838. * index, fill in metaheader and enqueue multicast
  6839. * frame to TCL.
  6840. * 2. Classic repeater:
  6841. * Pass through to classic repeater with vlan tag
  6842. * intact without any group key index. Hardware
  6843. * will know which key to use to send frame to
  6844. * repeater.
  6845. */
  6846. nbuf_copy = qdf_nbuf_copy(nbuf);
  6847. /*
  6848. * Send multicast frame to special peers even
  6849. * if pass through to classic repeater fails.
  6850. */
  6851. if (nbuf_copy) {
  6852. struct dp_tx_msdu_info_s msdu_info_copy;
  6853. qdf_mem_zero(&msdu_info_copy, sizeof(msdu_info_copy));
  6854. msdu_info_copy.tid = HTT_TX_EXT_TID_INVALID;
  6855. msdu_info_copy.xmit_type =
  6856. qdf_nbuf_get_vdev_xmit_type(nbuf);
  6857. HTT_TX_MSDU_EXT2_DESC_FLAG_VALID_KEY_FLAGS_SET(msdu_info_copy.meta_data[0], 1);
  6858. nbuf_copy = dp_tx_send_msdu_single(vdev, nbuf_copy,
  6859. &msdu_info_copy,
  6860. HTT_INVALID_PEER, NULL);
  6861. if (nbuf_copy) {
  6862. qdf_nbuf_free(nbuf_copy);
  6863. dp_info_rl("nbuf_copy send failed");
  6864. }
  6865. }
  6866. }
  6867. #else
  6868. static inline void
  6869. dp_tx_multipass_send_pkt_to_repeater(struct dp_soc *soc, struct dp_vdev *vdev,
  6870. qdf_nbuf_t nbuf,
  6871. struct dp_tx_msdu_info_s *msdu_info)
  6872. {
  6873. }
  6874. #endif
  6875. bool dp_tx_multipass_process(struct dp_soc *soc, struct dp_vdev *vdev,
  6876. qdf_nbuf_t nbuf,
  6877. struct dp_tx_msdu_info_s *msdu_info)
  6878. {
  6879. uint16_t vlan_id = 0;
  6880. uint16_t group_key = 0;
  6881. uint8_t is_spcl_peer = DP_VLAN_UNTAGGED;
  6882. if (HTT_TX_MSDU_EXT2_DESC_FLAG_VALID_KEY_FLAGS_GET(msdu_info->meta_data[0]))
  6883. return true;
  6884. is_spcl_peer = dp_tx_need_multipass_process(soc, vdev, nbuf, &vlan_id);
  6885. if ((is_spcl_peer != DP_VLAN_TAGGED_MULTICAST) &&
  6886. (is_spcl_peer != DP_VLAN_TAGGED_UNICAST))
  6887. return true;
  6888. if (is_spcl_peer == DP_VLAN_TAGGED_UNICAST) {
  6889. dp_tx_remove_vlan_tag(vdev, nbuf);
  6890. return true;
  6891. }
  6892. dp_tx_multipass_send_pkt_to_repeater(soc, vdev, nbuf, msdu_info);
  6893. group_key = vdev->iv_vlan_map[vlan_id];
  6894. /*
  6895. * If group key is not installed, drop the frame.
  6896. */
  6897. if (!group_key)
  6898. return false;
  6899. dp_tx_remove_vlan_tag(vdev, nbuf);
  6900. dp_tx_add_groupkey_metadata(vdev, msdu_info, group_key);
  6901. msdu_info->exception_fw = 1;
  6902. return true;
  6903. }
  6904. #endif /* QCA_MULTIPASS_SUPPORT */