dp_tx.c 174 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "htt.h"
  20. #include "dp_htt.h"
  21. #include "hal_hw_headers.h"
  22. #include "dp_tx.h"
  23. #include "dp_tx_desc.h"
  24. #include "dp_peer.h"
  25. #include "dp_types.h"
  26. #include "hal_tx.h"
  27. #include "qdf_mem.h"
  28. #include "qdf_nbuf.h"
  29. #include "qdf_net_types.h"
  30. #include "qdf_module.h"
  31. #include <wlan_cfg.h>
  32. #include "dp_ipa.h"
  33. #if defined(MESH_MODE_SUPPORT) || defined(FEATURE_PERPKT_INFO)
  34. #include "if_meta_hdr.h"
  35. #endif
  36. #include "enet.h"
  37. #include "dp_internal.h"
  38. #ifdef ATH_SUPPORT_IQUE
  39. #include "dp_txrx_me.h"
  40. #endif
  41. #include "dp_hist.h"
  42. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  43. #include <wlan_dp_swlm.h>
  44. #endif
  45. #ifdef WIFI_MONITOR_SUPPORT
  46. #include <dp_mon.h>
  47. #endif
  48. #ifdef FEATURE_WDS
  49. #include "dp_txrx_wds.h"
  50. #endif
  51. #include "cdp_txrx_cmn_reg.h"
  52. #ifdef CONFIG_SAWF
  53. #include <dp_sawf.h>
  54. #endif
  55. /* Flag to skip CCE classify when mesh or tid override enabled */
  56. #define DP_TX_SKIP_CCE_CLASSIFY \
  57. (DP_TXRX_HLOS_TID_OVERRIDE_ENABLED | DP_TX_MESH_ENABLED)
  58. /* TODO Add support in TSO */
  59. #define DP_DESC_NUM_FRAG(x) 0
  60. /* disable TQM_BYPASS */
  61. #define TQM_BYPASS_WAR 0
  62. #define DP_RETRY_COUNT 7
  63. #ifdef WLAN_PEER_JITTER
  64. #define DP_AVG_JITTER_WEIGHT_DENOM 4
  65. #define DP_AVG_DELAY_WEIGHT_DENOM 3
  66. #endif
  67. #ifdef QCA_DP_TX_FW_METADATA_V2
  68. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val)\
  69. HTT_TX_TCL_METADATA_V2_PDEV_ID_SET(_var, _val)
  70. #define DP_TX_TCL_METADATA_VALID_HTT_SET(_var, _val) \
  71. HTT_TX_TCL_METADATA_V2_VALID_HTT_SET(_var, _val)
  72. #define DP_TX_TCL_METADATA_TYPE_SET(_var, _val) \
  73. HTT_TX_TCL_METADATA_TYPE_V2_SET(_var, _val)
  74. #define DP_TX_TCL_METADATA_HOST_INSPECTED_SET(_var, _val) \
  75. HTT_TX_TCL_METADATA_V2_HOST_INSPECTED_SET(_var, _val)
  76. #define DP_TX_TCL_METADATA_PEER_ID_SET(_var, _val) \
  77. HTT_TX_TCL_METADATA_V2_PEER_ID_SET(_var, _val)
  78. #define DP_TX_TCL_METADATA_VDEV_ID_SET(_var, _val) \
  79. HTT_TX_TCL_METADATA_V2_VDEV_ID_SET(_var, _val)
  80. #define DP_TCL_METADATA_TYPE_PEER_BASED \
  81. HTT_TCL_METADATA_V2_TYPE_PEER_BASED
  82. #define DP_TCL_METADATA_TYPE_VDEV_BASED \
  83. HTT_TCL_METADATA_V2_TYPE_VDEV_BASED
  84. #else
  85. #define DP_TX_TCL_METADATA_PDEV_ID_SET(_var, _val)\
  86. HTT_TX_TCL_METADATA_PDEV_ID_SET(_var, _val)
  87. #define DP_TX_TCL_METADATA_VALID_HTT_SET(_var, _val) \
  88. HTT_TX_TCL_METADATA_VALID_HTT_SET(_var, _val)
  89. #define DP_TX_TCL_METADATA_TYPE_SET(_var, _val) \
  90. HTT_TX_TCL_METADATA_TYPE_SET(_var, _val)
  91. #define DP_TX_TCL_METADATA_HOST_INSPECTED_SET(_var, _val) \
  92. HTT_TX_TCL_METADATA_HOST_INSPECTED_SET(_var, _val)
  93. #define DP_TX_TCL_METADATA_PEER_ID_SET(_var, _val) \
  94. HTT_TX_TCL_METADATA_PEER_ID_SET(_var, _val)
  95. #define DP_TX_TCL_METADATA_VDEV_ID_SET(_var, _val) \
  96. HTT_TX_TCL_METADATA_VDEV_ID_SET(_var, _val)
  97. #define DP_TCL_METADATA_TYPE_PEER_BASED \
  98. HTT_TCL_METADATA_TYPE_PEER_BASED
  99. #define DP_TCL_METADATA_TYPE_VDEV_BASED \
  100. HTT_TCL_METADATA_TYPE_VDEV_BASED
  101. #endif
  102. #define DP_GET_HW_LINK_ID_FRM_PPDU_ID(PPDU_ID, LINK_ID_OFFSET, LINK_ID_BITS) \
  103. (((PPDU_ID) >> (LINK_ID_OFFSET)) & ((1 << (LINK_ID_BITS)) - 1))
  104. /*mapping between hal encrypt type and cdp_sec_type*/
  105. uint8_t sec_type_map[MAX_CDP_SEC_TYPE] = {HAL_TX_ENCRYPT_TYPE_NO_CIPHER,
  106. HAL_TX_ENCRYPT_TYPE_WEP_128,
  107. HAL_TX_ENCRYPT_TYPE_WEP_104,
  108. HAL_TX_ENCRYPT_TYPE_WEP_40,
  109. HAL_TX_ENCRYPT_TYPE_TKIP_WITH_MIC,
  110. HAL_TX_ENCRYPT_TYPE_TKIP_NO_MIC,
  111. HAL_TX_ENCRYPT_TYPE_AES_CCMP_128,
  112. HAL_TX_ENCRYPT_TYPE_WAPI,
  113. HAL_TX_ENCRYPT_TYPE_AES_CCMP_256,
  114. HAL_TX_ENCRYPT_TYPE_AES_GCMP_128,
  115. HAL_TX_ENCRYPT_TYPE_AES_GCMP_256,
  116. HAL_TX_ENCRYPT_TYPE_WAPI_GCM_SM4};
  117. qdf_export_symbol(sec_type_map);
  118. #ifdef WLAN_FEATURE_DP_TX_DESC_HISTORY
  119. static inline enum dp_tx_event_type dp_tx_get_event_type(uint32_t flags)
  120. {
  121. enum dp_tx_event_type type;
  122. if (flags & DP_TX_DESC_FLAG_FLUSH)
  123. type = DP_TX_DESC_FLUSH;
  124. else if (flags & DP_TX_DESC_FLAG_TX_COMP_ERR)
  125. type = DP_TX_COMP_UNMAP_ERR;
  126. else if (flags & DP_TX_DESC_FLAG_COMPLETED_TX)
  127. type = DP_TX_COMP_UNMAP;
  128. else
  129. type = DP_TX_DESC_UNMAP;
  130. return type;
  131. }
  132. static inline void
  133. dp_tx_desc_history_add(struct dp_soc *soc, dma_addr_t paddr,
  134. qdf_nbuf_t skb, uint32_t sw_cookie,
  135. enum dp_tx_event_type type)
  136. {
  137. struct dp_tx_tcl_history *tx_tcl_history = &soc->tx_tcl_history;
  138. struct dp_tx_comp_history *tx_comp_history = &soc->tx_comp_history;
  139. struct dp_tx_desc_event *entry;
  140. uint32_t idx;
  141. uint16_t slot;
  142. switch (type) {
  143. case DP_TX_COMP_UNMAP:
  144. case DP_TX_COMP_UNMAP_ERR:
  145. case DP_TX_COMP_MSDU_EXT:
  146. if (qdf_unlikely(!tx_comp_history->allocated))
  147. return;
  148. dp_get_frag_hist_next_atomic_idx(&tx_comp_history->index, &idx,
  149. &slot,
  150. DP_TX_COMP_HIST_SLOT_SHIFT,
  151. DP_TX_COMP_HIST_PER_SLOT_MAX,
  152. DP_TX_COMP_HISTORY_SIZE);
  153. entry = &tx_comp_history->entry[slot][idx];
  154. break;
  155. case DP_TX_DESC_MAP:
  156. case DP_TX_DESC_UNMAP:
  157. case DP_TX_DESC_COOKIE:
  158. case DP_TX_DESC_FLUSH:
  159. if (qdf_unlikely(!tx_tcl_history->allocated))
  160. return;
  161. dp_get_frag_hist_next_atomic_idx(&tx_tcl_history->index, &idx,
  162. &slot,
  163. DP_TX_TCL_HIST_SLOT_SHIFT,
  164. DP_TX_TCL_HIST_PER_SLOT_MAX,
  165. DP_TX_TCL_HISTORY_SIZE);
  166. entry = &tx_tcl_history->entry[slot][idx];
  167. break;
  168. default:
  169. dp_info_rl("Invalid dp_tx_event_type: %d", type);
  170. return;
  171. }
  172. entry->skb = skb;
  173. entry->paddr = paddr;
  174. entry->sw_cookie = sw_cookie;
  175. entry->type = type;
  176. entry->ts = qdf_get_log_timestamp();
  177. }
  178. static inline void
  179. dp_tx_tso_seg_history_add(struct dp_soc *soc,
  180. struct qdf_tso_seg_elem_t *tso_seg,
  181. qdf_nbuf_t skb, uint32_t sw_cookie,
  182. enum dp_tx_event_type type)
  183. {
  184. int i;
  185. for (i = 1; i < tso_seg->seg.num_frags; i++) {
  186. dp_tx_desc_history_add(soc, tso_seg->seg.tso_frags[i].paddr,
  187. skb, sw_cookie, type);
  188. }
  189. if (!tso_seg->next)
  190. dp_tx_desc_history_add(soc, tso_seg->seg.tso_frags[0].paddr,
  191. skb, 0xFFFFFFFF, type);
  192. }
  193. static inline void
  194. dp_tx_tso_history_add(struct dp_soc *soc, struct qdf_tso_info_t tso_info,
  195. qdf_nbuf_t skb, uint32_t sw_cookie,
  196. enum dp_tx_event_type type)
  197. {
  198. struct qdf_tso_seg_elem_t *curr_seg = tso_info.tso_seg_list;
  199. uint32_t num_segs = tso_info.num_segs;
  200. while (num_segs) {
  201. dp_tx_tso_seg_history_add(soc, curr_seg, skb, sw_cookie, type);
  202. curr_seg = curr_seg->next;
  203. num_segs--;
  204. }
  205. }
  206. #else
  207. static inline enum dp_tx_event_type dp_tx_get_event_type(uint32_t flags)
  208. {
  209. return DP_TX_DESC_INVAL_EVT;
  210. }
  211. static inline void
  212. dp_tx_desc_history_add(struct dp_soc *soc, dma_addr_t paddr,
  213. qdf_nbuf_t skb, uint32_t sw_cookie,
  214. enum dp_tx_event_type type)
  215. {
  216. }
  217. static inline void
  218. dp_tx_tso_seg_history_add(struct dp_soc *soc,
  219. struct qdf_tso_seg_elem_t *tso_seg,
  220. qdf_nbuf_t skb, uint32_t sw_cookie,
  221. enum dp_tx_event_type type)
  222. {
  223. }
  224. static inline void
  225. dp_tx_tso_history_add(struct dp_soc *soc, struct qdf_tso_info_t tso_info,
  226. qdf_nbuf_t skb, uint32_t sw_cookie,
  227. enum dp_tx_event_type type)
  228. {
  229. }
  230. #endif /* WLAN_FEATURE_DP_TX_DESC_HISTORY */
  231. static int dp_get_rtpm_tput_policy_requirement(struct dp_soc *soc);
  232. /**
  233. * dp_is_tput_high() - Check if throughput is high
  234. *
  235. * @soc: core txrx main context
  236. *
  237. * The current function is based of the RTPM tput policy variable where RTPM is
  238. * avoided based on throughput.
  239. */
  240. static inline int dp_is_tput_high(struct dp_soc *soc)
  241. {
  242. return dp_get_rtpm_tput_policy_requirement(soc);
  243. }
  244. #if defined(FEATURE_TSO)
  245. /**
  246. * dp_tx_tso_unmap_segment() - Unmap TSO segment
  247. *
  248. * @soc: core txrx main context
  249. * @seg_desc: tso segment descriptor
  250. * @num_seg_desc: tso number segment descriptor
  251. */
  252. static void dp_tx_tso_unmap_segment(
  253. struct dp_soc *soc,
  254. struct qdf_tso_seg_elem_t *seg_desc,
  255. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  256. {
  257. TSO_DEBUG("%s: Unmap the tso segment", __func__);
  258. if (qdf_unlikely(!seg_desc)) {
  259. DP_TRACE(ERROR, "%s %d TSO desc is NULL!",
  260. __func__, __LINE__);
  261. qdf_assert(0);
  262. } else if (qdf_unlikely(!num_seg_desc)) {
  263. DP_TRACE(ERROR, "%s %d TSO num desc is NULL!",
  264. __func__, __LINE__);
  265. qdf_assert(0);
  266. } else {
  267. bool is_last_seg;
  268. /* no tso segment left to do dma unmap */
  269. if (num_seg_desc->num_seg.tso_cmn_num_seg < 1)
  270. return;
  271. is_last_seg = (num_seg_desc->num_seg.tso_cmn_num_seg == 1) ?
  272. true : false;
  273. qdf_nbuf_unmap_tso_segment(soc->osdev,
  274. seg_desc, is_last_seg);
  275. num_seg_desc->num_seg.tso_cmn_num_seg--;
  276. }
  277. }
  278. /**
  279. * dp_tx_tso_desc_release() - Release the tso segment and tso_cmn_num_seg
  280. * back to the freelist
  281. *
  282. * @soc: soc device handle
  283. * @tx_desc: Tx software descriptor
  284. */
  285. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  286. struct dp_tx_desc_s *tx_desc)
  287. {
  288. TSO_DEBUG("%s: Free the tso descriptor", __func__);
  289. if (qdf_unlikely(!tx_desc->msdu_ext_desc->tso_desc)) {
  290. dp_tx_err("SO desc is NULL!");
  291. qdf_assert(0);
  292. } else if (qdf_unlikely(!tx_desc->msdu_ext_desc->tso_num_desc)) {
  293. dp_tx_err("TSO num desc is NULL!");
  294. qdf_assert(0);
  295. } else {
  296. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  297. (struct qdf_tso_num_seg_elem_t *)tx_desc->
  298. msdu_ext_desc->tso_num_desc;
  299. /* Add the tso num segment into the free list */
  300. if (tso_num_desc->num_seg.tso_cmn_num_seg == 0) {
  301. dp_tso_num_seg_free(soc, tx_desc->pool_id,
  302. tx_desc->msdu_ext_desc->
  303. tso_num_desc);
  304. tx_desc->msdu_ext_desc->tso_num_desc = NULL;
  305. DP_STATS_INC(tx_desc->pdev, tso_stats.tso_comp, 1);
  306. }
  307. /* Add the tso segment into the free list*/
  308. dp_tx_tso_desc_free(soc,
  309. tx_desc->pool_id, tx_desc->msdu_ext_desc->
  310. tso_desc);
  311. tx_desc->msdu_ext_desc->tso_desc = NULL;
  312. }
  313. }
  314. #else
  315. static void dp_tx_tso_unmap_segment(
  316. struct dp_soc *soc,
  317. struct qdf_tso_seg_elem_t *seg_desc,
  318. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  319. {
  320. }
  321. static void dp_tx_tso_desc_release(struct dp_soc *soc,
  322. struct dp_tx_desc_s *tx_desc)
  323. {
  324. }
  325. #endif
  326. void
  327. dp_tx_desc_release(struct dp_tx_desc_s *tx_desc, uint8_t desc_pool_id)
  328. {
  329. struct dp_pdev *pdev = tx_desc->pdev;
  330. struct dp_soc *soc;
  331. uint8_t comp_status = 0;
  332. qdf_assert(pdev);
  333. soc = pdev->soc;
  334. dp_tx_outstanding_dec(pdev);
  335. if (tx_desc->msdu_ext_desc) {
  336. if (tx_desc->frm_type == dp_tx_frm_tso)
  337. dp_tx_tso_desc_release(soc, tx_desc);
  338. if (tx_desc->flags & DP_TX_DESC_FLAG_ME)
  339. dp_tx_me_free_buf(tx_desc->pdev,
  340. tx_desc->msdu_ext_desc->me_buffer);
  341. dp_tx_ext_desc_free(soc, tx_desc->msdu_ext_desc, desc_pool_id);
  342. }
  343. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)
  344. qdf_atomic_dec(&soc->num_tx_exception);
  345. if (HAL_TX_COMP_RELEASE_SOURCE_TQM ==
  346. tx_desc->buffer_src)
  347. comp_status = hal_tx_comp_get_release_reason(&tx_desc->comp,
  348. soc->hal_soc);
  349. else
  350. comp_status = HAL_TX_COMP_RELEASE_REASON_FW;
  351. dp_tx_debug("Tx Completion Release desc %d status %d outstanding %d",
  352. tx_desc->id, comp_status,
  353. qdf_atomic_read(&pdev->num_tx_outstanding));
  354. dp_tx_desc_free(soc, tx_desc, desc_pool_id);
  355. return;
  356. }
  357. /**
  358. * dp_tx_prepare_htt_metadata() - Prepare HTT metadata for special frames
  359. * @vdev: DP vdev Handle
  360. * @nbuf: skb
  361. * @msdu_info: msdu_info required to create HTT metadata
  362. *
  363. * Prepares and fills HTT metadata in the frame pre-header for special frames
  364. * that should be transmitted using varying transmit parameters.
  365. * There are 2 VDEV modes that currently needs this special metadata -
  366. * 1) Mesh Mode
  367. * 2) DSRC Mode
  368. *
  369. * Return: HTT metadata size
  370. *
  371. */
  372. static uint8_t dp_tx_prepare_htt_metadata(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  373. struct dp_tx_msdu_info_s *msdu_info)
  374. {
  375. uint32_t *meta_data = msdu_info->meta_data;
  376. struct htt_tx_msdu_desc_ext2_t *desc_ext =
  377. (struct htt_tx_msdu_desc_ext2_t *) meta_data;
  378. uint8_t htt_desc_size;
  379. /* Size rounded of multiple of 8 bytes */
  380. uint8_t htt_desc_size_aligned;
  381. uint8_t *hdr = NULL;
  382. /*
  383. * Metadata - HTT MSDU Extension header
  384. */
  385. htt_desc_size = sizeof(struct htt_tx_msdu_desc_ext2_t);
  386. htt_desc_size_aligned = (htt_desc_size + 7) & ~0x7;
  387. if (vdev->mesh_vdev || msdu_info->is_tx_sniffer ||
  388. HTT_TX_MSDU_EXT2_DESC_FLAG_VALID_KEY_FLAGS_GET(msdu_info->
  389. meta_data[0]) ||
  390. msdu_info->exception_fw) {
  391. if (qdf_unlikely(qdf_nbuf_headroom(nbuf) <
  392. htt_desc_size_aligned)) {
  393. nbuf = qdf_nbuf_realloc_headroom(nbuf,
  394. htt_desc_size_aligned);
  395. if (!nbuf) {
  396. /*
  397. * qdf_nbuf_realloc_headroom won't do skb_clone
  398. * as skb_realloc_headroom does. so, no free is
  399. * needed here.
  400. */
  401. DP_STATS_INC(vdev,
  402. tx_i.dropped.headroom_insufficient,
  403. 1);
  404. qdf_print(" %s[%d] skb_realloc_headroom failed",
  405. __func__, __LINE__);
  406. return 0;
  407. }
  408. }
  409. /* Fill and add HTT metaheader */
  410. hdr = qdf_nbuf_push_head(nbuf, htt_desc_size_aligned);
  411. if (!hdr) {
  412. dp_tx_err("Error in filling HTT metadata");
  413. return 0;
  414. }
  415. qdf_mem_copy(hdr, desc_ext, htt_desc_size);
  416. } else if (vdev->opmode == wlan_op_mode_ocb) {
  417. /* Todo - Add support for DSRC */
  418. }
  419. return htt_desc_size_aligned;
  420. }
  421. /**
  422. * dp_tx_prepare_tso_ext_desc() - Prepare MSDU extension descriptor for TSO
  423. * @tso_seg: TSO segment to process
  424. * @ext_desc: Pointer to MSDU extension descriptor
  425. *
  426. * Return: void
  427. */
  428. #if defined(FEATURE_TSO)
  429. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  430. void *ext_desc)
  431. {
  432. uint8_t num_frag;
  433. uint32_t tso_flags;
  434. /*
  435. * Set tso_en, tcp_flags(NS, CWR, ECE, URG, ACK, PSH, RST, SYN, FIN),
  436. * tcp_flag_mask
  437. *
  438. * Checksum enable flags are set in TCL descriptor and not in Extension
  439. * Descriptor (H/W ignores checksum_en flags in MSDU ext descriptor)
  440. */
  441. tso_flags = *(uint32_t *) &tso_seg->tso_flags;
  442. hal_tx_ext_desc_set_tso_flags(ext_desc, tso_flags);
  443. hal_tx_ext_desc_set_msdu_length(ext_desc, tso_seg->tso_flags.l2_len,
  444. tso_seg->tso_flags.ip_len);
  445. hal_tx_ext_desc_set_tcp_seq(ext_desc, tso_seg->tso_flags.tcp_seq_num);
  446. hal_tx_ext_desc_set_ip_id(ext_desc, tso_seg->tso_flags.ip_id);
  447. for (num_frag = 0; num_frag < tso_seg->num_frags; num_frag++) {
  448. uint32_t lo = 0;
  449. uint32_t hi = 0;
  450. qdf_assert_always((tso_seg->tso_frags[num_frag].paddr) &&
  451. (tso_seg->tso_frags[num_frag].length));
  452. qdf_dmaaddr_to_32s(
  453. tso_seg->tso_frags[num_frag].paddr, &lo, &hi);
  454. hal_tx_ext_desc_set_buffer(ext_desc, num_frag, lo, hi,
  455. tso_seg->tso_frags[num_frag].length);
  456. }
  457. return;
  458. }
  459. #else
  460. static void dp_tx_prepare_tso_ext_desc(struct qdf_tso_seg_t *tso_seg,
  461. void *ext_desc)
  462. {
  463. return;
  464. }
  465. #endif
  466. #if defined(FEATURE_TSO)
  467. /**
  468. * dp_tx_free_tso_seg_list() - Loop through the tso segments
  469. * allocated and free them
  470. * @soc: soc handle
  471. * @free_seg: list of tso segments
  472. * @msdu_info: msdu descriptor
  473. *
  474. * Return: void
  475. */
  476. static void dp_tx_free_tso_seg_list(
  477. struct dp_soc *soc,
  478. struct qdf_tso_seg_elem_t *free_seg,
  479. struct dp_tx_msdu_info_s *msdu_info)
  480. {
  481. struct qdf_tso_seg_elem_t *next_seg;
  482. while (free_seg) {
  483. next_seg = free_seg->next;
  484. dp_tx_tso_desc_free(soc,
  485. msdu_info->tx_queue.desc_pool_id,
  486. free_seg);
  487. free_seg = next_seg;
  488. }
  489. }
  490. /**
  491. * dp_tx_free_tso_num_seg_list() - Loop through the tso num segments
  492. * allocated and free them
  493. * @soc: soc handle
  494. * @free_num_seg: list of tso number segments
  495. * @msdu_info: msdu descriptor
  496. *
  497. * Return: void
  498. */
  499. static void dp_tx_free_tso_num_seg_list(
  500. struct dp_soc *soc,
  501. struct qdf_tso_num_seg_elem_t *free_num_seg,
  502. struct dp_tx_msdu_info_s *msdu_info)
  503. {
  504. struct qdf_tso_num_seg_elem_t *next_num_seg;
  505. while (free_num_seg) {
  506. next_num_seg = free_num_seg->next;
  507. dp_tso_num_seg_free(soc,
  508. msdu_info->tx_queue.desc_pool_id,
  509. free_num_seg);
  510. free_num_seg = next_num_seg;
  511. }
  512. }
  513. /**
  514. * dp_tx_unmap_tso_seg_list() - Loop through the tso segments
  515. * do dma unmap for each segment
  516. * @soc: soc handle
  517. * @free_seg: list of tso segments
  518. * @num_seg_desc: tso number segment descriptor
  519. *
  520. * Return: void
  521. */
  522. static void dp_tx_unmap_tso_seg_list(
  523. struct dp_soc *soc,
  524. struct qdf_tso_seg_elem_t *free_seg,
  525. struct qdf_tso_num_seg_elem_t *num_seg_desc)
  526. {
  527. struct qdf_tso_seg_elem_t *next_seg;
  528. if (qdf_unlikely(!num_seg_desc)) {
  529. DP_TRACE(ERROR, "TSO number seg desc is NULL!");
  530. return;
  531. }
  532. while (free_seg) {
  533. next_seg = free_seg->next;
  534. dp_tx_tso_unmap_segment(soc, free_seg, num_seg_desc);
  535. free_seg = next_seg;
  536. }
  537. }
  538. #ifdef FEATURE_TSO_STATS
  539. /**
  540. * dp_tso_get_stats_idx() - Retrieve the tso packet id
  541. * @pdev: pdev handle
  542. *
  543. * Return: id
  544. */
  545. static uint32_t dp_tso_get_stats_idx(struct dp_pdev *pdev)
  546. {
  547. uint32_t stats_idx;
  548. stats_idx = (((uint32_t)qdf_atomic_inc_return(&pdev->tso_idx))
  549. % CDP_MAX_TSO_PACKETS);
  550. return stats_idx;
  551. }
  552. #else
  553. static int dp_tso_get_stats_idx(struct dp_pdev *pdev)
  554. {
  555. return 0;
  556. }
  557. #endif /* FEATURE_TSO_STATS */
  558. /**
  559. * dp_tx_free_remaining_tso_desc() - do dma unmap for tso segments if any,
  560. * free the tso segments descriptor and
  561. * tso num segments descriptor
  562. * @soc: soc handle
  563. * @msdu_info: msdu descriptor
  564. * @tso_seg_unmap: flag to show if dma unmap is necessary
  565. *
  566. * Return: void
  567. */
  568. static void dp_tx_free_remaining_tso_desc(struct dp_soc *soc,
  569. struct dp_tx_msdu_info_s *msdu_info,
  570. bool tso_seg_unmap)
  571. {
  572. struct qdf_tso_info_t *tso_info = &msdu_info->u.tso_info;
  573. struct qdf_tso_seg_elem_t *free_seg = tso_info->tso_seg_list;
  574. struct qdf_tso_num_seg_elem_t *tso_num_desc =
  575. tso_info->tso_num_seg_list;
  576. /* do dma unmap for each segment */
  577. if (tso_seg_unmap)
  578. dp_tx_unmap_tso_seg_list(soc, free_seg, tso_num_desc);
  579. /* free all tso number segment descriptor though looks only have 1 */
  580. dp_tx_free_tso_num_seg_list(soc, tso_num_desc, msdu_info);
  581. /* free all tso segment descriptor */
  582. dp_tx_free_tso_seg_list(soc, free_seg, msdu_info);
  583. }
  584. /**
  585. * dp_tx_prepare_tso() - Given a jumbo msdu, prepare the TSO info
  586. * @vdev: virtual device handle
  587. * @msdu: network buffer
  588. * @msdu_info: meta data associated with the msdu
  589. *
  590. * Return: QDF_STATUS_SUCCESS success
  591. */
  592. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  593. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  594. {
  595. struct qdf_tso_seg_elem_t *tso_seg;
  596. int num_seg = qdf_nbuf_get_tso_num_seg(msdu);
  597. struct dp_soc *soc = vdev->pdev->soc;
  598. struct dp_pdev *pdev = vdev->pdev;
  599. struct qdf_tso_info_t *tso_info;
  600. struct qdf_tso_num_seg_elem_t *tso_num_seg;
  601. tso_info = &msdu_info->u.tso_info;
  602. tso_info->curr_seg = NULL;
  603. tso_info->tso_seg_list = NULL;
  604. tso_info->num_segs = num_seg;
  605. msdu_info->frm_type = dp_tx_frm_tso;
  606. tso_info->tso_num_seg_list = NULL;
  607. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  608. while (num_seg) {
  609. tso_seg = dp_tx_tso_desc_alloc(
  610. soc, msdu_info->tx_queue.desc_pool_id);
  611. if (tso_seg) {
  612. tso_seg->next = tso_info->tso_seg_list;
  613. tso_info->tso_seg_list = tso_seg;
  614. num_seg--;
  615. } else {
  616. dp_err_rl("Failed to alloc tso seg desc");
  617. DP_STATS_INC_PKT(vdev->pdev,
  618. tso_stats.tso_no_mem_dropped, 1,
  619. qdf_nbuf_len(msdu));
  620. dp_tx_free_remaining_tso_desc(soc, msdu_info, false);
  621. return QDF_STATUS_E_NOMEM;
  622. }
  623. }
  624. TSO_DEBUG(" %s: num_seg: %d", __func__, num_seg);
  625. tso_num_seg = dp_tso_num_seg_alloc(soc,
  626. msdu_info->tx_queue.desc_pool_id);
  627. if (tso_num_seg) {
  628. tso_num_seg->next = tso_info->tso_num_seg_list;
  629. tso_info->tso_num_seg_list = tso_num_seg;
  630. } else {
  631. DP_TRACE(ERROR, "%s: Failed to alloc - Number of segs desc",
  632. __func__);
  633. dp_tx_free_remaining_tso_desc(soc, msdu_info, false);
  634. return QDF_STATUS_E_NOMEM;
  635. }
  636. msdu_info->num_seg =
  637. qdf_nbuf_get_tso_info(soc->osdev, msdu, tso_info);
  638. TSO_DEBUG(" %s: msdu_info->num_seg: %d", __func__,
  639. msdu_info->num_seg);
  640. if (!(msdu_info->num_seg)) {
  641. /*
  642. * Free allocated TSO seg desc and number seg desc,
  643. * do unmap for segments if dma map has done.
  644. */
  645. DP_TRACE(ERROR, "%s: Failed to get tso info", __func__);
  646. dp_tx_free_remaining_tso_desc(soc, msdu_info, true);
  647. return QDF_STATUS_E_INVAL;
  648. }
  649. dp_tx_tso_history_add(soc, msdu_info->u.tso_info,
  650. msdu, 0, DP_TX_DESC_MAP);
  651. tso_info->curr_seg = tso_info->tso_seg_list;
  652. tso_info->msdu_stats_idx = dp_tso_get_stats_idx(pdev);
  653. dp_tso_packet_update(pdev, tso_info->msdu_stats_idx,
  654. msdu, msdu_info->num_seg);
  655. dp_tso_segment_stats_update(pdev, tso_info->tso_seg_list,
  656. tso_info->msdu_stats_idx);
  657. dp_stats_tso_segment_histogram_update(pdev, msdu_info->num_seg);
  658. return QDF_STATUS_SUCCESS;
  659. }
  660. #else
  661. static QDF_STATUS dp_tx_prepare_tso(struct dp_vdev *vdev,
  662. qdf_nbuf_t msdu, struct dp_tx_msdu_info_s *msdu_info)
  663. {
  664. return QDF_STATUS_E_NOMEM;
  665. }
  666. #endif
  667. QDF_COMPILE_TIME_ASSERT(dp_tx_htt_metadata_len_check,
  668. (DP_TX_MSDU_INFO_META_DATA_DWORDS * 4 >=
  669. sizeof(struct htt_tx_msdu_desc_ext2_t)));
  670. /**
  671. * dp_tx_prepare_ext_desc() - Allocate and prepare MSDU extension descriptor
  672. * @vdev: DP Vdev handle
  673. * @msdu_info: MSDU info to be setup in MSDU extension descriptor
  674. * @desc_pool_id: Descriptor Pool ID
  675. *
  676. * Return:
  677. */
  678. static
  679. struct dp_tx_ext_desc_elem_s *dp_tx_prepare_ext_desc(struct dp_vdev *vdev,
  680. struct dp_tx_msdu_info_s *msdu_info, uint8_t desc_pool_id)
  681. {
  682. uint8_t i;
  683. uint8_t cached_ext_desc[HAL_TX_EXT_DESC_WITH_META_DATA];
  684. struct dp_tx_seg_info_s *seg_info;
  685. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  686. struct dp_soc *soc = vdev->pdev->soc;
  687. /* Allocate an extension descriptor */
  688. msdu_ext_desc = dp_tx_ext_desc_alloc(soc, desc_pool_id);
  689. qdf_mem_zero(&cached_ext_desc[0], HAL_TX_EXT_DESC_WITH_META_DATA);
  690. if (!msdu_ext_desc) {
  691. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  692. return NULL;
  693. }
  694. if (msdu_info->exception_fw &&
  695. qdf_unlikely(vdev->mesh_vdev)) {
  696. qdf_mem_copy(&cached_ext_desc[HAL_TX_EXTENSION_DESC_LEN_BYTES],
  697. &msdu_info->meta_data[0],
  698. sizeof(struct htt_tx_msdu_desc_ext2_t));
  699. qdf_atomic_inc(&soc->num_tx_exception);
  700. msdu_ext_desc->flags |= DP_TX_EXT_DESC_FLAG_METADATA_VALID;
  701. }
  702. switch (msdu_info->frm_type) {
  703. case dp_tx_frm_sg:
  704. case dp_tx_frm_me:
  705. case dp_tx_frm_raw:
  706. seg_info = msdu_info->u.sg_info.curr_seg;
  707. /* Update the buffer pointers in MSDU Extension Descriptor */
  708. for (i = 0; i < seg_info->frag_cnt; i++) {
  709. hal_tx_ext_desc_set_buffer(&cached_ext_desc[0], i,
  710. seg_info->frags[i].paddr_lo,
  711. seg_info->frags[i].paddr_hi,
  712. seg_info->frags[i].len);
  713. }
  714. break;
  715. case dp_tx_frm_tso:
  716. dp_tx_prepare_tso_ext_desc(&msdu_info->u.tso_info.curr_seg->seg,
  717. &cached_ext_desc[0]);
  718. break;
  719. default:
  720. break;
  721. }
  722. QDF_TRACE_HEX_DUMP(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  723. cached_ext_desc, HAL_TX_EXT_DESC_WITH_META_DATA);
  724. hal_tx_ext_desc_sync(&cached_ext_desc[0],
  725. msdu_ext_desc->vaddr);
  726. return msdu_ext_desc;
  727. }
  728. /**
  729. * dp_tx_trace_pkt() - Trace TX packet at DP layer
  730. * @soc: datapath SOC
  731. * @skb: skb to be traced
  732. * @msdu_id: msdu_id of the packet
  733. * @vdev_id: vdev_id of the packet
  734. *
  735. * Return: None
  736. */
  737. #ifdef DP_DISABLE_TX_PKT_TRACE
  738. static void dp_tx_trace_pkt(struct dp_soc *soc,
  739. qdf_nbuf_t skb, uint16_t msdu_id,
  740. uint8_t vdev_id)
  741. {
  742. }
  743. #else
  744. static void dp_tx_trace_pkt(struct dp_soc *soc,
  745. qdf_nbuf_t skb, uint16_t msdu_id,
  746. uint8_t vdev_id)
  747. {
  748. if (dp_is_tput_high(soc))
  749. return;
  750. QDF_NBUF_CB_TX_PACKET_TRACK(skb) = QDF_NBUF_TX_PKT_DATA_TRACK;
  751. QDF_NBUF_CB_TX_DP_TRACE(skb) = 1;
  752. DPTRACE(qdf_dp_trace_ptr(skb,
  753. QDF_DP_TRACE_LI_DP_TX_PACKET_PTR_RECORD,
  754. QDF_TRACE_DEFAULT_PDEV_ID,
  755. qdf_nbuf_data_addr(skb),
  756. sizeof(qdf_nbuf_data(skb)),
  757. msdu_id, vdev_id, 0));
  758. qdf_dp_trace_log_pkt(vdev_id, skb, QDF_TX, QDF_TRACE_DEFAULT_PDEV_ID);
  759. DPTRACE(qdf_dp_trace_data_pkt(skb, QDF_TRACE_DEFAULT_PDEV_ID,
  760. QDF_DP_TRACE_LI_DP_TX_PACKET_RECORD,
  761. msdu_id, QDF_TX));
  762. }
  763. #endif
  764. #ifdef WLAN_DP_FEATURE_MARK_ICMP_REQ_TO_FW
  765. /**
  766. * dp_tx_is_nbuf_marked_exception() - Check if the packet has been marked as
  767. * exception by the upper layer (OS_IF)
  768. * @soc: DP soc handle
  769. * @nbuf: packet to be transmitted
  770. *
  771. * Return: 1 if the packet is marked as exception,
  772. * 0, if the packet is not marked as exception.
  773. */
  774. static inline int dp_tx_is_nbuf_marked_exception(struct dp_soc *soc,
  775. qdf_nbuf_t nbuf)
  776. {
  777. return QDF_NBUF_CB_TX_PACKET_TO_FW(nbuf);
  778. }
  779. #else
  780. static inline int dp_tx_is_nbuf_marked_exception(struct dp_soc *soc,
  781. qdf_nbuf_t nbuf)
  782. {
  783. return 0;
  784. }
  785. #endif
  786. #ifdef DP_TRAFFIC_END_INDICATION
  787. /**
  788. * dp_tx_get_traffic_end_indication_pkt() - Allocate and prepare packet to send
  789. * as indication to fw to inform that
  790. * data stream has ended
  791. * @vdev: DP vdev handle
  792. * @nbuf: original buffer from network stack
  793. *
  794. * Return: NULL on failure,
  795. * nbuf on success
  796. */
  797. static inline qdf_nbuf_t
  798. dp_tx_get_traffic_end_indication_pkt(struct dp_vdev *vdev,
  799. qdf_nbuf_t nbuf)
  800. {
  801. /* Packet length should be enough to copy upto L3 header */
  802. uint8_t end_nbuf_len = 64;
  803. uint8_t htt_desc_size_aligned;
  804. uint8_t htt_desc_size;
  805. qdf_nbuf_t end_nbuf;
  806. if (qdf_unlikely(QDF_NBUF_CB_GET_PACKET_TYPE(nbuf) ==
  807. QDF_NBUF_CB_PACKET_TYPE_END_INDICATION)) {
  808. htt_desc_size = sizeof(struct htt_tx_msdu_desc_ext2_t);
  809. htt_desc_size_aligned = (htt_desc_size + 7) & ~0x7;
  810. end_nbuf = qdf_nbuf_queue_remove(&vdev->end_ind_pkt_q);
  811. if (!end_nbuf) {
  812. end_nbuf = qdf_nbuf_alloc(NULL,
  813. (htt_desc_size_aligned +
  814. end_nbuf_len),
  815. htt_desc_size_aligned,
  816. 8, false);
  817. if (!end_nbuf) {
  818. dp_err("Packet allocation failed");
  819. goto out;
  820. }
  821. } else {
  822. qdf_nbuf_reset(end_nbuf, htt_desc_size_aligned, 8);
  823. }
  824. qdf_mem_copy(qdf_nbuf_data(end_nbuf), qdf_nbuf_data(nbuf),
  825. end_nbuf_len);
  826. qdf_nbuf_set_pktlen(end_nbuf, end_nbuf_len);
  827. return end_nbuf;
  828. }
  829. out:
  830. return NULL;
  831. }
  832. /**
  833. * dp_tx_send_traffic_end_indication_pkt() - Send indication packet to FW
  834. * via exception path.
  835. * @vdev: DP vdev handle
  836. * @end_nbuf: skb to send as indication
  837. * @msdu_info: msdu_info of original nbuf
  838. * @peer_id: peer id
  839. *
  840. * Return: None
  841. */
  842. static inline void
  843. dp_tx_send_traffic_end_indication_pkt(struct dp_vdev *vdev,
  844. qdf_nbuf_t end_nbuf,
  845. struct dp_tx_msdu_info_s *msdu_info,
  846. uint16_t peer_id)
  847. {
  848. struct dp_tx_msdu_info_s e_msdu_info = {0};
  849. qdf_nbuf_t nbuf;
  850. struct htt_tx_msdu_desc_ext2_t *desc_ext =
  851. (struct htt_tx_msdu_desc_ext2_t *)(e_msdu_info.meta_data);
  852. e_msdu_info.tx_queue = msdu_info->tx_queue;
  853. e_msdu_info.tid = msdu_info->tid;
  854. e_msdu_info.exception_fw = 1;
  855. desc_ext->host_tx_desc_pool = 1;
  856. desc_ext->traffic_end_indication = 1;
  857. nbuf = dp_tx_send_msdu_single(vdev, end_nbuf, &e_msdu_info,
  858. peer_id, NULL);
  859. if (nbuf) {
  860. dp_err("Traffic end indication packet tx failed");
  861. qdf_nbuf_free(nbuf);
  862. }
  863. }
  864. /**
  865. * dp_tx_traffic_end_indication_set_desc_flag() - Set tx descriptor flag to
  866. * mark it traffic end indication
  867. * packet.
  868. * @tx_desc: Tx descriptor pointer
  869. * @msdu_info: msdu_info structure pointer
  870. *
  871. * Return: None
  872. */
  873. static inline void
  874. dp_tx_traffic_end_indication_set_desc_flag(struct dp_tx_desc_s *tx_desc,
  875. struct dp_tx_msdu_info_s *msdu_info)
  876. {
  877. struct htt_tx_msdu_desc_ext2_t *desc_ext =
  878. (struct htt_tx_msdu_desc_ext2_t *)(msdu_info->meta_data);
  879. if (qdf_unlikely(desc_ext->traffic_end_indication))
  880. tx_desc->flags |= DP_TX_DESC_FLAG_TRAFFIC_END_IND;
  881. }
  882. /**
  883. * dp_tx_traffic_end_indication_enq_ind_pkt() - Enqueue the packet instead of
  884. * freeing which are associated
  885. * with traffic end indication
  886. * flagged descriptor.
  887. * @soc: dp soc handle
  888. * @desc: Tx descriptor pointer
  889. * @nbuf: buffer pointer
  890. *
  891. * Return: True if packet gets enqueued else false
  892. */
  893. static bool
  894. dp_tx_traffic_end_indication_enq_ind_pkt(struct dp_soc *soc,
  895. struct dp_tx_desc_s *desc,
  896. qdf_nbuf_t nbuf)
  897. {
  898. struct dp_vdev *vdev = NULL;
  899. if (qdf_unlikely((desc->flags &
  900. DP_TX_DESC_FLAG_TRAFFIC_END_IND) != 0)) {
  901. vdev = dp_vdev_get_ref_by_id(soc, desc->vdev_id,
  902. DP_MOD_ID_TX_COMP);
  903. if (vdev) {
  904. qdf_nbuf_queue_add(&vdev->end_ind_pkt_q, nbuf);
  905. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TX_COMP);
  906. return true;
  907. }
  908. }
  909. return false;
  910. }
  911. /**
  912. * dp_tx_traffic_end_indication_is_enabled() - get the feature
  913. * enable/disable status
  914. * @vdev: dp vdev handle
  915. *
  916. * Return: True if feature is enable else false
  917. */
  918. static inline bool
  919. dp_tx_traffic_end_indication_is_enabled(struct dp_vdev *vdev)
  920. {
  921. return qdf_unlikely(vdev->traffic_end_ind_en);
  922. }
  923. static inline qdf_nbuf_t
  924. dp_tx_send_msdu_single_wrapper(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  925. struct dp_tx_msdu_info_s *msdu_info,
  926. uint16_t peer_id, qdf_nbuf_t end_nbuf)
  927. {
  928. if (dp_tx_traffic_end_indication_is_enabled(vdev))
  929. end_nbuf = dp_tx_get_traffic_end_indication_pkt(vdev, nbuf);
  930. nbuf = dp_tx_send_msdu_single(vdev, nbuf, msdu_info, peer_id, NULL);
  931. if (qdf_unlikely(end_nbuf))
  932. dp_tx_send_traffic_end_indication_pkt(vdev, end_nbuf,
  933. msdu_info, peer_id);
  934. return nbuf;
  935. }
  936. #else
  937. static inline qdf_nbuf_t
  938. dp_tx_get_traffic_end_indication_pkt(struct dp_vdev *vdev,
  939. qdf_nbuf_t nbuf)
  940. {
  941. return NULL;
  942. }
  943. static inline void
  944. dp_tx_send_traffic_end_indication_pkt(struct dp_vdev *vdev,
  945. qdf_nbuf_t end_nbuf,
  946. struct dp_tx_msdu_info_s *msdu_info,
  947. uint16_t peer_id)
  948. {}
  949. static inline void
  950. dp_tx_traffic_end_indication_set_desc_flag(struct dp_tx_desc_s *tx_desc,
  951. struct dp_tx_msdu_info_s *msdu_info)
  952. {}
  953. static inline bool
  954. dp_tx_traffic_end_indication_enq_ind_pkt(struct dp_soc *soc,
  955. struct dp_tx_desc_s *desc,
  956. qdf_nbuf_t nbuf)
  957. {
  958. return false;
  959. }
  960. static inline bool
  961. dp_tx_traffic_end_indication_is_enabled(struct dp_vdev *vdev)
  962. {
  963. return false;
  964. }
  965. static inline qdf_nbuf_t
  966. dp_tx_send_msdu_single_wrapper(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  967. struct dp_tx_msdu_info_s *msdu_info,
  968. uint16_t peer_id, qdf_nbuf_t end_nbuf)
  969. {
  970. return dp_tx_send_msdu_single(vdev, nbuf, msdu_info, peer_id, NULL);
  971. }
  972. #endif
  973. #if defined(QCA_SUPPORT_WDS_EXTENDED)
  974. static bool
  975. dp_tx_is_wds_ast_override_en(struct dp_soc *soc,
  976. struct cdp_tx_exception_metadata *tx_exc_metadata)
  977. {
  978. if (soc->features.wds_ext_ast_override_enable &&
  979. tx_exc_metadata && tx_exc_metadata->is_wds_extended)
  980. return true;
  981. return false;
  982. }
  983. #else
  984. static bool
  985. dp_tx_is_wds_ast_override_en(struct dp_soc *soc,
  986. struct cdp_tx_exception_metadata *tx_exc_metadata)
  987. {
  988. return false;
  989. }
  990. #endif
  991. /**
  992. * dp_tx_prepare_desc_single() - Allocate and prepare Tx descriptor
  993. * @vdev: DP vdev handle
  994. * @nbuf: skb
  995. * @desc_pool_id: Descriptor pool ID
  996. * @msdu_info: Metadata to the fw
  997. * @tx_exc_metadata: Handle that holds exception path metadata
  998. *
  999. * Allocate and prepare Tx descriptor with msdu information.
  1000. *
  1001. * Return: Pointer to Tx Descriptor on success,
  1002. * NULL on failure
  1003. */
  1004. static
  1005. struct dp_tx_desc_s *dp_tx_prepare_desc_single(struct dp_vdev *vdev,
  1006. qdf_nbuf_t nbuf, uint8_t desc_pool_id,
  1007. struct dp_tx_msdu_info_s *msdu_info,
  1008. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1009. {
  1010. uint8_t align_pad;
  1011. uint8_t is_exception = 0;
  1012. uint8_t htt_hdr_size;
  1013. struct dp_tx_desc_s *tx_desc;
  1014. struct dp_pdev *pdev = vdev->pdev;
  1015. struct dp_soc *soc = pdev->soc;
  1016. if (dp_tx_limit_check(vdev, nbuf))
  1017. return NULL;
  1018. /* Allocate software Tx descriptor */
  1019. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  1020. if (qdf_unlikely(!tx_desc)) {
  1021. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  1022. DP_STATS_INC(vdev, tx_i.dropped.desc_na_exc_alloc_fail.num, 1);
  1023. return NULL;
  1024. }
  1025. dp_tx_outstanding_inc(pdev);
  1026. /* Initialize the SW tx descriptor */
  1027. tx_desc->nbuf = nbuf;
  1028. tx_desc->frm_type = dp_tx_frm_std;
  1029. tx_desc->tx_encap_type = ((tx_exc_metadata &&
  1030. (tx_exc_metadata->tx_encap_type != CDP_INVALID_TX_ENCAP_TYPE)) ?
  1031. tx_exc_metadata->tx_encap_type : vdev->tx_encap_type);
  1032. tx_desc->vdev_id = vdev->vdev_id;
  1033. tx_desc->pdev = pdev;
  1034. tx_desc->msdu_ext_desc = NULL;
  1035. tx_desc->pkt_offset = 0;
  1036. tx_desc->length = qdf_nbuf_headlen(nbuf);
  1037. tx_desc->shinfo_addr = skb_end_pointer(nbuf);
  1038. dp_tx_trace_pkt(soc, nbuf, tx_desc->id, vdev->vdev_id);
  1039. if (qdf_unlikely(vdev->multipass_en)) {
  1040. if (!dp_tx_multipass_process(soc, vdev, nbuf, msdu_info))
  1041. goto failure;
  1042. }
  1043. /* Packets marked by upper layer (OS-IF) to be sent to FW */
  1044. if (dp_tx_is_nbuf_marked_exception(soc, nbuf))
  1045. is_exception = 1;
  1046. /* for BE chipsets if wds extension was enbled will not mark FW
  1047. * in desc will mark ast index based search for ast index.
  1048. */
  1049. if (dp_tx_is_wds_ast_override_en(soc, tx_exc_metadata))
  1050. return tx_desc;
  1051. /*
  1052. * For special modes (vdev_type == ocb or mesh), data frames should be
  1053. * transmitted using varying transmit parameters (tx spec) which include
  1054. * transmit rate, power, priority, channel, channel bandwidth , nss etc.
  1055. * These are filled in HTT MSDU descriptor and sent in frame pre-header.
  1056. * These frames are sent as exception packets to firmware.
  1057. *
  1058. * HW requirement is that metadata should always point to a
  1059. * 8-byte aligned address. So we add alignment pad to start of buffer.
  1060. * HTT Metadata should be ensured to be multiple of 8-bytes,
  1061. * to get 8-byte aligned start address along with align_pad added
  1062. *
  1063. * |-----------------------------|
  1064. * | |
  1065. * |-----------------------------| <-----Buffer Pointer Address given
  1066. * | | ^ in HW descriptor (aligned)
  1067. * | HTT Metadata | |
  1068. * | | |
  1069. * | | | Packet Offset given in descriptor
  1070. * | | |
  1071. * |-----------------------------| |
  1072. * | Alignment Pad | v
  1073. * |-----------------------------| <----- Actual buffer start address
  1074. * | SKB Data | (Unaligned)
  1075. * | |
  1076. * | |
  1077. * | |
  1078. * | |
  1079. * | |
  1080. * |-----------------------------|
  1081. */
  1082. if (qdf_unlikely((msdu_info->exception_fw)) ||
  1083. (vdev->opmode == wlan_op_mode_ocb) ||
  1084. (tx_exc_metadata &&
  1085. tx_exc_metadata->is_tx_sniffer)) {
  1086. align_pad = ((unsigned long) qdf_nbuf_data(nbuf)) & 0x7;
  1087. if (qdf_unlikely(qdf_nbuf_headroom(nbuf) < align_pad)) {
  1088. DP_STATS_INC(vdev,
  1089. tx_i.dropped.headroom_insufficient, 1);
  1090. goto failure;
  1091. }
  1092. if (qdf_nbuf_push_head(nbuf, align_pad) == NULL) {
  1093. dp_tx_err("qdf_nbuf_push_head failed");
  1094. goto failure;
  1095. }
  1096. htt_hdr_size = dp_tx_prepare_htt_metadata(vdev, nbuf,
  1097. msdu_info);
  1098. if (htt_hdr_size == 0)
  1099. goto failure;
  1100. tx_desc->length = qdf_nbuf_headlen(nbuf);
  1101. tx_desc->pkt_offset = align_pad + htt_hdr_size;
  1102. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1103. dp_tx_traffic_end_indication_set_desc_flag(tx_desc,
  1104. msdu_info);
  1105. is_exception = 1;
  1106. tx_desc->length -= tx_desc->pkt_offset;
  1107. }
  1108. #if !TQM_BYPASS_WAR
  1109. if (is_exception || tx_exc_metadata)
  1110. #endif
  1111. {
  1112. /* Temporary WAR due to TQM VP issues */
  1113. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1114. qdf_atomic_inc(&soc->num_tx_exception);
  1115. }
  1116. return tx_desc;
  1117. failure:
  1118. dp_tx_desc_release(tx_desc, desc_pool_id);
  1119. return NULL;
  1120. }
  1121. /**
  1122. * dp_tx_prepare_desc() - Allocate and prepare Tx descriptor for multisegment
  1123. * frame
  1124. * @vdev: DP vdev handle
  1125. * @nbuf: skb
  1126. * @msdu_info: Info to be setup in MSDU descriptor and MSDU extension descriptor
  1127. * @desc_pool_id : Descriptor Pool ID
  1128. *
  1129. * Allocate and prepare Tx descriptor with msdu and fragment descritor
  1130. * information. For frames with fragments, allocate and prepare
  1131. * an MSDU extension descriptor
  1132. *
  1133. * Return: Pointer to Tx Descriptor on success,
  1134. * NULL on failure
  1135. */
  1136. static struct dp_tx_desc_s *dp_tx_prepare_desc(struct dp_vdev *vdev,
  1137. qdf_nbuf_t nbuf, struct dp_tx_msdu_info_s *msdu_info,
  1138. uint8_t desc_pool_id)
  1139. {
  1140. struct dp_tx_desc_s *tx_desc;
  1141. struct dp_tx_ext_desc_elem_s *msdu_ext_desc;
  1142. struct dp_pdev *pdev = vdev->pdev;
  1143. struct dp_soc *soc = pdev->soc;
  1144. if (dp_tx_limit_check(vdev, nbuf))
  1145. return NULL;
  1146. /* Allocate software Tx descriptor */
  1147. tx_desc = dp_tx_desc_alloc(soc, desc_pool_id);
  1148. if (!tx_desc) {
  1149. DP_STATS_INC(vdev, tx_i.dropped.desc_na.num, 1);
  1150. return NULL;
  1151. }
  1152. dp_tx_tso_seg_history_add(soc, msdu_info->u.tso_info.curr_seg,
  1153. nbuf, tx_desc->id, DP_TX_DESC_COOKIE);
  1154. dp_tx_outstanding_inc(pdev);
  1155. /* Initialize the SW tx descriptor */
  1156. tx_desc->nbuf = nbuf;
  1157. tx_desc->frm_type = msdu_info->frm_type;
  1158. tx_desc->tx_encap_type = vdev->tx_encap_type;
  1159. tx_desc->vdev_id = vdev->vdev_id;
  1160. tx_desc->pdev = pdev;
  1161. tx_desc->pkt_offset = 0;
  1162. dp_tx_trace_pkt(soc, nbuf, tx_desc->id, vdev->vdev_id);
  1163. /* Handle scattered frames - TSO/SG/ME */
  1164. /* Allocate and prepare an extension descriptor for scattered frames */
  1165. msdu_ext_desc = dp_tx_prepare_ext_desc(vdev, msdu_info, desc_pool_id);
  1166. if (!msdu_ext_desc) {
  1167. dp_tx_info("Tx Extension Descriptor Alloc Fail");
  1168. goto failure;
  1169. }
  1170. #if TQM_BYPASS_WAR
  1171. /* Temporary WAR due to TQM VP issues */
  1172. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1173. qdf_atomic_inc(&soc->num_tx_exception);
  1174. #endif
  1175. if (qdf_unlikely(msdu_info->exception_fw))
  1176. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1177. tx_desc->msdu_ext_desc = msdu_ext_desc;
  1178. tx_desc->flags |= DP_TX_DESC_FLAG_FRAG;
  1179. msdu_ext_desc->tso_desc = msdu_info->u.tso_info.curr_seg;
  1180. msdu_ext_desc->tso_num_desc = msdu_info->u.tso_info.tso_num_seg_list;
  1181. tx_desc->dma_addr = msdu_ext_desc->paddr;
  1182. if (msdu_ext_desc->flags & DP_TX_EXT_DESC_FLAG_METADATA_VALID)
  1183. tx_desc->length = HAL_TX_EXT_DESC_WITH_META_DATA;
  1184. else
  1185. tx_desc->length = HAL_TX_EXTENSION_DESC_LEN_BYTES;
  1186. return tx_desc;
  1187. failure:
  1188. dp_tx_desc_release(tx_desc, desc_pool_id);
  1189. return NULL;
  1190. }
  1191. /**
  1192. * dp_tx_prepare_raw() - Prepare RAW packet TX
  1193. * @vdev: DP vdev handle
  1194. * @nbuf: buffer pointer
  1195. * @seg_info: Pointer to Segment info Descriptor to be prepared
  1196. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension
  1197. * descriptor
  1198. *
  1199. * Return:
  1200. */
  1201. static qdf_nbuf_t dp_tx_prepare_raw(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1202. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  1203. {
  1204. qdf_nbuf_t curr_nbuf = NULL;
  1205. uint16_t total_len = 0;
  1206. qdf_dma_addr_t paddr;
  1207. int32_t i;
  1208. int32_t mapped_buf_num = 0;
  1209. struct dp_tx_sg_info_s *sg_info = &msdu_info->u.sg_info;
  1210. qdf_dot3_qosframe_t *qos_wh = (qdf_dot3_qosframe_t *) nbuf->data;
  1211. DP_STATS_INC_PKT(vdev, tx_i.raw.raw_pkt, 1, qdf_nbuf_len(nbuf));
  1212. /* Continue only if frames are of DATA type */
  1213. if (!DP_FRAME_IS_DATA(qos_wh)) {
  1214. DP_STATS_INC(vdev, tx_i.raw.invalid_raw_pkt_datatype, 1);
  1215. dp_tx_debug("Pkt. recd is of not data type");
  1216. goto error;
  1217. }
  1218. /* SWAR for HW: Enable WEP bit in the AMSDU frames for RAW mode */
  1219. if (vdev->raw_mode_war &&
  1220. (qos_wh->i_fc[0] & QDF_IEEE80211_FC0_SUBTYPE_QOS) &&
  1221. (qos_wh->i_qos[0] & IEEE80211_QOS_AMSDU))
  1222. qos_wh->i_fc[1] |= IEEE80211_FC1_WEP;
  1223. for (curr_nbuf = nbuf, i = 0; curr_nbuf;
  1224. curr_nbuf = qdf_nbuf_next(curr_nbuf), i++) {
  1225. /*
  1226. * Number of nbuf's must not exceed the size of the frags
  1227. * array in seg_info.
  1228. */
  1229. if (i >= DP_TX_MAX_NUM_FRAGS) {
  1230. dp_err_rl("nbuf cnt exceeds the max number of segs");
  1231. DP_STATS_INC(vdev, tx_i.raw.num_frags_overflow_err, 1);
  1232. goto error;
  1233. }
  1234. if (QDF_STATUS_SUCCESS !=
  1235. qdf_nbuf_map_nbytes_single(vdev->osdev,
  1236. curr_nbuf,
  1237. QDF_DMA_TO_DEVICE,
  1238. curr_nbuf->len)) {
  1239. dp_tx_err("%s dma map error ", __func__);
  1240. DP_STATS_INC(vdev, tx_i.raw.dma_map_error, 1);
  1241. goto error;
  1242. }
  1243. /* Update the count of mapped nbuf's */
  1244. mapped_buf_num++;
  1245. paddr = qdf_nbuf_get_frag_paddr(curr_nbuf, 0);
  1246. seg_info->frags[i].paddr_lo = paddr;
  1247. seg_info->frags[i].paddr_hi = ((uint64_t)paddr >> 32);
  1248. seg_info->frags[i].len = qdf_nbuf_len(curr_nbuf);
  1249. seg_info->frags[i].vaddr = (void *) curr_nbuf;
  1250. total_len += qdf_nbuf_len(curr_nbuf);
  1251. }
  1252. seg_info->frag_cnt = i;
  1253. seg_info->total_len = total_len;
  1254. seg_info->next = NULL;
  1255. sg_info->curr_seg = seg_info;
  1256. msdu_info->frm_type = dp_tx_frm_raw;
  1257. msdu_info->num_seg = 1;
  1258. return nbuf;
  1259. error:
  1260. i = 0;
  1261. while (nbuf) {
  1262. curr_nbuf = nbuf;
  1263. if (i < mapped_buf_num) {
  1264. qdf_nbuf_unmap_nbytes_single(vdev->osdev, curr_nbuf,
  1265. QDF_DMA_TO_DEVICE,
  1266. curr_nbuf->len);
  1267. i++;
  1268. }
  1269. nbuf = qdf_nbuf_next(nbuf);
  1270. qdf_nbuf_free(curr_nbuf);
  1271. }
  1272. return NULL;
  1273. }
  1274. /**
  1275. * dp_tx_raw_prepare_unset() - unmap the chain of nbufs belonging to RAW frame.
  1276. * @soc: DP soc handle
  1277. * @nbuf: Buffer pointer
  1278. *
  1279. * unmap the chain of nbufs that belong to this RAW frame.
  1280. *
  1281. * Return: None
  1282. */
  1283. static void dp_tx_raw_prepare_unset(struct dp_soc *soc,
  1284. qdf_nbuf_t nbuf)
  1285. {
  1286. qdf_nbuf_t cur_nbuf = nbuf;
  1287. do {
  1288. qdf_nbuf_unmap_nbytes_single(soc->osdev, cur_nbuf,
  1289. QDF_DMA_TO_DEVICE,
  1290. cur_nbuf->len);
  1291. cur_nbuf = qdf_nbuf_next(cur_nbuf);
  1292. } while (cur_nbuf);
  1293. }
  1294. #ifdef VDEV_PEER_PROTOCOL_COUNT
  1295. void dp_vdev_peer_stats_update_protocol_cnt_tx(struct dp_vdev *vdev_hdl,
  1296. qdf_nbuf_t nbuf)
  1297. {
  1298. qdf_nbuf_t nbuf_local;
  1299. struct dp_vdev *vdev_local = vdev_hdl;
  1300. do {
  1301. if (qdf_likely(!((vdev_local)->peer_protocol_count_track)))
  1302. break;
  1303. nbuf_local = nbuf;
  1304. if (qdf_unlikely(((vdev_local)->tx_encap_type) ==
  1305. htt_cmn_pkt_type_raw))
  1306. break;
  1307. else if (qdf_unlikely(qdf_nbuf_is_nonlinear((nbuf_local))))
  1308. break;
  1309. else if (qdf_nbuf_is_tso((nbuf_local)))
  1310. break;
  1311. dp_vdev_peer_stats_update_protocol_cnt((vdev_local),
  1312. (nbuf_local),
  1313. NULL, 1, 0);
  1314. } while (0);
  1315. }
  1316. #endif
  1317. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  1318. void dp_tx_update_stats(struct dp_soc *soc,
  1319. struct dp_tx_desc_s *tx_desc,
  1320. uint8_t ring_id)
  1321. {
  1322. uint32_t stats_len = dp_tx_get_pkt_len(tx_desc);
  1323. DP_STATS_INC_PKT(soc, tx.egress[ring_id], 1, stats_len);
  1324. }
  1325. int
  1326. dp_tx_attempt_coalescing(struct dp_soc *soc, struct dp_vdev *vdev,
  1327. struct dp_tx_desc_s *tx_desc,
  1328. uint8_t tid,
  1329. struct dp_tx_msdu_info_s *msdu_info,
  1330. uint8_t ring_id)
  1331. {
  1332. struct dp_swlm *swlm = &soc->swlm;
  1333. union swlm_data swlm_query_data;
  1334. struct dp_swlm_tcl_data tcl_data;
  1335. QDF_STATUS status;
  1336. int ret;
  1337. if (!swlm->is_enabled)
  1338. return msdu_info->skip_hp_update;
  1339. tcl_data.nbuf = tx_desc->nbuf;
  1340. tcl_data.tid = tid;
  1341. tcl_data.ring_id = ring_id;
  1342. tcl_data.pkt_len = dp_tx_get_pkt_len(tx_desc);
  1343. tcl_data.num_ll_connections = vdev->num_latency_critical_conn;
  1344. swlm_query_data.tcl_data = &tcl_data;
  1345. status = dp_swlm_tcl_pre_check(soc, &tcl_data);
  1346. if (QDF_IS_STATUS_ERROR(status)) {
  1347. dp_swlm_tcl_reset_session_data(soc, ring_id);
  1348. DP_STATS_INC(swlm, tcl[ring_id].coalesce_fail, 1);
  1349. return 0;
  1350. }
  1351. ret = dp_swlm_query_policy(soc, TCL_DATA, swlm_query_data);
  1352. if (ret) {
  1353. DP_STATS_INC(swlm, tcl[ring_id].coalesce_success, 1);
  1354. } else {
  1355. DP_STATS_INC(swlm, tcl[ring_id].coalesce_fail, 1);
  1356. }
  1357. return ret;
  1358. }
  1359. void
  1360. dp_tx_ring_access_end(struct dp_soc *soc, hal_ring_handle_t hal_ring_hdl,
  1361. int coalesce)
  1362. {
  1363. if (coalesce)
  1364. dp_tx_hal_ring_access_end_reap(soc, hal_ring_hdl);
  1365. else
  1366. dp_tx_hal_ring_access_end(soc, hal_ring_hdl);
  1367. }
  1368. static inline void
  1369. dp_tx_is_hp_update_required(uint32_t i, struct dp_tx_msdu_info_s *msdu_info)
  1370. {
  1371. if (((i + 1) < msdu_info->num_seg))
  1372. msdu_info->skip_hp_update = 1;
  1373. else
  1374. msdu_info->skip_hp_update = 0;
  1375. }
  1376. static inline void
  1377. dp_flush_tcp_hp(struct dp_soc *soc, uint8_t ring_id)
  1378. {
  1379. hal_ring_handle_t hal_ring_hdl =
  1380. dp_tx_get_hal_ring_hdl(soc, ring_id);
  1381. if (dp_tx_hal_ring_access_start(soc, hal_ring_hdl)) {
  1382. dp_err("Fillmore: SRNG access start failed");
  1383. return;
  1384. }
  1385. dp_tx_ring_access_end_wrapper(soc, hal_ring_hdl, 0);
  1386. }
  1387. static inline void
  1388. dp_tx_check_and_flush_hp(struct dp_soc *soc,
  1389. QDF_STATUS status,
  1390. struct dp_tx_msdu_info_s *msdu_info)
  1391. {
  1392. if (QDF_IS_STATUS_ERROR(status) && !msdu_info->skip_hp_update) {
  1393. dp_flush_tcp_hp(soc,
  1394. (msdu_info->tx_queue.ring_id & DP_TX_QUEUE_MASK));
  1395. }
  1396. }
  1397. #else
  1398. static inline void
  1399. dp_tx_is_hp_update_required(uint32_t i, struct dp_tx_msdu_info_s *msdu_info)
  1400. {
  1401. }
  1402. static inline void
  1403. dp_tx_check_and_flush_hp(struct dp_soc *soc,
  1404. QDF_STATUS status,
  1405. struct dp_tx_msdu_info_s *msdu_info)
  1406. {
  1407. }
  1408. #endif
  1409. #ifdef FEATURE_RUNTIME_PM
  1410. static inline int dp_get_rtpm_tput_policy_requirement(struct dp_soc *soc)
  1411. {
  1412. int ret;
  1413. ret = qdf_atomic_read(&soc->rtpm_high_tput_flag) &&
  1414. (hif_rtpm_get_state() <= HIF_RTPM_STATE_ON);
  1415. return ret;
  1416. }
  1417. void
  1418. dp_tx_ring_access_end_wrapper(struct dp_soc *soc,
  1419. hal_ring_handle_t hal_ring_hdl,
  1420. int coalesce)
  1421. {
  1422. int ret;
  1423. /*
  1424. * Avoid runtime get and put APIs under high throughput scenarios.
  1425. */
  1426. if (dp_get_rtpm_tput_policy_requirement(soc)) {
  1427. dp_tx_ring_access_end(soc, hal_ring_hdl, coalesce);
  1428. return;
  1429. }
  1430. ret = hif_rtpm_get(HIF_RTPM_GET_ASYNC, HIF_RTPM_ID_DP);
  1431. if (QDF_IS_STATUS_SUCCESS(ret)) {
  1432. if (hif_system_pm_state_check(soc->hif_handle)) {
  1433. dp_tx_hal_ring_access_end_reap(soc, hal_ring_hdl);
  1434. hal_srng_set_event(hal_ring_hdl, HAL_SRNG_FLUSH_EVENT);
  1435. hal_srng_inc_flush_cnt(hal_ring_hdl);
  1436. } else {
  1437. dp_tx_ring_access_end(soc, hal_ring_hdl, coalesce);
  1438. }
  1439. hif_rtpm_put(HIF_RTPM_PUT_ASYNC, HIF_RTPM_ID_DP);
  1440. } else {
  1441. dp_runtime_get(soc);
  1442. dp_tx_hal_ring_access_end_reap(soc, hal_ring_hdl);
  1443. hal_srng_set_event(hal_ring_hdl, HAL_SRNG_FLUSH_EVENT);
  1444. qdf_atomic_inc(&soc->tx_pending_rtpm);
  1445. hal_srng_inc_flush_cnt(hal_ring_hdl);
  1446. dp_runtime_put(soc);
  1447. }
  1448. }
  1449. #else
  1450. #ifdef DP_POWER_SAVE
  1451. void
  1452. dp_tx_ring_access_end_wrapper(struct dp_soc *soc,
  1453. hal_ring_handle_t hal_ring_hdl,
  1454. int coalesce)
  1455. {
  1456. if (hif_system_pm_state_check(soc->hif_handle)) {
  1457. dp_tx_hal_ring_access_end_reap(soc, hal_ring_hdl);
  1458. hal_srng_set_event(hal_ring_hdl, HAL_SRNG_FLUSH_EVENT);
  1459. hal_srng_inc_flush_cnt(hal_ring_hdl);
  1460. } else {
  1461. dp_tx_ring_access_end(soc, hal_ring_hdl, coalesce);
  1462. }
  1463. }
  1464. #endif
  1465. static inline int dp_get_rtpm_tput_policy_requirement(struct dp_soc *soc)
  1466. {
  1467. return 0;
  1468. }
  1469. #endif
  1470. /**
  1471. * dp_tx_get_tid() - Obtain TID to be used for this frame
  1472. * @vdev: DP vdev handle
  1473. * @nbuf: skb
  1474. * @msdu_info: msdu descriptor
  1475. *
  1476. * Extract the DSCP or PCP information from frame and map into TID value.
  1477. *
  1478. * Return: void
  1479. */
  1480. static void dp_tx_get_tid(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1481. struct dp_tx_msdu_info_s *msdu_info)
  1482. {
  1483. uint8_t tos = 0, dscp_tid_override = 0;
  1484. uint8_t *hdr_ptr, *L3datap;
  1485. uint8_t is_mcast = 0;
  1486. qdf_ether_header_t *eh = NULL;
  1487. qdf_ethervlan_header_t *evh = NULL;
  1488. uint16_t ether_type;
  1489. qdf_llc_t *llcHdr;
  1490. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  1491. DP_TX_TID_OVERRIDE(msdu_info, nbuf);
  1492. if (qdf_likely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1493. eh = (qdf_ether_header_t *)nbuf->data;
  1494. hdr_ptr = (uint8_t *)(eh->ether_dhost);
  1495. L3datap = hdr_ptr + sizeof(qdf_ether_header_t);
  1496. } else {
  1497. qdf_dot3_qosframe_t *qos_wh =
  1498. (qdf_dot3_qosframe_t *) nbuf->data;
  1499. msdu_info->tid = qos_wh->i_fc[0] & DP_FC0_SUBTYPE_QOS ?
  1500. qos_wh->i_qos[0] & DP_QOS_TID : 0;
  1501. return;
  1502. }
  1503. is_mcast = DP_FRAME_IS_MULTICAST(hdr_ptr);
  1504. ether_type = eh->ether_type;
  1505. llcHdr = (qdf_llc_t *)(nbuf->data + sizeof(qdf_ether_header_t));
  1506. /*
  1507. * Check if packet is dot3 or eth2 type.
  1508. */
  1509. if (DP_FRAME_IS_LLC(ether_type) && DP_FRAME_IS_SNAP(llcHdr)) {
  1510. ether_type = (uint16_t)*(nbuf->data + 2*QDF_MAC_ADDR_SIZE +
  1511. sizeof(*llcHdr));
  1512. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1513. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t) +
  1514. sizeof(*llcHdr);
  1515. ether_type = (uint16_t)*(nbuf->data + 2*QDF_MAC_ADDR_SIZE
  1516. + sizeof(*llcHdr) +
  1517. sizeof(qdf_net_vlanhdr_t));
  1518. } else {
  1519. L3datap = hdr_ptr + sizeof(qdf_ether_header_t) +
  1520. sizeof(*llcHdr);
  1521. }
  1522. } else {
  1523. if (ether_type == htons(ETHERTYPE_VLAN)) {
  1524. evh = (qdf_ethervlan_header_t *) eh;
  1525. ether_type = evh->ether_type;
  1526. L3datap = hdr_ptr + sizeof(qdf_ethervlan_header_t);
  1527. }
  1528. }
  1529. /*
  1530. * Find priority from IP TOS DSCP field
  1531. */
  1532. if (qdf_nbuf_is_ipv4_pkt(nbuf)) {
  1533. qdf_net_iphdr_t *ip = (qdf_net_iphdr_t *) L3datap;
  1534. if (qdf_nbuf_is_ipv4_dhcp_pkt(nbuf)) {
  1535. /* Only for unicast frames */
  1536. if (!is_mcast) {
  1537. /* send it on VO queue */
  1538. msdu_info->tid = DP_VO_TID;
  1539. }
  1540. } else {
  1541. /*
  1542. * IP frame: exclude ECN bits 0-1 and map DSCP bits 2-7
  1543. * from TOS byte.
  1544. */
  1545. tos = ip->ip_tos;
  1546. dscp_tid_override = 1;
  1547. }
  1548. } else if (qdf_nbuf_is_ipv6_pkt(nbuf)) {
  1549. /* TODO
  1550. * use flowlabel
  1551. *igmpmld cases to be handled in phase 2
  1552. */
  1553. unsigned long ver_pri_flowlabel;
  1554. unsigned long pri;
  1555. ver_pri_flowlabel = *(unsigned long *) L3datap;
  1556. pri = (ntohl(ver_pri_flowlabel) & IPV6_FLOWINFO_PRIORITY) >>
  1557. DP_IPV6_PRIORITY_SHIFT;
  1558. tos = pri;
  1559. dscp_tid_override = 1;
  1560. } else if (qdf_nbuf_is_ipv4_eapol_pkt(nbuf))
  1561. msdu_info->tid = DP_VO_TID;
  1562. else if (qdf_nbuf_is_ipv4_arp_pkt(nbuf)) {
  1563. /* Only for unicast frames */
  1564. if (!is_mcast) {
  1565. /* send ucast arp on VO queue */
  1566. msdu_info->tid = DP_VO_TID;
  1567. }
  1568. }
  1569. /*
  1570. * Assign all MCAST packets to BE
  1571. */
  1572. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  1573. if (is_mcast) {
  1574. tos = 0;
  1575. dscp_tid_override = 1;
  1576. }
  1577. }
  1578. if (dscp_tid_override == 1) {
  1579. tos = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  1580. msdu_info->tid = pdev->dscp_tid_map[vdev->dscp_tid_map_id][tos];
  1581. }
  1582. if (msdu_info->tid >= CDP_MAX_DATA_TIDS)
  1583. msdu_info->tid = CDP_MAX_DATA_TIDS - 1;
  1584. return;
  1585. }
  1586. /**
  1587. * dp_tx_classify_tid() - Obtain TID to be used for this frame
  1588. * @vdev: DP vdev handle
  1589. * @nbuf: skb
  1590. * @msdu_info: msdu descriptor
  1591. *
  1592. * Software based TID classification is required when more than 2 DSCP-TID
  1593. * mapping tables are needed.
  1594. * Hardware supports 2 DSCP-TID mapping tables for HKv1 and 48 for HKv2.
  1595. *
  1596. * Return: void
  1597. */
  1598. static inline void dp_tx_classify_tid(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  1599. struct dp_tx_msdu_info_s *msdu_info)
  1600. {
  1601. DP_TX_TID_OVERRIDE(msdu_info, nbuf);
  1602. /*
  1603. * skip_sw_tid_classification flag will set in below cases-
  1604. * 1. vdev->dscp_tid_map_id < pdev->soc->num_hw_dscp_tid_map
  1605. * 2. hlos_tid_override enabled for vdev
  1606. * 3. mesh mode enabled for vdev
  1607. */
  1608. if (qdf_likely(vdev->skip_sw_tid_classification)) {
  1609. /* Update tid in msdu_info from skb priority */
  1610. if (qdf_unlikely(vdev->skip_sw_tid_classification
  1611. & DP_TXRX_HLOS_TID_OVERRIDE_ENABLED)) {
  1612. uint32_t tid = qdf_nbuf_get_priority(nbuf);
  1613. if (tid == DP_TX_INVALID_QOS_TAG)
  1614. return;
  1615. msdu_info->tid = tid;
  1616. return;
  1617. }
  1618. return;
  1619. }
  1620. dp_tx_get_tid(vdev, nbuf, msdu_info);
  1621. }
  1622. #ifdef FEATURE_WLAN_TDLS
  1623. /**
  1624. * dp_tx_update_tdls_flags() - Update descriptor flags for TDLS frame
  1625. * @soc: datapath SOC
  1626. * @vdev: datapath vdev
  1627. * @tx_desc: TX descriptor
  1628. *
  1629. * Return: None
  1630. */
  1631. static void dp_tx_update_tdls_flags(struct dp_soc *soc,
  1632. struct dp_vdev *vdev,
  1633. struct dp_tx_desc_s *tx_desc)
  1634. {
  1635. if (vdev) {
  1636. if (vdev->is_tdls_frame) {
  1637. tx_desc->flags |= DP_TX_DESC_FLAG_TDLS_FRAME;
  1638. vdev->is_tdls_frame = false;
  1639. }
  1640. }
  1641. }
  1642. static uint8_t dp_htt_tx_comp_get_status(struct dp_soc *soc, char *htt_desc)
  1643. {
  1644. uint8_t tx_status = HTT_TX_FW2WBM_TX_STATUS_MAX;
  1645. switch (soc->arch_id) {
  1646. case CDP_ARCH_TYPE_LI:
  1647. tx_status = HTT_TX_WBM_COMPLETION_V2_TX_STATUS_GET(htt_desc[0]);
  1648. break;
  1649. case CDP_ARCH_TYPE_BE:
  1650. tx_status = HTT_TX_WBM_COMPLETION_V3_TX_STATUS_GET(htt_desc[0]);
  1651. break;
  1652. default:
  1653. dp_err("Incorrect CDP_ARCH %d", soc->arch_id);
  1654. QDF_BUG(0);
  1655. }
  1656. return tx_status;
  1657. }
  1658. /**
  1659. * dp_non_std_htt_tx_comp_free_buff() - Free the non std tx packet buffer
  1660. * @soc: dp_soc handle
  1661. * @tx_desc: TX descriptor
  1662. *
  1663. * Return: None
  1664. */
  1665. static void dp_non_std_htt_tx_comp_free_buff(struct dp_soc *soc,
  1666. struct dp_tx_desc_s *tx_desc)
  1667. {
  1668. uint8_t tx_status = 0;
  1669. uint8_t htt_tx_status[HAL_TX_COMP_HTT_STATUS_LEN];
  1670. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1671. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, tx_desc->vdev_id,
  1672. DP_MOD_ID_TDLS);
  1673. if (qdf_unlikely(!vdev)) {
  1674. dp_err_rl("vdev is null!");
  1675. goto error;
  1676. }
  1677. hal_tx_comp_get_htt_desc(&tx_desc->comp, htt_tx_status);
  1678. tx_status = dp_htt_tx_comp_get_status(soc, htt_tx_status);
  1679. dp_debug("vdev_id: %d tx_status: %d", tx_desc->vdev_id, tx_status);
  1680. if (vdev->tx_non_std_data_callback.func) {
  1681. qdf_nbuf_set_next(nbuf, NULL);
  1682. vdev->tx_non_std_data_callback.func(
  1683. vdev->tx_non_std_data_callback.ctxt,
  1684. nbuf, tx_status);
  1685. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TDLS);
  1686. return;
  1687. } else {
  1688. dp_err_rl("callback func is null");
  1689. }
  1690. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TDLS);
  1691. error:
  1692. qdf_nbuf_unmap_single(soc->osdev, nbuf, QDF_DMA_TO_DEVICE);
  1693. qdf_nbuf_free(nbuf);
  1694. }
  1695. /**
  1696. * dp_tx_msdu_single_map() - do nbuf map
  1697. * @vdev: DP vdev handle
  1698. * @tx_desc: DP TX descriptor pointer
  1699. * @nbuf: skb pointer
  1700. *
  1701. * For TDLS frame, use qdf_nbuf_map_single() to align with the unmap
  1702. * operation done in other component.
  1703. *
  1704. * Return: QDF_STATUS
  1705. */
  1706. static inline QDF_STATUS dp_tx_msdu_single_map(struct dp_vdev *vdev,
  1707. struct dp_tx_desc_s *tx_desc,
  1708. qdf_nbuf_t nbuf)
  1709. {
  1710. if (qdf_likely(!(tx_desc->flags & DP_TX_DESC_FLAG_TDLS_FRAME)))
  1711. return qdf_nbuf_map_nbytes_single(vdev->osdev,
  1712. nbuf,
  1713. QDF_DMA_TO_DEVICE,
  1714. nbuf->len);
  1715. else
  1716. return qdf_nbuf_map_single(vdev->osdev, nbuf,
  1717. QDF_DMA_TO_DEVICE);
  1718. }
  1719. #else
  1720. static inline void dp_tx_update_tdls_flags(struct dp_soc *soc,
  1721. struct dp_vdev *vdev,
  1722. struct dp_tx_desc_s *tx_desc)
  1723. {
  1724. }
  1725. static inline void dp_non_std_htt_tx_comp_free_buff(struct dp_soc *soc,
  1726. struct dp_tx_desc_s *tx_desc)
  1727. {
  1728. }
  1729. static inline QDF_STATUS dp_tx_msdu_single_map(struct dp_vdev *vdev,
  1730. struct dp_tx_desc_s *tx_desc,
  1731. qdf_nbuf_t nbuf)
  1732. {
  1733. return qdf_nbuf_map_nbytes_single(vdev->osdev,
  1734. nbuf,
  1735. QDF_DMA_TO_DEVICE,
  1736. nbuf->len);
  1737. }
  1738. #endif
  1739. static inline
  1740. qdf_dma_addr_t dp_tx_nbuf_map_regular(struct dp_vdev *vdev,
  1741. struct dp_tx_desc_s *tx_desc,
  1742. qdf_nbuf_t nbuf)
  1743. {
  1744. QDF_STATUS ret = QDF_STATUS_E_FAILURE;
  1745. ret = dp_tx_msdu_single_map(vdev, tx_desc, nbuf);
  1746. if (qdf_unlikely(QDF_IS_STATUS_ERROR(ret)))
  1747. return 0;
  1748. return qdf_nbuf_mapped_paddr_get(nbuf);
  1749. }
  1750. static inline
  1751. void dp_tx_nbuf_unmap_regular(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  1752. {
  1753. qdf_nbuf_unmap_nbytes_single_paddr(soc->osdev,
  1754. desc->nbuf,
  1755. desc->dma_addr,
  1756. QDF_DMA_TO_DEVICE,
  1757. desc->length);
  1758. }
  1759. #ifdef QCA_DP_TX_RMNET_OPTIMIZATION
  1760. static inline bool
  1761. is_nbuf_frm_rmnet(qdf_nbuf_t nbuf, struct dp_tx_msdu_info_s *msdu_info)
  1762. {
  1763. struct net_device *ingress_dev;
  1764. skb_frag_t *frag;
  1765. uint16_t buf_len = 0;
  1766. uint16_t linear_data_len = 0;
  1767. uint8_t *payload_addr = NULL;
  1768. ingress_dev = dev_get_by_index(dev_net(nbuf->dev), nbuf->skb_iif);
  1769. if ((ingress_dev->priv_flags & IFF_PHONY_HEADROOM)) {
  1770. dev_put(ingress_dev);
  1771. frag = &(skb_shinfo(nbuf)->frags[0]);
  1772. buf_len = skb_frag_size(frag);
  1773. payload_addr = (uint8_t *)skb_frag_address(frag);
  1774. linear_data_len = skb_headlen(nbuf);
  1775. buf_len += linear_data_len;
  1776. payload_addr = payload_addr - linear_data_len;
  1777. memcpy(payload_addr, nbuf->data, linear_data_len);
  1778. msdu_info->frm_type = dp_tx_frm_rmnet;
  1779. msdu_info->buf_len = buf_len;
  1780. msdu_info->payload_addr = payload_addr;
  1781. return true;
  1782. }
  1783. dev_put(ingress_dev);
  1784. return false;
  1785. }
  1786. static inline
  1787. qdf_dma_addr_t dp_tx_rmnet_nbuf_map(struct dp_tx_msdu_info_s *msdu_info,
  1788. struct dp_tx_desc_s *tx_desc)
  1789. {
  1790. qdf_dma_addr_t paddr;
  1791. paddr = (qdf_dma_addr_t)qdf_mem_virt_to_phys(msdu_info->payload_addr);
  1792. tx_desc->length = msdu_info->buf_len;
  1793. qdf_nbuf_dma_clean_range((void *)msdu_info->payload_addr,
  1794. (void *)(msdu_info->payload_addr +
  1795. msdu_info->buf_len));
  1796. tx_desc->flags |= DP_TX_DESC_FLAG_RMNET;
  1797. return paddr;
  1798. }
  1799. #else
  1800. static inline bool
  1801. is_nbuf_frm_rmnet(qdf_nbuf_t nbuf, struct dp_tx_msdu_info_s *msdu_info)
  1802. {
  1803. return false;
  1804. }
  1805. static inline
  1806. qdf_dma_addr_t dp_tx_rmnet_nbuf_map(struct dp_tx_msdu_info_s *msdu_info,
  1807. struct dp_tx_desc_s *tx_desc)
  1808. {
  1809. return 0;
  1810. }
  1811. #endif
  1812. #if defined(QCA_DP_TX_NBUF_NO_MAP_UNMAP) && !defined(BUILD_X86)
  1813. static inline
  1814. qdf_dma_addr_t dp_tx_nbuf_map(struct dp_vdev *vdev,
  1815. struct dp_tx_desc_s *tx_desc,
  1816. qdf_nbuf_t nbuf)
  1817. {
  1818. if (qdf_likely(tx_desc->flags & DP_TX_DESC_FLAG_SIMPLE)) {
  1819. qdf_nbuf_dma_clean_range((void *)nbuf->data,
  1820. (void *)(nbuf->data + nbuf->len));
  1821. return (qdf_dma_addr_t)qdf_mem_virt_to_phys(nbuf->data);
  1822. } else {
  1823. return dp_tx_nbuf_map_regular(vdev, tx_desc, nbuf);
  1824. }
  1825. }
  1826. static inline
  1827. void dp_tx_nbuf_unmap(struct dp_soc *soc,
  1828. struct dp_tx_desc_s *desc)
  1829. {
  1830. if (qdf_unlikely(!(desc->flags &
  1831. (DP_TX_DESC_FLAG_SIMPLE | DP_TX_DESC_FLAG_RMNET))))
  1832. return dp_tx_nbuf_unmap_regular(soc, desc);
  1833. }
  1834. #else
  1835. static inline
  1836. qdf_dma_addr_t dp_tx_nbuf_map(struct dp_vdev *vdev,
  1837. struct dp_tx_desc_s *tx_desc,
  1838. qdf_nbuf_t nbuf)
  1839. {
  1840. return dp_tx_nbuf_map_regular(vdev, tx_desc, nbuf);
  1841. }
  1842. static inline
  1843. void dp_tx_nbuf_unmap(struct dp_soc *soc,
  1844. struct dp_tx_desc_s *desc)
  1845. {
  1846. return dp_tx_nbuf_unmap_regular(soc, desc);
  1847. }
  1848. #endif
  1849. #if defined(WLAN_TX_PKT_CAPTURE_ENH) || defined(FEATURE_PERPKT_INFO)
  1850. static inline
  1851. void dp_tx_enh_unmap(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  1852. {
  1853. dp_tx_nbuf_unmap(soc, desc);
  1854. desc->flags |= DP_TX_DESC_FLAG_UNMAP_DONE;
  1855. }
  1856. static inline void dp_tx_unmap(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  1857. {
  1858. if (qdf_likely(!(desc->flags & DP_TX_DESC_FLAG_UNMAP_DONE)))
  1859. dp_tx_nbuf_unmap(soc, desc);
  1860. }
  1861. #else
  1862. static inline
  1863. void dp_tx_enh_unmap(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  1864. {
  1865. }
  1866. static inline void dp_tx_unmap(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  1867. {
  1868. dp_tx_nbuf_unmap(soc, desc);
  1869. }
  1870. #endif
  1871. #ifdef MESH_MODE_SUPPORT
  1872. /**
  1873. * dp_tx_update_mesh_flags() - Update descriptor flags for mesh VAP
  1874. * @soc: datapath SOC
  1875. * @vdev: datapath vdev
  1876. * @tx_desc: TX descriptor
  1877. *
  1878. * Return: None
  1879. */
  1880. static inline void dp_tx_update_mesh_flags(struct dp_soc *soc,
  1881. struct dp_vdev *vdev,
  1882. struct dp_tx_desc_s *tx_desc)
  1883. {
  1884. if (qdf_unlikely(vdev->mesh_vdev))
  1885. tx_desc->flags |= DP_TX_DESC_FLAG_MESH_MODE;
  1886. }
  1887. /**
  1888. * dp_mesh_tx_comp_free_buff() - Free the mesh tx packet buffer
  1889. * @soc: dp_soc handle
  1890. * @tx_desc: TX descriptor
  1891. * @delayed_free: delay the nbuf free
  1892. *
  1893. * Return: nbuf to be freed late
  1894. */
  1895. static inline qdf_nbuf_t dp_mesh_tx_comp_free_buff(struct dp_soc *soc,
  1896. struct dp_tx_desc_s *tx_desc,
  1897. bool delayed_free)
  1898. {
  1899. qdf_nbuf_t nbuf = tx_desc->nbuf;
  1900. struct dp_vdev *vdev = NULL;
  1901. vdev = dp_vdev_get_ref_by_id(soc, tx_desc->vdev_id, DP_MOD_ID_MESH);
  1902. if (tx_desc->flags & DP_TX_DESC_FLAG_TO_FW) {
  1903. if (vdev)
  1904. DP_STATS_INC(vdev, tx_i.mesh.completion_fw, 1);
  1905. if (delayed_free)
  1906. return nbuf;
  1907. qdf_nbuf_free(nbuf);
  1908. } else {
  1909. if (vdev && vdev->osif_tx_free_ext) {
  1910. vdev->osif_tx_free_ext((nbuf));
  1911. } else {
  1912. if (delayed_free)
  1913. return nbuf;
  1914. qdf_nbuf_free(nbuf);
  1915. }
  1916. }
  1917. if (vdev)
  1918. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_MESH);
  1919. return NULL;
  1920. }
  1921. #else
  1922. static inline void dp_tx_update_mesh_flags(struct dp_soc *soc,
  1923. struct dp_vdev *vdev,
  1924. struct dp_tx_desc_s *tx_desc)
  1925. {
  1926. }
  1927. static inline qdf_nbuf_t dp_mesh_tx_comp_free_buff(struct dp_soc *soc,
  1928. struct dp_tx_desc_s *tx_desc,
  1929. bool delayed_free)
  1930. {
  1931. return NULL;
  1932. }
  1933. #endif
  1934. int dp_tx_frame_is_drop(struct dp_vdev *vdev, uint8_t *srcmac, uint8_t *dstmac)
  1935. {
  1936. struct dp_pdev *pdev = NULL;
  1937. struct dp_ast_entry *src_ast_entry = NULL;
  1938. struct dp_ast_entry *dst_ast_entry = NULL;
  1939. struct dp_soc *soc = NULL;
  1940. qdf_assert(vdev);
  1941. pdev = vdev->pdev;
  1942. qdf_assert(pdev);
  1943. soc = pdev->soc;
  1944. dst_ast_entry = dp_peer_ast_hash_find_by_pdevid
  1945. (soc, dstmac, vdev->pdev->pdev_id);
  1946. src_ast_entry = dp_peer_ast_hash_find_by_pdevid
  1947. (soc, srcmac, vdev->pdev->pdev_id);
  1948. if (dst_ast_entry && src_ast_entry) {
  1949. if (dst_ast_entry->peer_id ==
  1950. src_ast_entry->peer_id)
  1951. return 1;
  1952. }
  1953. return 0;
  1954. }
  1955. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1956. defined(WLAN_MCAST_MLO)
  1957. /* MLO peer id for reinject*/
  1958. #define DP_MLO_MCAST_REINJECT_PEER_ID 0XFFFD
  1959. /* MLO vdev id inc offset */
  1960. #define DP_MLO_VDEV_ID_OFFSET 0x80
  1961. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1962. static inline bool
  1963. dp_tx_wds_ext_check(struct cdp_tx_exception_metadata *tx_exc_metadata)
  1964. {
  1965. if (tx_exc_metadata && tx_exc_metadata->is_wds_extended)
  1966. return true;
  1967. return false;
  1968. }
  1969. #else
  1970. static inline bool
  1971. dp_tx_wds_ext_check(struct cdp_tx_exception_metadata *tx_exc_metadata)
  1972. {
  1973. return false;
  1974. }
  1975. #endif
  1976. static inline void
  1977. dp_tx_bypass_reinjection(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc,
  1978. struct cdp_tx_exception_metadata *tx_exc_metadata)
  1979. {
  1980. /* wds ext enabled will not set the TO_FW bit */
  1981. if (dp_tx_wds_ext_check(tx_exc_metadata))
  1982. return;
  1983. if (!(tx_desc->flags & DP_TX_DESC_FLAG_TO_FW)) {
  1984. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  1985. qdf_atomic_inc(&soc->num_tx_exception);
  1986. }
  1987. }
  1988. static inline void
  1989. dp_tx_update_mcast_param(uint16_t peer_id,
  1990. uint16_t *htt_tcl_metadata,
  1991. struct dp_vdev *vdev,
  1992. struct dp_tx_msdu_info_s *msdu_info)
  1993. {
  1994. if (peer_id == DP_MLO_MCAST_REINJECT_PEER_ID) {
  1995. *htt_tcl_metadata = 0;
  1996. DP_TX_TCL_METADATA_TYPE_SET(
  1997. *htt_tcl_metadata,
  1998. HTT_TCL_METADATA_V2_TYPE_GLOBAL_SEQ_BASED);
  1999. HTT_TX_TCL_METADATA_GLBL_SEQ_NO_SET(*htt_tcl_metadata,
  2000. msdu_info->gsn);
  2001. msdu_info->vdev_id = vdev->vdev_id + DP_MLO_VDEV_ID_OFFSET;
  2002. if (qdf_unlikely(vdev->nawds_enabled ||
  2003. dp_vdev_is_wds_ext_enabled(vdev)))
  2004. HTT_TX_TCL_METADATA_GLBL_SEQ_HOST_INSPECTED_SET(
  2005. *htt_tcl_metadata, 1);
  2006. } else {
  2007. msdu_info->vdev_id = vdev->vdev_id;
  2008. }
  2009. }
  2010. #else
  2011. static inline void
  2012. dp_tx_bypass_reinjection(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc,
  2013. struct cdp_tx_exception_metadata *tx_exc_metadata)
  2014. {
  2015. }
  2016. static inline void
  2017. dp_tx_update_mcast_param(uint16_t peer_id,
  2018. uint16_t *htt_tcl_metadata,
  2019. struct dp_vdev *vdev,
  2020. struct dp_tx_msdu_info_s *msdu_info)
  2021. {
  2022. }
  2023. #endif
  2024. #ifdef DP_TX_SW_DROP_STATS_INC
  2025. static void tx_sw_drop_stats_inc(struct dp_pdev *pdev,
  2026. qdf_nbuf_t nbuf,
  2027. enum cdp_tx_sw_drop drop_code)
  2028. {
  2029. /* EAPOL Drop stats */
  2030. if (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)) {
  2031. switch (drop_code) {
  2032. case TX_DESC_ERR:
  2033. DP_STATS_INC(pdev, eap_drop_stats.tx_desc_err, 1);
  2034. break;
  2035. case TX_HAL_RING_ACCESS_ERR:
  2036. DP_STATS_INC(pdev,
  2037. eap_drop_stats.tx_hal_ring_access_err, 1);
  2038. break;
  2039. case TX_DMA_MAP_ERR:
  2040. DP_STATS_INC(pdev, eap_drop_stats.tx_dma_map_err, 1);
  2041. break;
  2042. case TX_HW_ENQUEUE:
  2043. DP_STATS_INC(pdev, eap_drop_stats.tx_hw_enqueue, 1);
  2044. break;
  2045. case TX_SW_ENQUEUE:
  2046. DP_STATS_INC(pdev, eap_drop_stats.tx_sw_enqueue, 1);
  2047. break;
  2048. default:
  2049. dp_info_rl("Invalid eapol_drop code: %d", drop_code);
  2050. break;
  2051. }
  2052. }
  2053. }
  2054. #else
  2055. static void tx_sw_drop_stats_inc(struct dp_pdev *pdev,
  2056. qdf_nbuf_t nbuf,
  2057. enum cdp_tx_sw_drop drop_code)
  2058. {
  2059. }
  2060. #endif
  2061. qdf_nbuf_t
  2062. dp_tx_send_msdu_single(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  2063. struct dp_tx_msdu_info_s *msdu_info, uint16_t peer_id,
  2064. struct cdp_tx_exception_metadata *tx_exc_metadata)
  2065. {
  2066. struct dp_pdev *pdev = vdev->pdev;
  2067. struct dp_soc *soc = pdev->soc;
  2068. struct dp_tx_desc_s *tx_desc;
  2069. QDF_STATUS status;
  2070. struct dp_tx_queue *tx_q = &(msdu_info->tx_queue);
  2071. uint16_t htt_tcl_metadata = 0;
  2072. enum cdp_tx_sw_drop drop_code = TX_MAX_DROP;
  2073. uint8_t tid = msdu_info->tid;
  2074. struct cdp_tid_tx_stats *tid_stats = NULL;
  2075. qdf_dma_addr_t paddr;
  2076. /* Setup Tx descriptor for an MSDU, and MSDU extension descriptor */
  2077. tx_desc = dp_tx_prepare_desc_single(vdev, nbuf, tx_q->desc_pool_id,
  2078. msdu_info, tx_exc_metadata);
  2079. if (!tx_desc) {
  2080. dp_err_rl("Tx_desc prepare Fail vdev_id %d vdev %pK queue %d",
  2081. vdev->vdev_id, vdev, tx_q->desc_pool_id);
  2082. drop_code = TX_DESC_ERR;
  2083. goto fail_return;
  2084. }
  2085. dp_tx_update_tdls_flags(soc, vdev, tx_desc);
  2086. if (qdf_unlikely(peer_id == DP_INVALID_PEER)) {
  2087. htt_tcl_metadata = vdev->htt_tcl_metadata;
  2088. DP_TX_TCL_METADATA_HOST_INSPECTED_SET(htt_tcl_metadata, 1);
  2089. } else if (qdf_unlikely(peer_id != HTT_INVALID_PEER)) {
  2090. DP_TX_TCL_METADATA_TYPE_SET(htt_tcl_metadata,
  2091. DP_TCL_METADATA_TYPE_PEER_BASED);
  2092. DP_TX_TCL_METADATA_PEER_ID_SET(htt_tcl_metadata,
  2093. peer_id);
  2094. dp_tx_bypass_reinjection(soc, tx_desc, tx_exc_metadata);
  2095. } else
  2096. htt_tcl_metadata = vdev->htt_tcl_metadata;
  2097. if (msdu_info->exception_fw)
  2098. DP_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 1);
  2099. dp_tx_desc_update_fast_comp_flag(soc, tx_desc,
  2100. !pdev->enhanced_stats_en);
  2101. dp_tx_update_mesh_flags(soc, vdev, tx_desc);
  2102. if (qdf_unlikely(msdu_info->frm_type == dp_tx_frm_rmnet))
  2103. paddr = dp_tx_rmnet_nbuf_map(msdu_info, tx_desc);
  2104. else
  2105. paddr = dp_tx_nbuf_map(vdev, tx_desc, nbuf);
  2106. if (!paddr) {
  2107. /* Handle failure */
  2108. dp_err("qdf_nbuf_map failed");
  2109. DP_STATS_INC(vdev, tx_i.dropped.dma_error, 1);
  2110. drop_code = TX_DMA_MAP_ERR;
  2111. goto release_desc;
  2112. }
  2113. tx_desc->dma_addr = paddr;
  2114. dp_tx_desc_history_add(soc, tx_desc->dma_addr, nbuf,
  2115. tx_desc->id, DP_TX_DESC_MAP);
  2116. dp_tx_update_mcast_param(peer_id, &htt_tcl_metadata, vdev, msdu_info);
  2117. /* Enqueue the Tx MSDU descriptor to HW for transmit */
  2118. status = soc->arch_ops.tx_hw_enqueue(soc, vdev, tx_desc,
  2119. htt_tcl_metadata,
  2120. tx_exc_metadata, msdu_info);
  2121. if (status != QDF_STATUS_SUCCESS) {
  2122. dp_tx_err_rl("Tx_hw_enqueue Fail tx_desc %pK queue %d",
  2123. tx_desc, tx_q->ring_id);
  2124. dp_tx_desc_history_add(soc, tx_desc->dma_addr, nbuf,
  2125. tx_desc->id, DP_TX_DESC_UNMAP);
  2126. dp_tx_nbuf_unmap(soc, tx_desc);
  2127. drop_code = TX_HW_ENQUEUE;
  2128. goto release_desc;
  2129. }
  2130. tx_sw_drop_stats_inc(pdev, nbuf, drop_code);
  2131. return NULL;
  2132. release_desc:
  2133. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  2134. fail_return:
  2135. dp_tx_get_tid(vdev, nbuf, msdu_info);
  2136. tx_sw_drop_stats_inc(pdev, nbuf, drop_code);
  2137. tid_stats = &pdev->stats.tid_stats.
  2138. tid_tx_stats[tx_q->ring_id][tid];
  2139. tid_stats->swdrop_cnt[drop_code]++;
  2140. return nbuf;
  2141. }
  2142. /**
  2143. * dp_tdls_tx_comp_free_buff() - Free non std buffer when TDLS flag is set
  2144. * @soc: Soc handle
  2145. * @desc: software Tx descriptor to be processed
  2146. *
  2147. * Return: 0 if Success
  2148. */
  2149. #ifdef FEATURE_WLAN_TDLS
  2150. static inline int
  2151. dp_tdls_tx_comp_free_buff(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  2152. {
  2153. /* If it is TDLS mgmt, don't unmap or free the frame */
  2154. if (desc->flags & DP_TX_DESC_FLAG_TDLS_FRAME) {
  2155. dp_non_std_htt_tx_comp_free_buff(soc, desc);
  2156. return 0;
  2157. }
  2158. return 1;
  2159. }
  2160. #else
  2161. static inline int
  2162. dp_tdls_tx_comp_free_buff(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  2163. {
  2164. return 1;
  2165. }
  2166. #endif
  2167. qdf_nbuf_t dp_tx_comp_free_buf(struct dp_soc *soc, struct dp_tx_desc_s *desc,
  2168. bool delayed_free)
  2169. {
  2170. qdf_nbuf_t nbuf = desc->nbuf;
  2171. enum dp_tx_event_type type = dp_tx_get_event_type(desc->flags);
  2172. /* nbuf already freed in vdev detach path */
  2173. if (!nbuf)
  2174. return NULL;
  2175. if (!dp_tdls_tx_comp_free_buff(soc, desc))
  2176. return NULL;
  2177. /* 0 : MSDU buffer, 1 : MLE */
  2178. if (desc->msdu_ext_desc) {
  2179. /* TSO free */
  2180. if (hal_tx_ext_desc_get_tso_enable(
  2181. desc->msdu_ext_desc->vaddr)) {
  2182. dp_tx_desc_history_add(soc, desc->dma_addr, desc->nbuf,
  2183. desc->id, DP_TX_COMP_MSDU_EXT);
  2184. dp_tx_tso_seg_history_add(soc,
  2185. desc->msdu_ext_desc->tso_desc,
  2186. desc->nbuf, desc->id, type);
  2187. /* unmap eash TSO seg before free the nbuf */
  2188. dp_tx_tso_unmap_segment(soc,
  2189. desc->msdu_ext_desc->tso_desc,
  2190. desc->msdu_ext_desc->
  2191. tso_num_desc);
  2192. goto nbuf_free;
  2193. }
  2194. if (qdf_unlikely(desc->frm_type == dp_tx_frm_sg)) {
  2195. void *msdu_ext_desc = desc->msdu_ext_desc->vaddr;
  2196. qdf_dma_addr_t iova;
  2197. uint32_t frag_len;
  2198. uint32_t i;
  2199. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf,
  2200. QDF_DMA_TO_DEVICE,
  2201. qdf_nbuf_headlen(nbuf));
  2202. for (i = 1; i < DP_TX_MAX_NUM_FRAGS; i++) {
  2203. hal_tx_ext_desc_get_frag_info(msdu_ext_desc, i,
  2204. &iova,
  2205. &frag_len);
  2206. if (!iova || !frag_len)
  2207. break;
  2208. qdf_mem_unmap_page(soc->osdev, iova, frag_len,
  2209. QDF_DMA_TO_DEVICE);
  2210. }
  2211. goto nbuf_free;
  2212. }
  2213. }
  2214. /* If it's ME frame, dont unmap the cloned nbuf's */
  2215. if ((desc->flags & DP_TX_DESC_FLAG_ME) && qdf_nbuf_is_cloned(nbuf))
  2216. goto nbuf_free;
  2217. dp_tx_desc_history_add(soc, desc->dma_addr, desc->nbuf, desc->id, type);
  2218. dp_tx_unmap(soc, desc);
  2219. if (desc->flags & DP_TX_DESC_FLAG_MESH_MODE)
  2220. return dp_mesh_tx_comp_free_buff(soc, desc, delayed_free);
  2221. if (dp_tx_traffic_end_indication_enq_ind_pkt(soc, desc, nbuf))
  2222. return NULL;
  2223. nbuf_free:
  2224. if (delayed_free)
  2225. return nbuf;
  2226. qdf_nbuf_free(nbuf);
  2227. return NULL;
  2228. }
  2229. /**
  2230. * dp_tx_sg_unmap_buf() - Unmap scatter gather fragments
  2231. * @soc: DP soc handle
  2232. * @nbuf: skb
  2233. * @msdu_info: MSDU info
  2234. *
  2235. * Return: None
  2236. */
  2237. static inline void
  2238. dp_tx_sg_unmap_buf(struct dp_soc *soc, qdf_nbuf_t nbuf,
  2239. struct dp_tx_msdu_info_s *msdu_info)
  2240. {
  2241. uint32_t cur_idx;
  2242. struct dp_tx_seg_info_s *seg = msdu_info->u.sg_info.curr_seg;
  2243. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf, QDF_DMA_TO_DEVICE,
  2244. qdf_nbuf_headlen(nbuf));
  2245. for (cur_idx = 1; cur_idx < seg->frag_cnt; cur_idx++)
  2246. qdf_mem_unmap_page(soc->osdev, (qdf_dma_addr_t)
  2247. (seg->frags[cur_idx].paddr_lo | ((uint64_t)
  2248. seg->frags[cur_idx].paddr_hi) << 32),
  2249. seg->frags[cur_idx].len,
  2250. QDF_DMA_TO_DEVICE);
  2251. }
  2252. #if QDF_LOCK_STATS
  2253. noinline
  2254. #else
  2255. #endif
  2256. qdf_nbuf_t dp_tx_send_msdu_multiple(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  2257. struct dp_tx_msdu_info_s *msdu_info)
  2258. {
  2259. uint32_t i;
  2260. struct dp_pdev *pdev = vdev->pdev;
  2261. struct dp_soc *soc = pdev->soc;
  2262. struct dp_tx_desc_s *tx_desc;
  2263. bool is_cce_classified = false;
  2264. QDF_STATUS status;
  2265. uint16_t htt_tcl_metadata = 0;
  2266. struct dp_tx_queue *tx_q = &msdu_info->tx_queue;
  2267. struct cdp_tid_tx_stats *tid_stats = NULL;
  2268. uint8_t prep_desc_fail = 0, hw_enq_fail = 0;
  2269. if (msdu_info->frm_type == dp_tx_frm_me)
  2270. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  2271. i = 0;
  2272. /* Print statement to track i and num_seg */
  2273. /*
  2274. * For each segment (maps to 1 MSDU) , prepare software and hardware
  2275. * descriptors using information in msdu_info
  2276. */
  2277. while (i < msdu_info->num_seg) {
  2278. /*
  2279. * Setup Tx descriptor for an MSDU, and MSDU extension
  2280. * descriptor
  2281. */
  2282. tx_desc = dp_tx_prepare_desc(vdev, nbuf, msdu_info,
  2283. tx_q->desc_pool_id);
  2284. if (!tx_desc) {
  2285. if (msdu_info->frm_type == dp_tx_frm_me) {
  2286. prep_desc_fail++;
  2287. dp_tx_me_free_buf(pdev,
  2288. (void *)(msdu_info->u.sg_info
  2289. .curr_seg->frags[0].vaddr));
  2290. if (prep_desc_fail == msdu_info->num_seg) {
  2291. /*
  2292. * Unmap is needed only if descriptor
  2293. * preparation failed for all segments.
  2294. */
  2295. qdf_nbuf_unmap(soc->osdev,
  2296. msdu_info->u.sg_info.
  2297. curr_seg->nbuf,
  2298. QDF_DMA_TO_DEVICE);
  2299. }
  2300. /*
  2301. * Free the nbuf for the current segment
  2302. * and make it point to the next in the list.
  2303. * For me, there are as many segments as there
  2304. * are no of clients.
  2305. */
  2306. qdf_nbuf_free(msdu_info->u.sg_info
  2307. .curr_seg->nbuf);
  2308. if (msdu_info->u.sg_info.curr_seg->next) {
  2309. msdu_info->u.sg_info.curr_seg =
  2310. msdu_info->u.sg_info
  2311. .curr_seg->next;
  2312. nbuf = msdu_info->u.sg_info
  2313. .curr_seg->nbuf;
  2314. }
  2315. i++;
  2316. continue;
  2317. }
  2318. if (msdu_info->frm_type == dp_tx_frm_tso) {
  2319. dp_tx_tso_seg_history_add(
  2320. soc,
  2321. msdu_info->u.tso_info.curr_seg,
  2322. nbuf, 0, DP_TX_DESC_UNMAP);
  2323. dp_tx_tso_unmap_segment(soc,
  2324. msdu_info->u.tso_info.
  2325. curr_seg,
  2326. msdu_info->u.tso_info.
  2327. tso_num_seg_list);
  2328. if (msdu_info->u.tso_info.curr_seg->next) {
  2329. msdu_info->u.tso_info.curr_seg =
  2330. msdu_info->u.tso_info.curr_seg->next;
  2331. i++;
  2332. continue;
  2333. }
  2334. }
  2335. if (msdu_info->frm_type == dp_tx_frm_sg)
  2336. dp_tx_sg_unmap_buf(soc, nbuf, msdu_info);
  2337. goto done;
  2338. }
  2339. if (msdu_info->frm_type == dp_tx_frm_me) {
  2340. tx_desc->msdu_ext_desc->me_buffer =
  2341. (struct dp_tx_me_buf_t *)msdu_info->
  2342. u.sg_info.curr_seg->frags[0].vaddr;
  2343. tx_desc->flags |= DP_TX_DESC_FLAG_ME;
  2344. }
  2345. if (is_cce_classified)
  2346. tx_desc->flags |= DP_TX_DESC_FLAG_TO_FW;
  2347. htt_tcl_metadata = vdev->htt_tcl_metadata;
  2348. if (msdu_info->exception_fw) {
  2349. DP_TX_TCL_METADATA_VALID_HTT_SET(htt_tcl_metadata, 1);
  2350. }
  2351. dp_tx_is_hp_update_required(i, msdu_info);
  2352. /*
  2353. * For frames with multiple segments (TSO, ME), jump to next
  2354. * segment.
  2355. */
  2356. if (msdu_info->frm_type == dp_tx_frm_tso) {
  2357. if (msdu_info->u.tso_info.curr_seg->next) {
  2358. msdu_info->u.tso_info.curr_seg =
  2359. msdu_info->u.tso_info.curr_seg->next;
  2360. /*
  2361. * If this is a jumbo nbuf, then increment the
  2362. * number of nbuf users for each additional
  2363. * segment of the msdu. This will ensure that
  2364. * the skb is freed only after receiving tx
  2365. * completion for all segments of an nbuf
  2366. */
  2367. qdf_nbuf_inc_users(nbuf);
  2368. /* Check with MCL if this is needed */
  2369. /* nbuf = msdu_info->u.tso_info.curr_seg->nbuf;
  2370. */
  2371. }
  2372. }
  2373. dp_tx_update_mcast_param(DP_INVALID_PEER,
  2374. &htt_tcl_metadata,
  2375. vdev,
  2376. msdu_info);
  2377. /*
  2378. * Enqueue the Tx MSDU descriptor to HW for transmit
  2379. */
  2380. status = soc->arch_ops.tx_hw_enqueue(soc, vdev, tx_desc,
  2381. htt_tcl_metadata,
  2382. NULL, msdu_info);
  2383. dp_tx_check_and_flush_hp(soc, status, msdu_info);
  2384. if (status != QDF_STATUS_SUCCESS) {
  2385. dp_info_rl("Tx_hw_enqueue Fail tx_desc %pK queue %d",
  2386. tx_desc, tx_q->ring_id);
  2387. dp_tx_get_tid(vdev, nbuf, msdu_info);
  2388. tid_stats = &pdev->stats.tid_stats.
  2389. tid_tx_stats[tx_q->ring_id][msdu_info->tid];
  2390. tid_stats->swdrop_cnt[TX_HW_ENQUEUE]++;
  2391. if (msdu_info->frm_type == dp_tx_frm_me) {
  2392. hw_enq_fail++;
  2393. if (hw_enq_fail == msdu_info->num_seg) {
  2394. /*
  2395. * Unmap is needed only if enqueue
  2396. * failed for all segments.
  2397. */
  2398. qdf_nbuf_unmap(soc->osdev,
  2399. msdu_info->u.sg_info.
  2400. curr_seg->nbuf,
  2401. QDF_DMA_TO_DEVICE);
  2402. }
  2403. /*
  2404. * Free the nbuf for the current segment
  2405. * and make it point to the next in the list.
  2406. * For me, there are as many segments as there
  2407. * are no of clients.
  2408. */
  2409. qdf_nbuf_free(msdu_info->u.sg_info
  2410. .curr_seg->nbuf);
  2411. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  2412. if (msdu_info->u.sg_info.curr_seg->next) {
  2413. msdu_info->u.sg_info.curr_seg =
  2414. msdu_info->u.sg_info
  2415. .curr_seg->next;
  2416. nbuf = msdu_info->u.sg_info
  2417. .curr_seg->nbuf;
  2418. } else
  2419. break;
  2420. i++;
  2421. continue;
  2422. }
  2423. /*
  2424. * For TSO frames, the nbuf users increment done for
  2425. * the current segment has to be reverted, since the
  2426. * hw enqueue for this segment failed
  2427. */
  2428. if (msdu_info->frm_type == dp_tx_frm_tso &&
  2429. msdu_info->u.tso_info.curr_seg) {
  2430. /*
  2431. * unmap and free current,
  2432. * retransmit remaining segments
  2433. */
  2434. dp_tx_comp_free_buf(soc, tx_desc, false);
  2435. i++;
  2436. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  2437. continue;
  2438. }
  2439. if (msdu_info->frm_type == dp_tx_frm_sg)
  2440. dp_tx_sg_unmap_buf(soc, nbuf, msdu_info);
  2441. dp_tx_desc_release(tx_desc, tx_q->desc_pool_id);
  2442. goto done;
  2443. }
  2444. /*
  2445. * TODO
  2446. * if tso_info structure can be modified to have curr_seg
  2447. * as first element, following 2 blocks of code (for TSO and SG)
  2448. * can be combined into 1
  2449. */
  2450. /*
  2451. * For Multicast-Unicast converted packets,
  2452. * each converted frame (for a client) is represented as
  2453. * 1 segment
  2454. */
  2455. if ((msdu_info->frm_type == dp_tx_frm_sg) ||
  2456. (msdu_info->frm_type == dp_tx_frm_me)) {
  2457. if (msdu_info->u.sg_info.curr_seg->next) {
  2458. msdu_info->u.sg_info.curr_seg =
  2459. msdu_info->u.sg_info.curr_seg->next;
  2460. nbuf = msdu_info->u.sg_info.curr_seg->nbuf;
  2461. } else
  2462. break;
  2463. }
  2464. i++;
  2465. }
  2466. nbuf = NULL;
  2467. done:
  2468. return nbuf;
  2469. }
  2470. /**
  2471. * dp_tx_prepare_sg()- Extract SG info from NBUF and prepare msdu_info
  2472. * for SG frames
  2473. * @vdev: DP vdev handle
  2474. * @nbuf: skb
  2475. * @seg_info: Pointer to Segment info Descriptor to be prepared
  2476. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  2477. *
  2478. * Return: NULL on success,
  2479. * nbuf when it fails to send
  2480. */
  2481. static qdf_nbuf_t dp_tx_prepare_sg(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  2482. struct dp_tx_seg_info_s *seg_info, struct dp_tx_msdu_info_s *msdu_info)
  2483. {
  2484. uint32_t cur_frag, nr_frags, i;
  2485. qdf_dma_addr_t paddr;
  2486. struct dp_tx_sg_info_s *sg_info;
  2487. sg_info = &msdu_info->u.sg_info;
  2488. nr_frags = qdf_nbuf_get_nr_frags(nbuf);
  2489. if (QDF_STATUS_SUCCESS !=
  2490. qdf_nbuf_map_nbytes_single(vdev->osdev, nbuf,
  2491. QDF_DMA_TO_DEVICE,
  2492. qdf_nbuf_headlen(nbuf))) {
  2493. dp_tx_err("dma map error");
  2494. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  2495. qdf_nbuf_free(nbuf);
  2496. return NULL;
  2497. }
  2498. paddr = qdf_nbuf_mapped_paddr_get(nbuf);
  2499. seg_info->frags[0].paddr_lo = paddr;
  2500. seg_info->frags[0].paddr_hi = ((uint64_t) paddr) >> 32;
  2501. seg_info->frags[0].len = qdf_nbuf_headlen(nbuf);
  2502. seg_info->frags[0].vaddr = (void *) nbuf;
  2503. for (cur_frag = 0; cur_frag < nr_frags; cur_frag++) {
  2504. if (QDF_STATUS_SUCCESS != qdf_nbuf_frag_map(vdev->osdev,
  2505. nbuf, 0,
  2506. QDF_DMA_TO_DEVICE,
  2507. cur_frag)) {
  2508. dp_tx_err("frag dma map error");
  2509. DP_STATS_INC(vdev, tx_i.sg.dma_map_error, 1);
  2510. goto map_err;
  2511. }
  2512. paddr = qdf_nbuf_get_tx_frag_paddr(nbuf);
  2513. seg_info->frags[cur_frag + 1].paddr_lo = paddr;
  2514. seg_info->frags[cur_frag + 1].paddr_hi =
  2515. ((uint64_t) paddr) >> 32;
  2516. seg_info->frags[cur_frag + 1].len =
  2517. qdf_nbuf_get_frag_size(nbuf, cur_frag);
  2518. }
  2519. seg_info->frag_cnt = (cur_frag + 1);
  2520. seg_info->total_len = qdf_nbuf_len(nbuf);
  2521. seg_info->next = NULL;
  2522. sg_info->curr_seg = seg_info;
  2523. msdu_info->frm_type = dp_tx_frm_sg;
  2524. msdu_info->num_seg = 1;
  2525. return nbuf;
  2526. map_err:
  2527. /* restore paddr into nbuf before calling unmap */
  2528. qdf_nbuf_mapped_paddr_set(nbuf,
  2529. (qdf_dma_addr_t)(seg_info->frags[0].paddr_lo |
  2530. ((uint64_t)
  2531. seg_info->frags[0].paddr_hi) << 32));
  2532. qdf_nbuf_unmap_nbytes_single(vdev->osdev, nbuf,
  2533. QDF_DMA_TO_DEVICE,
  2534. seg_info->frags[0].len);
  2535. for (i = 1; i <= cur_frag; i++) {
  2536. qdf_mem_unmap_page(vdev->osdev, (qdf_dma_addr_t)
  2537. (seg_info->frags[i].paddr_lo | ((uint64_t)
  2538. seg_info->frags[i].paddr_hi) << 32),
  2539. seg_info->frags[i].len,
  2540. QDF_DMA_TO_DEVICE);
  2541. }
  2542. qdf_nbuf_free(nbuf);
  2543. return NULL;
  2544. }
  2545. /**
  2546. * dp_tx_add_tx_sniffer_meta_data()- Add tx_sniffer meta hdr info
  2547. * @vdev: DP vdev handle
  2548. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  2549. * @ppdu_cookie: PPDU cookie that should be replayed in the ppdu completions
  2550. *
  2551. * Return: NULL on failure,
  2552. * nbuf when extracted successfully
  2553. */
  2554. static
  2555. void dp_tx_add_tx_sniffer_meta_data(struct dp_vdev *vdev,
  2556. struct dp_tx_msdu_info_s *msdu_info,
  2557. uint16_t ppdu_cookie)
  2558. {
  2559. struct htt_tx_msdu_desc_ext2_t *meta_data =
  2560. (struct htt_tx_msdu_desc_ext2_t *)&msdu_info->meta_data[0];
  2561. qdf_mem_zero(meta_data, sizeof(struct htt_tx_msdu_desc_ext2_t));
  2562. HTT_TX_MSDU_EXT2_DESC_FLAG_SEND_AS_STANDALONE_SET
  2563. (msdu_info->meta_data[5], 1);
  2564. HTT_TX_MSDU_EXT2_DESC_FLAG_HOST_OPAQUE_VALID_SET
  2565. (msdu_info->meta_data[5], 1);
  2566. HTT_TX_MSDU_EXT2_DESC_HOST_OPAQUE_COOKIE_SET
  2567. (msdu_info->meta_data[6], ppdu_cookie);
  2568. msdu_info->exception_fw = 1;
  2569. msdu_info->is_tx_sniffer = 1;
  2570. }
  2571. #ifdef MESH_MODE_SUPPORT
  2572. /**
  2573. * dp_tx_extract_mesh_meta_data()- Extract mesh meta hdr info from nbuf
  2574. * and prepare msdu_info for mesh frames.
  2575. * @vdev: DP vdev handle
  2576. * @nbuf: skb
  2577. * @msdu_info: MSDU info to be setup in MSDU descriptor and MSDU extension desc.
  2578. *
  2579. * Return: NULL on failure,
  2580. * nbuf when extracted successfully
  2581. */
  2582. static
  2583. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  2584. struct dp_tx_msdu_info_s *msdu_info)
  2585. {
  2586. struct meta_hdr_s *mhdr;
  2587. struct htt_tx_msdu_desc_ext2_t *meta_data =
  2588. (struct htt_tx_msdu_desc_ext2_t *)&msdu_info->meta_data[0];
  2589. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  2590. if (CB_FTYPE_MESH_TX_INFO != qdf_nbuf_get_tx_ftype(nbuf)) {
  2591. msdu_info->exception_fw = 0;
  2592. goto remove_meta_hdr;
  2593. }
  2594. msdu_info->exception_fw = 1;
  2595. qdf_mem_zero(meta_data, sizeof(struct htt_tx_msdu_desc_ext2_t));
  2596. meta_data->host_tx_desc_pool = 1;
  2597. meta_data->update_peer_cache = 1;
  2598. meta_data->learning_frame = 1;
  2599. if (!(mhdr->flags & METAHDR_FLAG_AUTO_RATE)) {
  2600. meta_data->power = mhdr->power;
  2601. meta_data->mcs_mask = 1 << mhdr->rate_info[0].mcs;
  2602. meta_data->nss_mask = 1 << mhdr->rate_info[0].nss;
  2603. meta_data->pream_type = mhdr->rate_info[0].preamble_type;
  2604. meta_data->retry_limit = mhdr->rate_info[0].max_tries;
  2605. meta_data->dyn_bw = 1;
  2606. meta_data->valid_pwr = 1;
  2607. meta_data->valid_mcs_mask = 1;
  2608. meta_data->valid_nss_mask = 1;
  2609. meta_data->valid_preamble_type = 1;
  2610. meta_data->valid_retries = 1;
  2611. meta_data->valid_bw_info = 1;
  2612. }
  2613. if (mhdr->flags & METAHDR_FLAG_NOENCRYPT) {
  2614. meta_data->encrypt_type = 0;
  2615. meta_data->valid_encrypt_type = 1;
  2616. meta_data->learning_frame = 0;
  2617. }
  2618. meta_data->valid_key_flags = 1;
  2619. meta_data->key_flags = (mhdr->keyix & 0x3);
  2620. remove_meta_hdr:
  2621. if (qdf_nbuf_pull_head(nbuf, sizeof(struct meta_hdr_s)) == NULL) {
  2622. dp_tx_err("qdf_nbuf_pull_head failed");
  2623. qdf_nbuf_free(nbuf);
  2624. return NULL;
  2625. }
  2626. msdu_info->tid = qdf_nbuf_get_priority(nbuf);
  2627. dp_tx_info("Meta hdr %0x %0x %0x %0x %0x %0x"
  2628. " tid %d to_fw %d",
  2629. msdu_info->meta_data[0],
  2630. msdu_info->meta_data[1],
  2631. msdu_info->meta_data[2],
  2632. msdu_info->meta_data[3],
  2633. msdu_info->meta_data[4],
  2634. msdu_info->meta_data[5],
  2635. msdu_info->tid, msdu_info->exception_fw);
  2636. return nbuf;
  2637. }
  2638. #else
  2639. static
  2640. qdf_nbuf_t dp_tx_extract_mesh_meta_data(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  2641. struct dp_tx_msdu_info_s *msdu_info)
  2642. {
  2643. return nbuf;
  2644. }
  2645. #endif
  2646. /**
  2647. * dp_check_exc_metadata() - Checks if parameters are valid
  2648. * @tx_exc: holds all exception path parameters
  2649. *
  2650. * Return: true when all the parameters are valid else false
  2651. *
  2652. */
  2653. static bool dp_check_exc_metadata(struct cdp_tx_exception_metadata *tx_exc)
  2654. {
  2655. bool invalid_tid = (tx_exc->tid >= DP_MAX_TIDS && tx_exc->tid !=
  2656. HTT_INVALID_TID);
  2657. bool invalid_encap_type =
  2658. (tx_exc->tx_encap_type > htt_cmn_pkt_num_types &&
  2659. tx_exc->tx_encap_type != CDP_INVALID_TX_ENCAP_TYPE);
  2660. bool invalid_sec_type = (tx_exc->sec_type > cdp_num_sec_types &&
  2661. tx_exc->sec_type != CDP_INVALID_SEC_TYPE);
  2662. bool invalid_cookie = (tx_exc->is_tx_sniffer == 1 &&
  2663. tx_exc->ppdu_cookie == 0);
  2664. if (tx_exc->is_intrabss_fwd)
  2665. return true;
  2666. if (invalid_tid || invalid_encap_type || invalid_sec_type ||
  2667. invalid_cookie) {
  2668. return false;
  2669. }
  2670. return true;
  2671. }
  2672. #ifdef ATH_SUPPORT_IQUE
  2673. bool dp_tx_mcast_enhance(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  2674. {
  2675. qdf_ether_header_t *eh;
  2676. /* Mcast to Ucast Conversion*/
  2677. if (qdf_likely(!vdev->mcast_enhancement_en))
  2678. return true;
  2679. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  2680. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost) &&
  2681. !DP_FRAME_IS_BROADCAST((eh)->ether_dhost)) {
  2682. dp_verbose_debug("Mcast frm for ME %pK", vdev);
  2683. qdf_nbuf_set_next(nbuf, NULL);
  2684. DP_STATS_INC_PKT(vdev, tx_i.mcast_en.mcast_pkt, 1,
  2685. qdf_nbuf_len(nbuf));
  2686. if (dp_tx_prepare_send_me(vdev, nbuf) ==
  2687. QDF_STATUS_SUCCESS) {
  2688. return false;
  2689. }
  2690. if (qdf_unlikely(vdev->igmp_mcast_enhanc_en > 0)) {
  2691. if (dp_tx_prepare_send_igmp_me(vdev, nbuf) ==
  2692. QDF_STATUS_SUCCESS) {
  2693. return false;
  2694. }
  2695. }
  2696. }
  2697. return true;
  2698. }
  2699. #else
  2700. bool dp_tx_mcast_enhance(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  2701. {
  2702. return true;
  2703. }
  2704. #endif
  2705. #ifdef QCA_SUPPORT_WDS_EXTENDED
  2706. /**
  2707. * dp_tx_mcast_drop() - Drop mcast frame if drop_tx_mcast is set in WDS_EXT
  2708. * @vdev: vdev handle
  2709. * @nbuf: skb
  2710. *
  2711. * Return: true if frame is dropped, false otherwise
  2712. */
  2713. static inline bool dp_tx_mcast_drop(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  2714. {
  2715. /* Drop tx mcast and WDS Extended feature check */
  2716. if (qdf_unlikely((vdev->drop_tx_mcast) && (vdev->wds_ext_enabled))) {
  2717. qdf_ether_header_t *eh = (qdf_ether_header_t *)
  2718. qdf_nbuf_data(nbuf);
  2719. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  2720. DP_STATS_INC(vdev, tx_i.dropped.tx_mcast_drop, 1);
  2721. return true;
  2722. }
  2723. }
  2724. return false;
  2725. }
  2726. #else
  2727. static inline bool dp_tx_mcast_drop(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  2728. {
  2729. return false;
  2730. }
  2731. #endif
  2732. /**
  2733. * dp_tx_per_pkt_vdev_id_check() - vdev id check for frame
  2734. * @nbuf: qdf_nbuf_t
  2735. * @vdev: struct dp_vdev *
  2736. *
  2737. * Allow packet for processing only if it is for peer client which is
  2738. * connected with same vap. Drop packet if client is connected to
  2739. * different vap.
  2740. *
  2741. * Return: QDF_STATUS
  2742. */
  2743. static inline QDF_STATUS
  2744. dp_tx_per_pkt_vdev_id_check(qdf_nbuf_t nbuf, struct dp_vdev *vdev)
  2745. {
  2746. struct dp_ast_entry *dst_ast_entry = NULL;
  2747. qdf_ether_header_t *eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  2748. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost) ||
  2749. DP_FRAME_IS_BROADCAST((eh)->ether_dhost))
  2750. return QDF_STATUS_SUCCESS;
  2751. qdf_spin_lock_bh(&vdev->pdev->soc->ast_lock);
  2752. dst_ast_entry = dp_peer_ast_hash_find_by_vdevid(vdev->pdev->soc,
  2753. eh->ether_dhost,
  2754. vdev->vdev_id);
  2755. /* If there is no ast entry, return failure */
  2756. if (qdf_unlikely(!dst_ast_entry)) {
  2757. qdf_spin_unlock_bh(&vdev->pdev->soc->ast_lock);
  2758. return QDF_STATUS_E_FAILURE;
  2759. }
  2760. qdf_spin_unlock_bh(&vdev->pdev->soc->ast_lock);
  2761. return QDF_STATUS_SUCCESS;
  2762. }
  2763. /**
  2764. * dp_tx_nawds_handler() - NAWDS handler
  2765. *
  2766. * @soc: DP soc handle
  2767. * @vdev: DP vdev handle
  2768. * @msdu_info: msdu_info required to create HTT metadata
  2769. * @nbuf: skb
  2770. * @sa_peer_id:
  2771. *
  2772. * This API transfers the multicast frames with the peer id
  2773. * on NAWDS enabled peer.
  2774. *
  2775. * Return: none
  2776. */
  2777. void dp_tx_nawds_handler(struct dp_soc *soc, struct dp_vdev *vdev,
  2778. struct dp_tx_msdu_info_s *msdu_info,
  2779. qdf_nbuf_t nbuf, uint16_t sa_peer_id)
  2780. {
  2781. struct dp_peer *peer = NULL;
  2782. qdf_nbuf_t nbuf_clone = NULL;
  2783. uint16_t peer_id = DP_INVALID_PEER;
  2784. struct dp_txrx_peer *txrx_peer;
  2785. uint8_t link_id = 0;
  2786. /* This check avoids pkt forwarding which is entered
  2787. * in the ast table but still doesn't have valid peerid.
  2788. */
  2789. if (sa_peer_id == HTT_INVALID_PEER)
  2790. return;
  2791. qdf_spin_lock_bh(&vdev->peer_list_lock);
  2792. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2793. txrx_peer = dp_get_txrx_peer(peer);
  2794. if (!txrx_peer)
  2795. continue;
  2796. if (!txrx_peer->bss_peer && txrx_peer->nawds_enabled) {
  2797. peer_id = peer->peer_id;
  2798. if (!dp_peer_is_primary_link_peer(peer))
  2799. continue;
  2800. /* In the case of wds ext peer mcast traffic will be
  2801. * sent as part of VLAN interface
  2802. */
  2803. if (dp_peer_is_wds_ext_peer(txrx_peer))
  2804. continue;
  2805. /* Multicast packets needs to be
  2806. * dropped in case of intra bss forwarding
  2807. */
  2808. if (sa_peer_id == txrx_peer->peer_id) {
  2809. dp_tx_debug("multicast packet");
  2810. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2811. tx.nawds_mcast_drop,
  2812. 1, link_id);
  2813. continue;
  2814. }
  2815. nbuf_clone = qdf_nbuf_clone(nbuf);
  2816. if (!nbuf_clone) {
  2817. QDF_TRACE(QDF_MODULE_ID_DP,
  2818. QDF_TRACE_LEVEL_ERROR,
  2819. FL("nbuf clone failed"));
  2820. break;
  2821. }
  2822. nbuf_clone = dp_tx_send_msdu_single(vdev, nbuf_clone,
  2823. msdu_info, peer_id,
  2824. NULL);
  2825. if (nbuf_clone) {
  2826. dp_tx_debug("pkt send failed");
  2827. qdf_nbuf_free(nbuf_clone);
  2828. } else {
  2829. if (peer_id != DP_INVALID_PEER)
  2830. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2831. tx.nawds_mcast,
  2832. 1, qdf_nbuf_len(nbuf), link_id);
  2833. }
  2834. }
  2835. }
  2836. qdf_spin_unlock_bh(&vdev->peer_list_lock);
  2837. }
  2838. #ifdef WLAN_MCAST_MLO
  2839. static inline bool
  2840. dp_tx_check_mesh_vdev(struct dp_vdev *vdev,
  2841. struct cdp_tx_exception_metadata *tx_exc_metadata)
  2842. {
  2843. if (!tx_exc_metadata->is_mlo_mcast && qdf_unlikely(vdev->mesh_vdev))
  2844. return true;
  2845. return false;
  2846. }
  2847. #else
  2848. static inline bool
  2849. dp_tx_check_mesh_vdev(struct dp_vdev *vdev,
  2850. struct cdp_tx_exception_metadata *tx_exc_metadata)
  2851. {
  2852. if (qdf_unlikely(vdev->mesh_vdev))
  2853. return true;
  2854. return false;
  2855. }
  2856. #endif
  2857. qdf_nbuf_t
  2858. dp_tx_send_exception(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  2859. qdf_nbuf_t nbuf,
  2860. struct cdp_tx_exception_metadata *tx_exc_metadata)
  2861. {
  2862. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  2863. struct dp_tx_msdu_info_s msdu_info;
  2864. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  2865. DP_MOD_ID_TX_EXCEPTION);
  2866. if (qdf_unlikely(!vdev))
  2867. goto fail;
  2868. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  2869. if (!tx_exc_metadata)
  2870. goto fail;
  2871. msdu_info.tid = tx_exc_metadata->tid;
  2872. dp_verbose_debug("skb "QDF_MAC_ADDR_FMT,
  2873. QDF_MAC_ADDR_REF(nbuf->data));
  2874. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  2875. if (qdf_unlikely(!dp_check_exc_metadata(tx_exc_metadata))) {
  2876. dp_tx_err("Invalid parameters in exception path");
  2877. goto fail;
  2878. }
  2879. /* for peer based metadata check if peer is valid */
  2880. if (tx_exc_metadata->peer_id != CDP_INVALID_PEER) {
  2881. struct dp_peer *peer = NULL;
  2882. peer = dp_peer_get_ref_by_id(vdev->pdev->soc,
  2883. tx_exc_metadata->peer_id,
  2884. DP_MOD_ID_TX_EXCEPTION);
  2885. if (qdf_unlikely(!peer)) {
  2886. DP_STATS_INC(vdev,
  2887. tx_i.dropped.invalid_peer_id_in_exc_path,
  2888. 1);
  2889. goto fail;
  2890. }
  2891. dp_peer_unref_delete(peer, DP_MOD_ID_TX_EXCEPTION);
  2892. }
  2893. /* Basic sanity checks for unsupported packets */
  2894. /* MESH mode */
  2895. if (dp_tx_check_mesh_vdev(vdev, tx_exc_metadata)) {
  2896. dp_tx_err("Mesh mode is not supported in exception path");
  2897. goto fail;
  2898. }
  2899. /*
  2900. * Classify the frame and call corresponding
  2901. * "prepare" function which extracts the segment (TSO)
  2902. * and fragmentation information (for TSO , SG, ME, or Raw)
  2903. * into MSDU_INFO structure which is later used to fill
  2904. * SW and HW descriptors.
  2905. */
  2906. if (qdf_nbuf_is_tso(nbuf)) {
  2907. dp_verbose_debug("TSO frame %pK", vdev);
  2908. DP_STATS_INC_PKT(vdev->pdev, tso_stats.num_tso_pkts, 1,
  2909. qdf_nbuf_len(nbuf));
  2910. if (dp_tx_prepare_tso(vdev, nbuf, &msdu_info)) {
  2911. DP_STATS_INC_PKT(vdev->pdev, tso_stats.dropped_host, 1,
  2912. qdf_nbuf_len(nbuf));
  2913. goto fail;
  2914. }
  2915. DP_STATS_INC(vdev, tx_i.rcvd.num, msdu_info.num_seg - 1);
  2916. goto send_multiple;
  2917. }
  2918. /* SG */
  2919. if (qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  2920. struct dp_tx_seg_info_s seg_info = {0};
  2921. nbuf = dp_tx_prepare_sg(vdev, nbuf, &seg_info, &msdu_info);
  2922. if (!nbuf)
  2923. goto fail;
  2924. dp_verbose_debug("non-TSO SG frame %pK", vdev);
  2925. DP_STATS_INC_PKT(vdev, tx_i.sg.sg_pkt, 1,
  2926. qdf_nbuf_len(nbuf));
  2927. goto send_multiple;
  2928. }
  2929. if (qdf_likely(tx_exc_metadata->is_tx_sniffer)) {
  2930. DP_STATS_INC_PKT(vdev, tx_i.sniffer_rcvd, 1,
  2931. qdf_nbuf_len(nbuf));
  2932. dp_tx_add_tx_sniffer_meta_data(vdev, &msdu_info,
  2933. tx_exc_metadata->ppdu_cookie);
  2934. }
  2935. /*
  2936. * Get HW Queue to use for this frame.
  2937. * TCL supports upto 4 DMA rings, out of which 3 rings are
  2938. * dedicated for data and 1 for command.
  2939. * "queue_id" maps to one hardware ring.
  2940. * With each ring, we also associate a unique Tx descriptor pool
  2941. * to minimize lock contention for these resources.
  2942. */
  2943. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  2944. /*
  2945. * if the packet is mcast packet send through mlo_macst handler
  2946. * for all prnt_vdevs
  2947. */
  2948. if (soc->arch_ops.dp_tx_mlo_mcast_send) {
  2949. nbuf = soc->arch_ops.dp_tx_mlo_mcast_send(soc, vdev,
  2950. nbuf,
  2951. tx_exc_metadata);
  2952. if (!nbuf)
  2953. goto fail;
  2954. }
  2955. if (qdf_likely(tx_exc_metadata->is_intrabss_fwd)) {
  2956. if (qdf_unlikely(vdev->nawds_enabled)) {
  2957. /*
  2958. * This is a multicast packet
  2959. */
  2960. dp_tx_nawds_handler(soc, vdev, &msdu_info, nbuf,
  2961. tx_exc_metadata->peer_id);
  2962. DP_STATS_INC_PKT(vdev, tx_i.nawds_mcast,
  2963. 1, qdf_nbuf_len(nbuf));
  2964. }
  2965. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info,
  2966. DP_INVALID_PEER, NULL);
  2967. } else {
  2968. /*
  2969. * Check exception descriptors
  2970. */
  2971. if (dp_tx_exception_limit_check(vdev))
  2972. goto fail;
  2973. /* Single linear frame */
  2974. /*
  2975. * If nbuf is a simple linear frame, use send_single function to
  2976. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  2977. * SRNG. There is no need to setup a MSDU extension descriptor.
  2978. */
  2979. nbuf = dp_tx_send_msdu_single(vdev, nbuf, &msdu_info,
  2980. tx_exc_metadata->peer_id,
  2981. tx_exc_metadata);
  2982. }
  2983. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TX_EXCEPTION);
  2984. return nbuf;
  2985. send_multiple:
  2986. nbuf = dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  2987. fail:
  2988. if (vdev)
  2989. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TX_EXCEPTION);
  2990. dp_verbose_debug("pkt send failed");
  2991. return nbuf;
  2992. }
  2993. qdf_nbuf_t
  2994. dp_tx_send_exception_vdev_id_check(struct cdp_soc_t *soc_hdl,
  2995. uint8_t vdev_id, qdf_nbuf_t nbuf,
  2996. struct cdp_tx_exception_metadata *tx_exc_metadata)
  2997. {
  2998. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  2999. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  3000. DP_MOD_ID_TX_EXCEPTION);
  3001. if (qdf_unlikely(!vdev))
  3002. goto fail;
  3003. if (qdf_unlikely(dp_tx_per_pkt_vdev_id_check(nbuf, vdev)
  3004. == QDF_STATUS_E_FAILURE)) {
  3005. DP_STATS_INC(vdev, tx_i.dropped.fail_per_pkt_vdev_id_check, 1);
  3006. goto fail;
  3007. }
  3008. /* Unref count as it will again be taken inside dp_tx_exception */
  3009. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TX_EXCEPTION);
  3010. return dp_tx_send_exception(soc_hdl, vdev_id, nbuf, tx_exc_metadata);
  3011. fail:
  3012. if (vdev)
  3013. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TX_EXCEPTION);
  3014. dp_verbose_debug("pkt send failed");
  3015. return nbuf;
  3016. }
  3017. #ifdef MESH_MODE_SUPPORT
  3018. qdf_nbuf_t dp_tx_send_mesh(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  3019. qdf_nbuf_t nbuf)
  3020. {
  3021. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3022. struct meta_hdr_s *mhdr;
  3023. qdf_nbuf_t nbuf_mesh = NULL;
  3024. qdf_nbuf_t nbuf_clone = NULL;
  3025. struct dp_vdev *vdev;
  3026. uint8_t no_enc_frame = 0;
  3027. nbuf_mesh = qdf_nbuf_unshare(nbuf);
  3028. if (!nbuf_mesh) {
  3029. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3030. "qdf_nbuf_unshare failed");
  3031. return nbuf;
  3032. }
  3033. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_MESH);
  3034. if (!vdev) {
  3035. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3036. "vdev is NULL for vdev_id %d", vdev_id);
  3037. return nbuf;
  3038. }
  3039. nbuf = nbuf_mesh;
  3040. mhdr = (struct meta_hdr_s *)qdf_nbuf_data(nbuf);
  3041. if ((vdev->sec_type != cdp_sec_type_none) &&
  3042. (mhdr->flags & METAHDR_FLAG_NOENCRYPT))
  3043. no_enc_frame = 1;
  3044. if (mhdr->flags & METAHDR_FLAG_NOQOS)
  3045. qdf_nbuf_set_priority(nbuf, HTT_TX_EXT_TID_NON_QOS_MCAST_BCAST);
  3046. if ((mhdr->flags & METAHDR_FLAG_INFO_UPDATED) &&
  3047. !no_enc_frame) {
  3048. nbuf_clone = qdf_nbuf_clone(nbuf);
  3049. if (!nbuf_clone) {
  3050. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3051. "qdf_nbuf_clone failed");
  3052. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_MESH);
  3053. return nbuf;
  3054. }
  3055. qdf_nbuf_set_tx_ftype(nbuf_clone, CB_FTYPE_MESH_TX_INFO);
  3056. }
  3057. if (nbuf_clone) {
  3058. if (!dp_tx_send(soc_hdl, vdev_id, nbuf_clone)) {
  3059. DP_STATS_INC(vdev, tx_i.mesh.exception_fw, 1);
  3060. } else {
  3061. qdf_nbuf_free(nbuf_clone);
  3062. }
  3063. }
  3064. if (no_enc_frame)
  3065. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_MESH_TX_INFO);
  3066. else
  3067. qdf_nbuf_set_tx_ftype(nbuf, CB_FTYPE_INVALID);
  3068. nbuf = dp_tx_send(soc_hdl, vdev_id, nbuf);
  3069. if ((!nbuf) && no_enc_frame) {
  3070. DP_STATS_INC(vdev, tx_i.mesh.exception_fw, 1);
  3071. }
  3072. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_MESH);
  3073. return nbuf;
  3074. }
  3075. #else
  3076. qdf_nbuf_t dp_tx_send_mesh(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  3077. qdf_nbuf_t nbuf)
  3078. {
  3079. return dp_tx_send(soc_hdl, vdev_id, nbuf);
  3080. }
  3081. #endif
  3082. #ifdef QCA_DP_TX_NBUF_AND_NBUF_DATA_PREFETCH
  3083. static inline
  3084. void dp_tx_prefetch_nbuf_data(qdf_nbuf_t nbuf)
  3085. {
  3086. if (nbuf) {
  3087. qdf_prefetch(&nbuf->len);
  3088. qdf_prefetch(&nbuf->data);
  3089. }
  3090. }
  3091. #else
  3092. static inline
  3093. void dp_tx_prefetch_nbuf_data(qdf_nbuf_t nbuf)
  3094. {
  3095. }
  3096. #endif
  3097. #ifdef DP_UMAC_HW_RESET_SUPPORT
  3098. qdf_nbuf_t dp_tx_drop(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  3099. qdf_nbuf_t nbuf)
  3100. {
  3101. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3102. struct dp_vdev *vdev = NULL;
  3103. vdev = soc->vdev_id_map[vdev_id];
  3104. if (qdf_unlikely(!vdev))
  3105. return nbuf;
  3106. DP_STATS_INC(vdev, tx_i.dropped.drop_ingress, 1);
  3107. return nbuf;
  3108. }
  3109. qdf_nbuf_t dp_tx_exc_drop(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  3110. qdf_nbuf_t nbuf,
  3111. struct cdp_tx_exception_metadata *tx_exc_metadata)
  3112. {
  3113. return dp_tx_drop(soc_hdl, vdev_id, nbuf);
  3114. }
  3115. #endif
  3116. #ifdef FEATURE_DIRECT_LINK
  3117. /**
  3118. * dp_vdev_tx_mark_to_fw() - Mark to_fw bit for the tx packet
  3119. * @nbuf: skb
  3120. * @vdev: DP vdev handle
  3121. *
  3122. * Return: None
  3123. */
  3124. static inline void dp_vdev_tx_mark_to_fw(qdf_nbuf_t nbuf, struct dp_vdev *vdev)
  3125. {
  3126. if (qdf_unlikely(vdev->to_fw))
  3127. QDF_NBUF_CB_TX_PACKET_TO_FW(nbuf) = 1;
  3128. }
  3129. #else
  3130. static inline void dp_vdev_tx_mark_to_fw(qdf_nbuf_t nbuf, struct dp_vdev *vdev)
  3131. {
  3132. }
  3133. #endif
  3134. qdf_nbuf_t dp_tx_send(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  3135. qdf_nbuf_t nbuf)
  3136. {
  3137. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3138. uint16_t peer_id = HTT_INVALID_PEER;
  3139. /*
  3140. * doing a memzero is causing additional function call overhead
  3141. * so doing static stack clearing
  3142. */
  3143. struct dp_tx_msdu_info_s msdu_info = {0};
  3144. struct dp_vdev *vdev = NULL;
  3145. qdf_nbuf_t end_nbuf = NULL;
  3146. if (qdf_unlikely(vdev_id >= MAX_VDEV_CNT))
  3147. return nbuf;
  3148. /*
  3149. * dp_vdev_get_ref_by_id does does a atomic operation avoid using
  3150. * this in per packet path.
  3151. *
  3152. * As in this path vdev memory is already protected with netdev
  3153. * tx lock
  3154. */
  3155. vdev = soc->vdev_id_map[vdev_id];
  3156. if (qdf_unlikely(!vdev))
  3157. return nbuf;
  3158. dp_vdev_tx_mark_to_fw(nbuf, vdev);
  3159. /*
  3160. * Set Default Host TID value to invalid TID
  3161. * (TID override disabled)
  3162. */
  3163. msdu_info.tid = HTT_TX_EXT_TID_INVALID;
  3164. DP_STATS_INC_PKT(vdev, tx_i.rcvd, 1, qdf_nbuf_len(nbuf));
  3165. if (qdf_unlikely(vdev->mesh_vdev)) {
  3166. qdf_nbuf_t nbuf_mesh = dp_tx_extract_mesh_meta_data(vdev, nbuf,
  3167. &msdu_info);
  3168. if (!nbuf_mesh) {
  3169. dp_verbose_debug("Extracting mesh metadata failed");
  3170. return nbuf;
  3171. }
  3172. nbuf = nbuf_mesh;
  3173. }
  3174. /*
  3175. * Get HW Queue to use for this frame.
  3176. * TCL supports upto 4 DMA rings, out of which 3 rings are
  3177. * dedicated for data and 1 for command.
  3178. * "queue_id" maps to one hardware ring.
  3179. * With each ring, we also associate a unique Tx descriptor pool
  3180. * to minimize lock contention for these resources.
  3181. */
  3182. dp_tx_get_queue(vdev, nbuf, &msdu_info.tx_queue);
  3183. DP_STATS_INC(vdev, tx_i.rcvd_per_core[msdu_info.tx_queue.desc_pool_id],
  3184. 1);
  3185. /*
  3186. * TCL H/W supports 2 DSCP-TID mapping tables.
  3187. * Table 1 - Default DSCP-TID mapping table
  3188. * Table 2 - 1 DSCP-TID override table
  3189. *
  3190. * If we need a different DSCP-TID mapping for this vap,
  3191. * call tid_classify to extract DSCP/ToS from frame and
  3192. * map to a TID and store in msdu_info. This is later used
  3193. * to fill in TCL Input descriptor (per-packet TID override).
  3194. */
  3195. dp_tx_classify_tid(vdev, nbuf, &msdu_info);
  3196. /*
  3197. * Classify the frame and call corresponding
  3198. * "prepare" function which extracts the segment (TSO)
  3199. * and fragmentation information (for TSO , SG, ME, or Raw)
  3200. * into MSDU_INFO structure which is later used to fill
  3201. * SW and HW descriptors.
  3202. */
  3203. if (qdf_nbuf_is_tso(nbuf)) {
  3204. dp_verbose_debug("TSO frame %pK", vdev);
  3205. DP_STATS_INC_PKT(vdev->pdev, tso_stats.num_tso_pkts, 1,
  3206. qdf_nbuf_len(nbuf));
  3207. if (dp_tx_prepare_tso(vdev, nbuf, &msdu_info)) {
  3208. DP_STATS_INC_PKT(vdev->pdev, tso_stats.dropped_host, 1,
  3209. qdf_nbuf_len(nbuf));
  3210. return nbuf;
  3211. }
  3212. DP_STATS_INC(vdev, tx_i.rcvd.num, msdu_info.num_seg - 1);
  3213. goto send_multiple;
  3214. }
  3215. /* SG */
  3216. if (qdf_unlikely(qdf_nbuf_is_nonlinear(nbuf))) {
  3217. if (qdf_nbuf_get_nr_frags(nbuf) > DP_TX_MAX_NUM_FRAGS - 1) {
  3218. if (qdf_unlikely(qdf_nbuf_linearize(nbuf)))
  3219. return nbuf;
  3220. } else {
  3221. struct dp_tx_seg_info_s seg_info = {0};
  3222. if (qdf_unlikely(is_nbuf_frm_rmnet(nbuf, &msdu_info)))
  3223. goto send_single;
  3224. nbuf = dp_tx_prepare_sg(vdev, nbuf, &seg_info,
  3225. &msdu_info);
  3226. if (!nbuf)
  3227. return NULL;
  3228. dp_verbose_debug("non-TSO SG frame %pK", vdev);
  3229. DP_STATS_INC_PKT(vdev, tx_i.sg.sg_pkt, 1,
  3230. qdf_nbuf_len(nbuf));
  3231. goto send_multiple;
  3232. }
  3233. }
  3234. if (qdf_unlikely(!dp_tx_mcast_enhance(vdev, nbuf)))
  3235. return NULL;
  3236. if (qdf_unlikely(dp_tx_mcast_drop(vdev, nbuf)))
  3237. return nbuf;
  3238. /* RAW */
  3239. if (qdf_unlikely(vdev->tx_encap_type == htt_cmn_pkt_type_raw)) {
  3240. struct dp_tx_seg_info_s seg_info = {0};
  3241. nbuf = dp_tx_prepare_raw(vdev, nbuf, &seg_info, &msdu_info);
  3242. if (!nbuf)
  3243. return NULL;
  3244. dp_verbose_debug("Raw frame %pK", vdev);
  3245. goto send_multiple;
  3246. }
  3247. if (qdf_unlikely(vdev->nawds_enabled)) {
  3248. qdf_ether_header_t *eh = (qdf_ether_header_t *)
  3249. qdf_nbuf_data(nbuf);
  3250. if (DP_FRAME_IS_MULTICAST((eh)->ether_dhost)) {
  3251. uint16_t sa_peer_id = DP_INVALID_PEER;
  3252. if (!soc->ast_offload_support) {
  3253. struct dp_ast_entry *ast_entry = NULL;
  3254. qdf_spin_lock_bh(&soc->ast_lock);
  3255. ast_entry = dp_peer_ast_hash_find_by_pdevid
  3256. (soc,
  3257. (uint8_t *)(eh->ether_shost),
  3258. vdev->pdev->pdev_id);
  3259. if (ast_entry)
  3260. sa_peer_id = ast_entry->peer_id;
  3261. qdf_spin_unlock_bh(&soc->ast_lock);
  3262. }
  3263. dp_tx_nawds_handler(soc, vdev, &msdu_info, nbuf,
  3264. sa_peer_id);
  3265. }
  3266. peer_id = DP_INVALID_PEER;
  3267. DP_STATS_INC_PKT(vdev, tx_i.nawds_mcast,
  3268. 1, qdf_nbuf_len(nbuf));
  3269. }
  3270. send_single:
  3271. /* Single linear frame */
  3272. /*
  3273. * If nbuf is a simple linear frame, use send_single function to
  3274. * prepare direct-buffer type TCL descriptor and enqueue to TCL
  3275. * SRNG. There is no need to setup a MSDU extension descriptor.
  3276. */
  3277. dp_tx_prefetch_nbuf_data(nbuf);
  3278. nbuf = dp_tx_send_msdu_single_wrapper(vdev, nbuf, &msdu_info,
  3279. peer_id, end_nbuf);
  3280. return nbuf;
  3281. send_multiple:
  3282. nbuf = dp_tx_send_msdu_multiple(vdev, nbuf, &msdu_info);
  3283. if (qdf_unlikely(nbuf && msdu_info.frm_type == dp_tx_frm_raw))
  3284. dp_tx_raw_prepare_unset(vdev->pdev->soc, nbuf);
  3285. return nbuf;
  3286. }
  3287. qdf_nbuf_t dp_tx_send_vdev_id_check(struct cdp_soc_t *soc_hdl,
  3288. uint8_t vdev_id, qdf_nbuf_t nbuf)
  3289. {
  3290. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  3291. struct dp_vdev *vdev = NULL;
  3292. if (qdf_unlikely(vdev_id >= MAX_VDEV_CNT))
  3293. return nbuf;
  3294. /*
  3295. * dp_vdev_get_ref_by_id does does a atomic operation avoid using
  3296. * this in per packet path.
  3297. *
  3298. * As in this path vdev memory is already protected with netdev
  3299. * tx lock
  3300. */
  3301. vdev = soc->vdev_id_map[vdev_id];
  3302. if (qdf_unlikely(!vdev))
  3303. return nbuf;
  3304. if (qdf_unlikely(dp_tx_per_pkt_vdev_id_check(nbuf, vdev)
  3305. == QDF_STATUS_E_FAILURE)) {
  3306. DP_STATS_INC(vdev, tx_i.dropped.fail_per_pkt_vdev_id_check, 1);
  3307. return nbuf;
  3308. }
  3309. return dp_tx_send(soc_hdl, vdev_id, nbuf);
  3310. }
  3311. #ifdef UMAC_SUPPORT_PROXY_ARP
  3312. /**
  3313. * dp_tx_proxy_arp() - Tx proxy arp handler
  3314. * @vdev: datapath vdev handle
  3315. * @nbuf: sk buffer
  3316. *
  3317. * Return: status
  3318. */
  3319. static inline
  3320. int dp_tx_proxy_arp(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  3321. {
  3322. if (vdev->osif_proxy_arp)
  3323. return vdev->osif_proxy_arp(vdev->osif_vdev, nbuf);
  3324. /*
  3325. * when UMAC_SUPPORT_PROXY_ARP is defined, we expect
  3326. * osif_proxy_arp has a valid function pointer assigned
  3327. * to it
  3328. */
  3329. dp_tx_err("valid function pointer for osif_proxy_arp is expected!!\n");
  3330. return QDF_STATUS_NOT_INITIALIZED;
  3331. }
  3332. #else
  3333. static inline
  3334. int dp_tx_proxy_arp(struct dp_vdev *vdev, qdf_nbuf_t nbuf)
  3335. {
  3336. return QDF_STATUS_SUCCESS;
  3337. }
  3338. #endif
  3339. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  3340. !defined(CONFIG_MLO_SINGLE_DEV)
  3341. #ifdef WLAN_MCAST_MLO
  3342. static bool
  3343. dp_tx_reinject_mlo_hdl(struct dp_soc *soc, struct dp_vdev *vdev,
  3344. struct dp_tx_desc_s *tx_desc,
  3345. qdf_nbuf_t nbuf,
  3346. uint8_t reinject_reason)
  3347. {
  3348. if (reinject_reason == HTT_TX_FW2WBM_REINJECT_REASON_MLO_MCAST) {
  3349. if (soc->arch_ops.dp_tx_mcast_handler)
  3350. soc->arch_ops.dp_tx_mcast_handler(soc, vdev, nbuf);
  3351. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  3352. return true;
  3353. }
  3354. return false;
  3355. }
  3356. #else /* WLAN_MCAST_MLO */
  3357. static inline bool
  3358. dp_tx_reinject_mlo_hdl(struct dp_soc *soc, struct dp_vdev *vdev,
  3359. struct dp_tx_desc_s *tx_desc,
  3360. qdf_nbuf_t nbuf,
  3361. uint8_t reinject_reason)
  3362. {
  3363. return false;
  3364. }
  3365. #endif /* WLAN_MCAST_MLO */
  3366. #else
  3367. static inline bool
  3368. dp_tx_reinject_mlo_hdl(struct dp_soc *soc, struct dp_vdev *vdev,
  3369. struct dp_tx_desc_s *tx_desc,
  3370. qdf_nbuf_t nbuf,
  3371. uint8_t reinject_reason)
  3372. {
  3373. return false;
  3374. }
  3375. #endif
  3376. void dp_tx_reinject_handler(struct dp_soc *soc,
  3377. struct dp_vdev *vdev,
  3378. struct dp_tx_desc_s *tx_desc,
  3379. uint8_t *status,
  3380. uint8_t reinject_reason)
  3381. {
  3382. struct dp_peer *peer = NULL;
  3383. uint32_t peer_id = HTT_INVALID_PEER;
  3384. qdf_nbuf_t nbuf = tx_desc->nbuf;
  3385. qdf_nbuf_t nbuf_copy = NULL;
  3386. struct dp_tx_msdu_info_s msdu_info;
  3387. #ifdef WDS_VENDOR_EXTENSION
  3388. int is_mcast = 0, is_ucast = 0;
  3389. int num_peers_3addr = 0;
  3390. qdf_ether_header_t *eth_hdr = (qdf_ether_header_t *)(qdf_nbuf_data(nbuf));
  3391. struct ieee80211_frame_addr4 *wh = (struct ieee80211_frame_addr4 *)(qdf_nbuf_data(nbuf));
  3392. #endif
  3393. struct dp_txrx_peer *txrx_peer;
  3394. qdf_assert(vdev);
  3395. dp_tx_debug("Tx reinject path");
  3396. DP_STATS_INC_PKT(vdev, tx_i.reinject_pkts, 1,
  3397. qdf_nbuf_len(tx_desc->nbuf));
  3398. if (dp_tx_reinject_mlo_hdl(soc, vdev, tx_desc, nbuf, reinject_reason))
  3399. return;
  3400. #ifdef WDS_VENDOR_EXTENSION
  3401. if (qdf_unlikely(vdev->tx_encap_type != htt_cmn_pkt_type_raw)) {
  3402. is_mcast = (IS_MULTICAST(wh->i_addr1)) ? 1 : 0;
  3403. } else {
  3404. is_mcast = (IS_MULTICAST(eth_hdr->ether_dhost)) ? 1 : 0;
  3405. }
  3406. is_ucast = !is_mcast;
  3407. qdf_spin_lock_bh(&vdev->peer_list_lock);
  3408. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3409. txrx_peer = dp_get_txrx_peer(peer);
  3410. if (!txrx_peer || txrx_peer->bss_peer)
  3411. continue;
  3412. /* Detect wds peers that use 3-addr framing for mcast.
  3413. * if there are any, the bss_peer is used to send the
  3414. * the mcast frame using 3-addr format. all wds enabled
  3415. * peers that use 4-addr framing for mcast frames will
  3416. * be duplicated and sent as 4-addr frames below.
  3417. */
  3418. if (!txrx_peer->wds_enabled ||
  3419. !txrx_peer->wds_ecm.wds_tx_mcast_4addr) {
  3420. num_peers_3addr = 1;
  3421. break;
  3422. }
  3423. }
  3424. qdf_spin_unlock_bh(&vdev->peer_list_lock);
  3425. #endif
  3426. if (qdf_unlikely(vdev->mesh_vdev)) {
  3427. DP_TX_FREE_SINGLE_BUF(vdev->pdev->soc, tx_desc->nbuf);
  3428. } else {
  3429. qdf_spin_lock_bh(&vdev->peer_list_lock);
  3430. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3431. txrx_peer = dp_get_txrx_peer(peer);
  3432. if (!txrx_peer)
  3433. continue;
  3434. if ((txrx_peer->peer_id != HTT_INVALID_PEER) &&
  3435. #ifdef WDS_VENDOR_EXTENSION
  3436. /*
  3437. * . if 3-addr STA, then send on BSS Peer
  3438. * . if Peer WDS enabled and accept 4-addr mcast,
  3439. * send mcast on that peer only
  3440. * . if Peer WDS enabled and accept 4-addr ucast,
  3441. * send ucast on that peer only
  3442. */
  3443. ((txrx_peer->bss_peer && num_peers_3addr && is_mcast) ||
  3444. (txrx_peer->wds_enabled &&
  3445. ((is_mcast && txrx_peer->wds_ecm.wds_tx_mcast_4addr) ||
  3446. (is_ucast &&
  3447. txrx_peer->wds_ecm.wds_tx_ucast_4addr))))) {
  3448. #else
  3449. (txrx_peer->bss_peer &&
  3450. (dp_tx_proxy_arp(vdev, nbuf) == QDF_STATUS_SUCCESS))) {
  3451. #endif
  3452. peer_id = DP_INVALID_PEER;
  3453. nbuf_copy = qdf_nbuf_copy(nbuf);
  3454. if (!nbuf_copy) {
  3455. dp_tx_debug("nbuf copy failed");
  3456. break;
  3457. }
  3458. qdf_mem_zero(&msdu_info, sizeof(msdu_info));
  3459. dp_tx_get_queue(vdev, nbuf,
  3460. &msdu_info.tx_queue);
  3461. nbuf_copy = dp_tx_send_msdu_single(vdev,
  3462. nbuf_copy,
  3463. &msdu_info,
  3464. peer_id,
  3465. NULL);
  3466. if (nbuf_copy) {
  3467. dp_tx_debug("pkt send failed");
  3468. qdf_nbuf_free(nbuf_copy);
  3469. }
  3470. }
  3471. }
  3472. qdf_spin_unlock_bh(&vdev->peer_list_lock);
  3473. qdf_nbuf_unmap_nbytes_single(vdev->osdev, nbuf,
  3474. QDF_DMA_TO_DEVICE, nbuf->len);
  3475. qdf_nbuf_free(nbuf);
  3476. }
  3477. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  3478. }
  3479. void dp_tx_inspect_handler(struct dp_soc *soc,
  3480. struct dp_vdev *vdev,
  3481. struct dp_tx_desc_s *tx_desc,
  3482. uint8_t *status)
  3483. {
  3484. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3485. "%s Tx inspect path",
  3486. __func__);
  3487. DP_STATS_INC_PKT(vdev, tx_i.inspect_pkts, 1,
  3488. qdf_nbuf_len(tx_desc->nbuf));
  3489. DP_TX_FREE_SINGLE_BUF(soc, tx_desc->nbuf);
  3490. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  3491. }
  3492. #ifdef MESH_MODE_SUPPORT
  3493. /**
  3494. * dp_tx_comp_fill_tx_completion_stats() - Fill per packet Tx completion stats
  3495. * in mesh meta header
  3496. * @tx_desc: software descriptor head pointer
  3497. * @ts: pointer to tx completion stats
  3498. * Return: none
  3499. */
  3500. static
  3501. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  3502. struct hal_tx_completion_status *ts)
  3503. {
  3504. qdf_nbuf_t netbuf = tx_desc->nbuf;
  3505. if (!tx_desc->msdu_ext_desc) {
  3506. if (qdf_nbuf_pull_head(netbuf, tx_desc->pkt_offset) == NULL) {
  3507. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3508. "netbuf %pK offset %d",
  3509. netbuf, tx_desc->pkt_offset);
  3510. return;
  3511. }
  3512. }
  3513. }
  3514. #else
  3515. static
  3516. void dp_tx_comp_fill_tx_completion_stats(struct dp_tx_desc_s *tx_desc,
  3517. struct hal_tx_completion_status *ts)
  3518. {
  3519. }
  3520. #endif
  3521. #ifdef CONFIG_SAWF
  3522. static void dp_tx_update_peer_sawf_stats(struct dp_soc *soc,
  3523. struct dp_vdev *vdev,
  3524. struct dp_txrx_peer *txrx_peer,
  3525. struct dp_tx_desc_s *tx_desc,
  3526. struct hal_tx_completion_status *ts,
  3527. uint8_t tid)
  3528. {
  3529. dp_sawf_tx_compl_update_peer_stats(soc, vdev, txrx_peer, tx_desc,
  3530. ts, tid);
  3531. }
  3532. static void dp_tx_compute_delay_avg(struct cdp_delay_tx_stats *tx_delay,
  3533. uint32_t nw_delay,
  3534. uint32_t sw_delay,
  3535. uint32_t hw_delay)
  3536. {
  3537. dp_peer_tid_delay_avg(tx_delay,
  3538. nw_delay,
  3539. sw_delay,
  3540. hw_delay);
  3541. }
  3542. #else
  3543. static void dp_tx_update_peer_sawf_stats(struct dp_soc *soc,
  3544. struct dp_vdev *vdev,
  3545. struct dp_txrx_peer *txrx_peer,
  3546. struct dp_tx_desc_s *tx_desc,
  3547. struct hal_tx_completion_status *ts,
  3548. uint8_t tid)
  3549. {
  3550. }
  3551. static inline void
  3552. dp_tx_compute_delay_avg(struct cdp_delay_tx_stats *tx_delay,
  3553. uint32_t nw_delay, uint32_t sw_delay,
  3554. uint32_t hw_delay)
  3555. {
  3556. }
  3557. #endif
  3558. #ifdef QCA_PEER_EXT_STATS
  3559. #ifdef WLAN_CONFIG_TX_DELAY
  3560. static void dp_tx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  3561. struct dp_tx_desc_s *tx_desc,
  3562. struct hal_tx_completion_status *ts,
  3563. struct dp_vdev *vdev)
  3564. {
  3565. struct dp_soc *soc = vdev->pdev->soc;
  3566. struct cdp_delay_tx_stats *tx_delay = &stats->tx_delay;
  3567. int64_t timestamp_ingress, timestamp_hw_enqueue;
  3568. uint32_t sw_enqueue_delay, fwhw_transmit_delay = 0;
  3569. if (!ts->valid)
  3570. return;
  3571. timestamp_ingress = qdf_nbuf_get_timestamp_us(tx_desc->nbuf);
  3572. timestamp_hw_enqueue = qdf_ktime_to_us(tx_desc->timestamp);
  3573. sw_enqueue_delay = (uint32_t)(timestamp_hw_enqueue - timestamp_ingress);
  3574. dp_hist_update_stats(&tx_delay->tx_swq_delay, sw_enqueue_delay);
  3575. if (soc->arch_ops.dp_tx_compute_hw_delay)
  3576. if (!soc->arch_ops.dp_tx_compute_hw_delay(soc, vdev, ts,
  3577. &fwhw_transmit_delay))
  3578. dp_hist_update_stats(&tx_delay->hwtx_delay,
  3579. fwhw_transmit_delay);
  3580. dp_tx_compute_delay_avg(tx_delay, 0, sw_enqueue_delay,
  3581. fwhw_transmit_delay);
  3582. }
  3583. #else
  3584. /**
  3585. * dp_tx_compute_tid_delay() - Compute per TID delay
  3586. * @stats: Per TID delay stats
  3587. * @tx_desc: Software Tx descriptor
  3588. * @ts: Tx completion status
  3589. * @vdev: vdev
  3590. *
  3591. * Compute the software enqueue and hw enqueue delays and
  3592. * update the respective histograms
  3593. *
  3594. * Return: void
  3595. */
  3596. static void dp_tx_compute_tid_delay(struct cdp_delay_tid_stats *stats,
  3597. struct dp_tx_desc_s *tx_desc,
  3598. struct hal_tx_completion_status *ts,
  3599. struct dp_vdev *vdev)
  3600. {
  3601. struct cdp_delay_tx_stats *tx_delay = &stats->tx_delay;
  3602. int64_t current_timestamp, timestamp_ingress, timestamp_hw_enqueue;
  3603. uint32_t sw_enqueue_delay, fwhw_transmit_delay;
  3604. current_timestamp = qdf_ktime_to_ms(qdf_ktime_real_get());
  3605. timestamp_ingress = qdf_nbuf_get_timestamp(tx_desc->nbuf);
  3606. timestamp_hw_enqueue = qdf_ktime_to_ms(tx_desc->timestamp);
  3607. sw_enqueue_delay = (uint32_t)(timestamp_hw_enqueue - timestamp_ingress);
  3608. fwhw_transmit_delay = (uint32_t)(current_timestamp -
  3609. timestamp_hw_enqueue);
  3610. /*
  3611. * Update the Tx software enqueue delay and HW enque-Completion delay.
  3612. */
  3613. dp_hist_update_stats(&tx_delay->tx_swq_delay, sw_enqueue_delay);
  3614. dp_hist_update_stats(&tx_delay->hwtx_delay, fwhw_transmit_delay);
  3615. }
  3616. #endif
  3617. /**
  3618. * dp_tx_update_peer_delay_stats() - Update the peer delay stats
  3619. * @txrx_peer: DP peer context
  3620. * @tx_desc: Tx software descriptor
  3621. * @ts: Tx completion status
  3622. * @ring_id: Rx CPU context ID/CPU_ID
  3623. *
  3624. * Update the peer extended stats. These are enhanced other
  3625. * delay stats per msdu level.
  3626. *
  3627. * Return: void
  3628. */
  3629. static void dp_tx_update_peer_delay_stats(struct dp_txrx_peer *txrx_peer,
  3630. struct dp_tx_desc_s *tx_desc,
  3631. struct hal_tx_completion_status *ts,
  3632. uint8_t ring_id)
  3633. {
  3634. struct dp_pdev *pdev = txrx_peer->vdev->pdev;
  3635. struct dp_soc *soc = NULL;
  3636. struct dp_peer_delay_stats *delay_stats = NULL;
  3637. uint8_t tid;
  3638. soc = pdev->soc;
  3639. if (qdf_likely(!wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx)))
  3640. return;
  3641. if (!txrx_peer->delay_stats)
  3642. return;
  3643. tid = ts->tid;
  3644. delay_stats = txrx_peer->delay_stats;
  3645. qdf_assert(ring < CDP_MAX_TXRX_CTX);
  3646. /*
  3647. * For non-TID packets use the TID 9
  3648. */
  3649. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS))
  3650. tid = CDP_MAX_DATA_TIDS - 1;
  3651. dp_tx_compute_tid_delay(&delay_stats->delay_tid_stats[tid][ring_id],
  3652. tx_desc, ts, txrx_peer->vdev);
  3653. }
  3654. #else
  3655. static inline
  3656. void dp_tx_update_peer_delay_stats(struct dp_txrx_peer *txrx_peer,
  3657. struct dp_tx_desc_s *tx_desc,
  3658. struct hal_tx_completion_status *ts,
  3659. uint8_t ring_id)
  3660. {
  3661. }
  3662. #endif
  3663. #ifdef WLAN_PEER_JITTER
  3664. /**
  3665. * dp_tx_jitter_get_avg_jitter() - compute the average jitter
  3666. * @curr_delay: Current delay
  3667. * @prev_delay: Previous delay
  3668. * @avg_jitter: Average Jitter
  3669. * Return: Newly Computed Average Jitter
  3670. */
  3671. static uint32_t dp_tx_jitter_get_avg_jitter(uint32_t curr_delay,
  3672. uint32_t prev_delay,
  3673. uint32_t avg_jitter)
  3674. {
  3675. uint32_t curr_jitter;
  3676. int32_t jitter_diff;
  3677. curr_jitter = qdf_abs(curr_delay - prev_delay);
  3678. if (!avg_jitter)
  3679. return curr_jitter;
  3680. jitter_diff = curr_jitter - avg_jitter;
  3681. if (jitter_diff < 0)
  3682. avg_jitter = avg_jitter -
  3683. (qdf_abs(jitter_diff) >> DP_AVG_JITTER_WEIGHT_DENOM);
  3684. else
  3685. avg_jitter = avg_jitter +
  3686. (qdf_abs(jitter_diff) >> DP_AVG_JITTER_WEIGHT_DENOM);
  3687. return avg_jitter;
  3688. }
  3689. /**
  3690. * dp_tx_jitter_get_avg_delay() - compute the average delay
  3691. * @curr_delay: Current delay
  3692. * @avg_delay: Average delay
  3693. * Return: Newly Computed Average Delay
  3694. */
  3695. static uint32_t dp_tx_jitter_get_avg_delay(uint32_t curr_delay,
  3696. uint32_t avg_delay)
  3697. {
  3698. int32_t delay_diff;
  3699. if (!avg_delay)
  3700. return curr_delay;
  3701. delay_diff = curr_delay - avg_delay;
  3702. if (delay_diff < 0)
  3703. avg_delay = avg_delay - (qdf_abs(delay_diff) >>
  3704. DP_AVG_DELAY_WEIGHT_DENOM);
  3705. else
  3706. avg_delay = avg_delay + (qdf_abs(delay_diff) >>
  3707. DP_AVG_DELAY_WEIGHT_DENOM);
  3708. return avg_delay;
  3709. }
  3710. #ifdef WLAN_CONFIG_TX_DELAY
  3711. /**
  3712. * dp_tx_compute_cur_delay() - get the current delay
  3713. * @soc: soc handle
  3714. * @vdev: vdev structure for data path state
  3715. * @ts: Tx completion status
  3716. * @curr_delay: current delay
  3717. * @tx_desc: tx descriptor
  3718. * Return: void
  3719. */
  3720. static
  3721. QDF_STATUS dp_tx_compute_cur_delay(struct dp_soc *soc,
  3722. struct dp_vdev *vdev,
  3723. struct hal_tx_completion_status *ts,
  3724. uint32_t *curr_delay,
  3725. struct dp_tx_desc_s *tx_desc)
  3726. {
  3727. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  3728. if (soc->arch_ops.dp_tx_compute_hw_delay)
  3729. status = soc->arch_ops.dp_tx_compute_hw_delay(soc, vdev, ts,
  3730. curr_delay);
  3731. return status;
  3732. }
  3733. #else
  3734. static
  3735. QDF_STATUS dp_tx_compute_cur_delay(struct dp_soc *soc,
  3736. struct dp_vdev *vdev,
  3737. struct hal_tx_completion_status *ts,
  3738. uint32_t *curr_delay,
  3739. struct dp_tx_desc_s *tx_desc)
  3740. {
  3741. int64_t current_timestamp, timestamp_hw_enqueue;
  3742. current_timestamp = qdf_ktime_to_us(qdf_ktime_real_get());
  3743. timestamp_hw_enqueue = qdf_ktime_to_us(tx_desc->timestamp);
  3744. *curr_delay = (uint32_t)(current_timestamp - timestamp_hw_enqueue);
  3745. return QDF_STATUS_SUCCESS;
  3746. }
  3747. #endif
  3748. /**
  3749. * dp_tx_compute_tid_jitter() - compute per tid per ring jitter
  3750. * @jitter: per tid per ring jitter stats
  3751. * @ts: Tx completion status
  3752. * @vdev: vdev structure for data path state
  3753. * @tx_desc: tx descriptor
  3754. * Return: void
  3755. */
  3756. static void dp_tx_compute_tid_jitter(struct cdp_peer_tid_stats *jitter,
  3757. struct hal_tx_completion_status *ts,
  3758. struct dp_vdev *vdev,
  3759. struct dp_tx_desc_s *tx_desc)
  3760. {
  3761. uint32_t curr_delay, avg_delay, avg_jitter, prev_delay;
  3762. struct dp_soc *soc = vdev->pdev->soc;
  3763. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  3764. if (ts->status != HAL_TX_TQM_RR_FRAME_ACKED) {
  3765. jitter->tx_drop += 1;
  3766. return;
  3767. }
  3768. status = dp_tx_compute_cur_delay(soc, vdev, ts, &curr_delay,
  3769. tx_desc);
  3770. if (QDF_IS_STATUS_SUCCESS(status)) {
  3771. avg_delay = jitter->tx_avg_delay;
  3772. avg_jitter = jitter->tx_avg_jitter;
  3773. prev_delay = jitter->tx_prev_delay;
  3774. avg_jitter = dp_tx_jitter_get_avg_jitter(curr_delay,
  3775. prev_delay,
  3776. avg_jitter);
  3777. avg_delay = dp_tx_jitter_get_avg_delay(curr_delay, avg_delay);
  3778. jitter->tx_avg_delay = avg_delay;
  3779. jitter->tx_avg_jitter = avg_jitter;
  3780. jitter->tx_prev_delay = curr_delay;
  3781. jitter->tx_total_success += 1;
  3782. } else if (status == QDF_STATUS_E_FAILURE) {
  3783. jitter->tx_avg_err += 1;
  3784. }
  3785. }
  3786. /* dp_tx_update_peer_jitter_stats() - Update the peer jitter stats
  3787. * @txrx_peer: DP peer context
  3788. * @tx_desc: Tx software descriptor
  3789. * @ts: Tx completion status
  3790. * @ring_id: Rx CPU context ID/CPU_ID
  3791. * Return: void
  3792. */
  3793. static void dp_tx_update_peer_jitter_stats(struct dp_txrx_peer *txrx_peer,
  3794. struct dp_tx_desc_s *tx_desc,
  3795. struct hal_tx_completion_status *ts,
  3796. uint8_t ring_id)
  3797. {
  3798. struct dp_pdev *pdev = txrx_peer->vdev->pdev;
  3799. struct dp_soc *soc = pdev->soc;
  3800. struct cdp_peer_tid_stats *jitter_stats = NULL;
  3801. uint8_t tid;
  3802. struct cdp_peer_tid_stats *rx_tid = NULL;
  3803. if (qdf_likely(!wlan_cfg_is_peer_jitter_stats_enabled(soc->wlan_cfg_ctx)))
  3804. return;
  3805. tid = ts->tid;
  3806. jitter_stats = txrx_peer->jitter_stats;
  3807. qdf_assert_always(jitter_stats);
  3808. qdf_assert(ring < CDP_MAX_TXRX_CTX);
  3809. /*
  3810. * For non-TID packets use the TID 9
  3811. */
  3812. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS))
  3813. tid = CDP_MAX_DATA_TIDS - 1;
  3814. rx_tid = &jitter_stats[tid * CDP_MAX_TXRX_CTX + ring_id];
  3815. dp_tx_compute_tid_jitter(rx_tid,
  3816. ts, txrx_peer->vdev, tx_desc);
  3817. }
  3818. #else
  3819. static void dp_tx_update_peer_jitter_stats(struct dp_txrx_peer *txrx_peer,
  3820. struct dp_tx_desc_s *tx_desc,
  3821. struct hal_tx_completion_status *ts,
  3822. uint8_t ring_id)
  3823. {
  3824. }
  3825. #endif
  3826. #ifdef HW_TX_DELAY_STATS_ENABLE
  3827. /**
  3828. * dp_update_tx_delay_stats() - update the delay stats
  3829. * @vdev: vdev handle
  3830. * @delay: delay in ms or us based on the flag delay_in_us
  3831. * @tid: tid value
  3832. * @mode: type of tx delay mode
  3833. * @ring_id: ring number
  3834. * @delay_in_us: flag to indicate whether the delay is in ms or us
  3835. *
  3836. * Return: none
  3837. */
  3838. static inline
  3839. void dp_update_tx_delay_stats(struct dp_vdev *vdev, uint32_t delay, uint8_t tid,
  3840. uint8_t mode, uint8_t ring_id, bool delay_in_us)
  3841. {
  3842. struct cdp_tid_tx_stats *tstats =
  3843. &vdev->stats.tid_tx_stats[ring_id][tid];
  3844. dp_update_delay_stats(tstats, NULL, delay, tid, mode, ring_id,
  3845. delay_in_us);
  3846. }
  3847. #else
  3848. static inline
  3849. void dp_update_tx_delay_stats(struct dp_vdev *vdev, uint32_t delay, uint8_t tid,
  3850. uint8_t mode, uint8_t ring_id, bool delay_in_us)
  3851. {
  3852. struct cdp_tid_tx_stats *tstats =
  3853. &vdev->pdev->stats.tid_stats.tid_tx_stats[ring_id][tid];
  3854. dp_update_delay_stats(tstats, NULL, delay, tid, mode, ring_id,
  3855. delay_in_us);
  3856. }
  3857. #endif
  3858. void dp_tx_compute_delay(struct dp_vdev *vdev, struct dp_tx_desc_s *tx_desc,
  3859. uint8_t tid, uint8_t ring_id)
  3860. {
  3861. int64_t current_timestamp, timestamp_ingress, timestamp_hw_enqueue;
  3862. uint32_t sw_enqueue_delay, fwhw_transmit_delay, interframe_delay;
  3863. uint32_t fwhw_transmit_delay_us;
  3864. if (qdf_likely(!vdev->pdev->delay_stats_flag) &&
  3865. qdf_likely(!dp_is_vdev_tx_delay_stats_enabled(vdev)))
  3866. return;
  3867. if (dp_is_vdev_tx_delay_stats_enabled(vdev)) {
  3868. fwhw_transmit_delay_us =
  3869. qdf_ktime_to_us(qdf_ktime_real_get()) -
  3870. qdf_ktime_to_us(tx_desc->timestamp);
  3871. /*
  3872. * Delay between packet enqueued to HW and Tx completion in us
  3873. */
  3874. dp_update_tx_delay_stats(vdev, fwhw_transmit_delay_us, tid,
  3875. CDP_DELAY_STATS_FW_HW_TRANSMIT,
  3876. ring_id, true);
  3877. /*
  3878. * For MCL, only enqueue to completion delay is required
  3879. * so return if the vdev flag is enabled.
  3880. */
  3881. return;
  3882. }
  3883. current_timestamp = qdf_ktime_to_ms(qdf_ktime_real_get());
  3884. timestamp_hw_enqueue = qdf_ktime_to_ms(tx_desc->timestamp);
  3885. fwhw_transmit_delay = (uint32_t)(current_timestamp -
  3886. timestamp_hw_enqueue);
  3887. if (!timestamp_hw_enqueue)
  3888. return;
  3889. /*
  3890. * Delay between packet enqueued to HW and Tx completion in ms
  3891. */
  3892. dp_update_tx_delay_stats(vdev, fwhw_transmit_delay, tid,
  3893. CDP_DELAY_STATS_FW_HW_TRANSMIT, ring_id,
  3894. false);
  3895. timestamp_ingress = qdf_nbuf_get_timestamp(tx_desc->nbuf);
  3896. sw_enqueue_delay = (uint32_t)(timestamp_hw_enqueue - timestamp_ingress);
  3897. interframe_delay = (uint32_t)(timestamp_ingress -
  3898. vdev->prev_tx_enq_tstamp);
  3899. /*
  3900. * Delay in software enqueue
  3901. */
  3902. dp_update_tx_delay_stats(vdev, sw_enqueue_delay, tid,
  3903. CDP_DELAY_STATS_SW_ENQ, ring_id,
  3904. false);
  3905. /*
  3906. * Update interframe delay stats calculated at hardstart receive point.
  3907. * Value of vdev->prev_tx_enq_tstamp will be 0 for 1st frame, so
  3908. * interframe delay will not be calculate correctly for 1st frame.
  3909. * On the other side, this will help in avoiding extra per packet check
  3910. * of !vdev->prev_tx_enq_tstamp.
  3911. */
  3912. dp_update_tx_delay_stats(vdev, interframe_delay, tid,
  3913. CDP_DELAY_STATS_TX_INTERFRAME, ring_id,
  3914. false);
  3915. vdev->prev_tx_enq_tstamp = timestamp_ingress;
  3916. }
  3917. #ifdef DISABLE_DP_STATS
  3918. static
  3919. inline void dp_update_no_ack_stats(qdf_nbuf_t nbuf,
  3920. struct dp_txrx_peer *txrx_peer,
  3921. uint8_t link_id)
  3922. {
  3923. }
  3924. #else
  3925. static inline void
  3926. dp_update_no_ack_stats(qdf_nbuf_t nbuf, struct dp_txrx_peer *txrx_peer,
  3927. uint8_t link_id)
  3928. {
  3929. enum qdf_proto_subtype subtype = QDF_PROTO_INVALID;
  3930. DPTRACE(qdf_dp_track_noack_check(nbuf, &subtype));
  3931. if (subtype != QDF_PROTO_INVALID)
  3932. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.no_ack_count[subtype],
  3933. 1, link_id);
  3934. }
  3935. #endif
  3936. #ifndef QCA_ENHANCED_STATS_SUPPORT
  3937. #ifdef DP_PEER_EXTENDED_API
  3938. static inline uint8_t
  3939. dp_tx_get_mpdu_retry_threshold(struct dp_txrx_peer *txrx_peer)
  3940. {
  3941. return txrx_peer->mpdu_retry_threshold;
  3942. }
  3943. #else
  3944. static inline uint8_t
  3945. dp_tx_get_mpdu_retry_threshold(struct dp_txrx_peer *txrx_peer)
  3946. {
  3947. return 0;
  3948. }
  3949. #endif
  3950. /**
  3951. * dp_tx_update_peer_extd_stats()- Update Tx extended path stats for peer
  3952. *
  3953. * @ts: Tx compltion status
  3954. * @txrx_peer: datapath txrx_peer handle
  3955. * @link_id: Link id
  3956. *
  3957. * Return: void
  3958. */
  3959. static inline void
  3960. dp_tx_update_peer_extd_stats(struct hal_tx_completion_status *ts,
  3961. struct dp_txrx_peer *txrx_peer, uint8_t link_id)
  3962. {
  3963. uint8_t mcs, pkt_type, dst_mcs_idx;
  3964. uint8_t retry_threshold = dp_tx_get_mpdu_retry_threshold(txrx_peer);
  3965. mcs = ts->mcs;
  3966. pkt_type = ts->pkt_type;
  3967. /* do HW to SW pkt type conversion */
  3968. pkt_type = (pkt_type >= HAL_DOT11_MAX ? DOT11_MAX :
  3969. hal_2_dp_pkt_type_map[pkt_type]);
  3970. dst_mcs_idx = dp_get_mcs_array_index_by_pkt_type_mcs(pkt_type, mcs);
  3971. if (MCS_INVALID_ARRAY_INDEX != dst_mcs_idx)
  3972. DP_PEER_EXTD_STATS_INC(txrx_peer,
  3973. tx.pkt_type[pkt_type].mcs_count[dst_mcs_idx],
  3974. 1, link_id);
  3975. DP_PEER_EXTD_STATS_INC(txrx_peer, tx.sgi_count[ts->sgi], 1, link_id);
  3976. DP_PEER_EXTD_STATS_INC(txrx_peer, tx.bw[ts->bw], 1, link_id);
  3977. DP_PEER_EXTD_STATS_UPD(txrx_peer, tx.last_ack_rssi, ts->ack_frame_rssi,
  3978. link_id);
  3979. DP_PEER_EXTD_STATS_INC(txrx_peer,
  3980. tx.wme_ac_type[TID_TO_WME_AC(ts->tid)], 1,
  3981. link_id);
  3982. DP_PEER_EXTD_STATS_INCC(txrx_peer, tx.stbc, 1, ts->stbc, link_id);
  3983. DP_PEER_EXTD_STATS_INCC(txrx_peer, tx.ldpc, 1, ts->ldpc, link_id);
  3984. DP_PEER_EXTD_STATS_INCC(txrx_peer, tx.retries, 1, ts->transmit_cnt > 1,
  3985. link_id);
  3986. if (ts->first_msdu) {
  3987. DP_PEER_EXTD_STATS_INCC(txrx_peer, tx.retries_mpdu, 1,
  3988. ts->transmit_cnt > 1, link_id);
  3989. if (!retry_threshold)
  3990. return;
  3991. DP_PEER_EXTD_STATS_INCC(txrx_peer, tx.mpdu_success_with_retries,
  3992. qdf_do_div(ts->transmit_cnt,
  3993. retry_threshold),
  3994. ts->transmit_cnt > retry_threshold,
  3995. link_id);
  3996. }
  3997. }
  3998. #else
  3999. static inline void
  4000. dp_tx_update_peer_extd_stats(struct hal_tx_completion_status *ts,
  4001. struct dp_txrx_peer *txrx_peer, uint8_t link_id)
  4002. {
  4003. }
  4004. #endif
  4005. #ifdef WLAN_FEATURE_11BE_MLO
  4006. static inline int
  4007. dp_tx_get_link_id_from_ppdu_id(struct dp_soc *soc,
  4008. struct hal_tx_completion_status *ts,
  4009. struct dp_txrx_peer *txrx_peer,
  4010. struct dp_vdev *vdev)
  4011. {
  4012. uint8_t hw_link_id = 0;
  4013. uint32_t ppdu_id;
  4014. uint8_t link_id_offset, link_id_bits;
  4015. if (!txrx_peer->is_mld_peer || !vdev->pdev->link_peer_stats)
  4016. return 0;
  4017. link_id_offset = soc->link_id_offset;
  4018. link_id_bits = soc->link_id_bits;
  4019. ppdu_id = ts->ppdu_id;
  4020. hw_link_id = DP_GET_HW_LINK_ID_FRM_PPDU_ID(ppdu_id, link_id_offset,
  4021. link_id_bits);
  4022. return (hw_link_id + 1);
  4023. }
  4024. #else
  4025. static inline int
  4026. dp_tx_get_link_id_from_ppdu_id(struct dp_soc *soc,
  4027. struct hal_tx_completion_status *ts,
  4028. struct dp_txrx_peer *txrx_peer,
  4029. struct dp_vdev *vdev)
  4030. {
  4031. return 0;
  4032. }
  4033. #endif
  4034. /**
  4035. * dp_tx_update_peer_stats() - Update peer stats from Tx completion indications
  4036. * per wbm ring
  4037. *
  4038. * @tx_desc: software descriptor head pointer
  4039. * @ts: Tx completion status
  4040. * @txrx_peer: peer handle
  4041. * @ring_id: ring number
  4042. * @link_id: Link id
  4043. *
  4044. * Return: None
  4045. */
  4046. static inline void
  4047. dp_tx_update_peer_stats(struct dp_tx_desc_s *tx_desc,
  4048. struct hal_tx_completion_status *ts,
  4049. struct dp_txrx_peer *txrx_peer, uint8_t ring_id,
  4050. uint8_t link_id)
  4051. {
  4052. struct dp_pdev *pdev = txrx_peer->vdev->pdev;
  4053. uint8_t tid = ts->tid;
  4054. uint32_t length;
  4055. struct cdp_tid_tx_stats *tid_stats;
  4056. if (!pdev)
  4057. return;
  4058. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS))
  4059. tid = CDP_MAX_DATA_TIDS - 1;
  4060. tid_stats = &pdev->stats.tid_stats.tid_tx_stats[ring_id][tid];
  4061. if (ts->release_src != HAL_TX_COMP_RELEASE_SOURCE_TQM) {
  4062. dp_err_rl("Release source:%d is not from TQM", ts->release_src);
  4063. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.release_src_not_tqm, 1,
  4064. link_id);
  4065. return;
  4066. }
  4067. length = qdf_nbuf_len(tx_desc->nbuf);
  4068. DP_PEER_STATS_FLAT_INC_PKT(txrx_peer, comp_pkt, 1, length);
  4069. if (qdf_unlikely(pdev->delay_stats_flag) ||
  4070. qdf_unlikely(dp_is_vdev_tx_delay_stats_enabled(txrx_peer->vdev)))
  4071. dp_tx_compute_delay(txrx_peer->vdev, tx_desc, tid, ring_id);
  4072. if (ts->status < CDP_MAX_TX_TQM_STATUS) {
  4073. tid_stats->tqm_status_cnt[ts->status]++;
  4074. }
  4075. if (qdf_likely(ts->status == HAL_TX_TQM_RR_FRAME_ACKED)) {
  4076. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, tx.retry_count, 1,
  4077. ts->transmit_cnt > 1, link_id);
  4078. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, tx.multiple_retry_count,
  4079. 1, ts->transmit_cnt > 2, link_id);
  4080. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, tx.ofdma, 1, ts->ofdma,
  4081. link_id);
  4082. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, tx.amsdu_cnt, 1,
  4083. ts->msdu_part_of_amsdu, link_id);
  4084. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, tx.non_amsdu_cnt, 1,
  4085. !ts->msdu_part_of_amsdu, link_id);
  4086. txrx_peer->stats[link_id].per_pkt_stats.tx.last_tx_ts =
  4087. qdf_system_ticks();
  4088. dp_tx_update_peer_extd_stats(ts, txrx_peer, link_id);
  4089. return;
  4090. }
  4091. /*
  4092. * tx_failed is ideally supposed to be updated from HTT ppdu
  4093. * completion stats. But in IPQ807X/IPQ6018 chipsets owing to
  4094. * hw limitation there are no completions for failed cases.
  4095. * Hence updating tx_failed from data path. Please note that
  4096. * if tx_failed is fixed to be from ppdu, then this has to be
  4097. * removed
  4098. */
  4099. DP_PEER_STATS_FLAT_INC(txrx_peer, tx_failed, 1);
  4100. DP_PEER_PER_PKT_STATS_INCC(txrx_peer, tx.failed_retry_count, 1,
  4101. ts->transmit_cnt > DP_RETRY_COUNT,
  4102. link_id);
  4103. dp_update_no_ack_stats(tx_desc->nbuf, txrx_peer, link_id);
  4104. if (ts->status == HAL_TX_TQM_RR_REM_CMD_AGED) {
  4105. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.dropped.age_out, 1,
  4106. link_id);
  4107. } else if (ts->status == HAL_TX_TQM_RR_REM_CMD_REM) {
  4108. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, tx.dropped.fw_rem, 1,
  4109. length, link_id);
  4110. } else if (ts->status == HAL_TX_TQM_RR_REM_CMD_NOTX) {
  4111. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.dropped.fw_rem_notx, 1,
  4112. link_id);
  4113. } else if (ts->status == HAL_TX_TQM_RR_REM_CMD_TX) {
  4114. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.dropped.fw_rem_tx, 1,
  4115. link_id);
  4116. } else if (ts->status == HAL_TX_TQM_RR_FW_REASON1) {
  4117. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.dropped.fw_reason1, 1,
  4118. link_id);
  4119. } else if (ts->status == HAL_TX_TQM_RR_FW_REASON2) {
  4120. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.dropped.fw_reason2, 1,
  4121. link_id);
  4122. } else if (ts->status == HAL_TX_TQM_RR_FW_REASON3) {
  4123. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.dropped.fw_reason3, 1,
  4124. link_id);
  4125. } else if (ts->status == HAL_TX_TQM_RR_REM_CMD_DISABLE_QUEUE) {
  4126. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  4127. tx.dropped.fw_rem_queue_disable, 1,
  4128. link_id);
  4129. } else if (ts->status == HAL_TX_TQM_RR_REM_CMD_TILL_NONMATCHING) {
  4130. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  4131. tx.dropped.fw_rem_no_match, 1,
  4132. link_id);
  4133. } else if (ts->status == HAL_TX_TQM_RR_DROP_THRESHOLD) {
  4134. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  4135. tx.dropped.drop_threshold, 1,
  4136. link_id);
  4137. } else if (ts->status == HAL_TX_TQM_RR_LINK_DESC_UNAVAILABLE) {
  4138. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  4139. tx.dropped.drop_link_desc_na, 1,
  4140. link_id);
  4141. } else if (ts->status == HAL_TX_TQM_RR_DROP_OR_INVALID_MSDU) {
  4142. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  4143. tx.dropped.invalid_drop, 1,
  4144. link_id);
  4145. } else if (ts->status == HAL_TX_TQM_RR_MULTICAST_DROP) {
  4146. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  4147. tx.dropped.mcast_vdev_drop, 1,
  4148. link_id);
  4149. } else {
  4150. DP_PEER_PER_PKT_STATS_INC(txrx_peer, tx.dropped.invalid_rr, 1,
  4151. link_id);
  4152. }
  4153. }
  4154. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  4155. /**
  4156. * dp_tx_flow_pool_lock() - take flow pool lock
  4157. * @soc: core txrx main context
  4158. * @tx_desc: tx desc
  4159. *
  4160. * Return: None
  4161. */
  4162. static inline
  4163. void dp_tx_flow_pool_lock(struct dp_soc *soc,
  4164. struct dp_tx_desc_s *tx_desc)
  4165. {
  4166. struct dp_tx_desc_pool_s *pool;
  4167. uint8_t desc_pool_id;
  4168. desc_pool_id = tx_desc->pool_id;
  4169. pool = &soc->tx_desc[desc_pool_id];
  4170. qdf_spin_lock_bh(&pool->flow_pool_lock);
  4171. }
  4172. /**
  4173. * dp_tx_flow_pool_unlock() - release flow pool lock
  4174. * @soc: core txrx main context
  4175. * @tx_desc: tx desc
  4176. *
  4177. * Return: None
  4178. */
  4179. static inline
  4180. void dp_tx_flow_pool_unlock(struct dp_soc *soc,
  4181. struct dp_tx_desc_s *tx_desc)
  4182. {
  4183. struct dp_tx_desc_pool_s *pool;
  4184. uint8_t desc_pool_id;
  4185. desc_pool_id = tx_desc->pool_id;
  4186. pool = &soc->tx_desc[desc_pool_id];
  4187. qdf_spin_unlock_bh(&pool->flow_pool_lock);
  4188. }
  4189. #else
  4190. static inline
  4191. void dp_tx_flow_pool_lock(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc)
  4192. {
  4193. }
  4194. static inline
  4195. void dp_tx_flow_pool_unlock(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc)
  4196. {
  4197. }
  4198. #endif
  4199. /**
  4200. * dp_tx_notify_completion() - Notify tx completion for this desc
  4201. * @soc: core txrx main context
  4202. * @vdev: datapath vdev handle
  4203. * @tx_desc: tx desc
  4204. * @netbuf: buffer
  4205. * @status: tx status
  4206. *
  4207. * Return: none
  4208. */
  4209. static inline void dp_tx_notify_completion(struct dp_soc *soc,
  4210. struct dp_vdev *vdev,
  4211. struct dp_tx_desc_s *tx_desc,
  4212. qdf_nbuf_t netbuf,
  4213. uint8_t status)
  4214. {
  4215. void *osif_dev;
  4216. ol_txrx_completion_fp tx_compl_cbk = NULL;
  4217. uint16_t flag = BIT(QDF_TX_RX_STATUS_DOWNLOAD_SUCC);
  4218. qdf_assert(tx_desc);
  4219. if (!vdev ||
  4220. !vdev->osif_vdev) {
  4221. return;
  4222. }
  4223. osif_dev = vdev->osif_vdev;
  4224. tx_compl_cbk = vdev->tx_comp;
  4225. if (status == HAL_TX_TQM_RR_FRAME_ACKED)
  4226. flag |= BIT(QDF_TX_RX_STATUS_OK);
  4227. if (tx_compl_cbk)
  4228. tx_compl_cbk(netbuf, osif_dev, flag);
  4229. }
  4230. /**
  4231. * dp_tx_sojourn_stats_process() - Collect sojourn stats
  4232. * @pdev: pdev handle
  4233. * @txrx_peer: DP peer context
  4234. * @tid: tid value
  4235. * @txdesc_ts: timestamp from txdesc
  4236. * @ppdu_id: ppdu id
  4237. * @link_id: link id
  4238. *
  4239. * Return: none
  4240. */
  4241. #ifdef FEATURE_PERPKT_INFO
  4242. static inline void dp_tx_sojourn_stats_process(struct dp_pdev *pdev,
  4243. struct dp_txrx_peer *txrx_peer,
  4244. uint8_t tid,
  4245. uint64_t txdesc_ts,
  4246. uint32_t ppdu_id,
  4247. uint8_t link_id)
  4248. {
  4249. uint64_t delta_ms;
  4250. struct cdp_tx_sojourn_stats *sojourn_stats;
  4251. struct dp_peer *primary_link_peer = NULL;
  4252. struct dp_soc *link_peer_soc = NULL;
  4253. if (qdf_unlikely(!pdev->enhanced_stats_en))
  4254. return;
  4255. if (qdf_unlikely(tid == HTT_INVALID_TID ||
  4256. tid >= CDP_DATA_TID_MAX))
  4257. return;
  4258. if (qdf_unlikely(!pdev->sojourn_buf))
  4259. return;
  4260. primary_link_peer = dp_get_primary_link_peer_by_id(pdev->soc,
  4261. txrx_peer->peer_id,
  4262. DP_MOD_ID_TX_COMP);
  4263. if (qdf_unlikely(!primary_link_peer))
  4264. return;
  4265. sojourn_stats = (struct cdp_tx_sojourn_stats *)
  4266. qdf_nbuf_data(pdev->sojourn_buf);
  4267. link_peer_soc = primary_link_peer->vdev->pdev->soc;
  4268. sojourn_stats->cookie = (void *)
  4269. dp_monitor_peer_get_peerstats_ctx(link_peer_soc,
  4270. primary_link_peer);
  4271. delta_ms = qdf_ktime_to_ms(qdf_ktime_real_get()) -
  4272. txdesc_ts;
  4273. qdf_ewma_tx_lag_add(&txrx_peer->stats[link_id].per_pkt_stats.tx.avg_sojourn_msdu[tid],
  4274. delta_ms);
  4275. sojourn_stats->sum_sojourn_msdu[tid] = delta_ms;
  4276. sojourn_stats->num_msdus[tid] = 1;
  4277. sojourn_stats->avg_sojourn_msdu[tid].internal =
  4278. txrx_peer->stats[link_id].
  4279. per_pkt_stats.tx.avg_sojourn_msdu[tid].internal;
  4280. dp_wdi_event_handler(WDI_EVENT_TX_SOJOURN_STAT, pdev->soc,
  4281. pdev->sojourn_buf, HTT_INVALID_PEER,
  4282. WDI_NO_VAL, pdev->pdev_id);
  4283. sojourn_stats->sum_sojourn_msdu[tid] = 0;
  4284. sojourn_stats->num_msdus[tid] = 0;
  4285. sojourn_stats->avg_sojourn_msdu[tid].internal = 0;
  4286. dp_peer_unref_delete(primary_link_peer, DP_MOD_ID_TX_COMP);
  4287. }
  4288. #else
  4289. static inline void dp_tx_sojourn_stats_process(struct dp_pdev *pdev,
  4290. struct dp_txrx_peer *txrx_peer,
  4291. uint8_t tid,
  4292. uint64_t txdesc_ts,
  4293. uint32_t ppdu_id)
  4294. {
  4295. }
  4296. #endif
  4297. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  4298. void dp_send_completion_to_pkt_capture(struct dp_soc *soc,
  4299. struct dp_tx_desc_s *desc,
  4300. struct hal_tx_completion_status *ts)
  4301. {
  4302. dp_wdi_event_handler(WDI_EVENT_PKT_CAPTURE_TX_DATA, soc,
  4303. desc, ts->peer_id,
  4304. WDI_NO_VAL, desc->pdev->pdev_id);
  4305. }
  4306. #endif
  4307. void
  4308. dp_tx_comp_process_desc(struct dp_soc *soc,
  4309. struct dp_tx_desc_s *desc,
  4310. struct hal_tx_completion_status *ts,
  4311. struct dp_txrx_peer *txrx_peer)
  4312. {
  4313. uint64_t time_latency = 0;
  4314. uint16_t peer_id = DP_INVALID_PEER_ID;
  4315. /*
  4316. * m_copy/tx_capture modes are not supported for
  4317. * scatter gather packets
  4318. */
  4319. if (qdf_unlikely(!!desc->pdev->latency_capture_enable)) {
  4320. time_latency = (qdf_ktime_to_ms(qdf_ktime_real_get()) -
  4321. qdf_ktime_to_ms(desc->timestamp));
  4322. }
  4323. dp_send_completion_to_pkt_capture(soc, desc, ts);
  4324. if (dp_tx_pkt_tracepoints_enabled())
  4325. qdf_trace_dp_packet(desc->nbuf, QDF_TX,
  4326. desc->msdu_ext_desc ?
  4327. desc->msdu_ext_desc->tso_desc : NULL,
  4328. qdf_ktime_to_ms(desc->timestamp));
  4329. if (!(desc->msdu_ext_desc)) {
  4330. dp_tx_enh_unmap(soc, desc);
  4331. if (txrx_peer)
  4332. peer_id = txrx_peer->peer_id;
  4333. if (QDF_STATUS_SUCCESS ==
  4334. dp_monitor_tx_add_to_comp_queue(soc, desc, ts, peer_id)) {
  4335. return;
  4336. }
  4337. if (QDF_STATUS_SUCCESS ==
  4338. dp_get_completion_indication_for_stack(soc,
  4339. desc->pdev,
  4340. txrx_peer, ts,
  4341. desc->nbuf,
  4342. time_latency)) {
  4343. dp_send_completion_to_stack(soc,
  4344. desc->pdev,
  4345. ts->peer_id,
  4346. ts->ppdu_id,
  4347. desc->nbuf);
  4348. return;
  4349. }
  4350. }
  4351. desc->flags |= DP_TX_DESC_FLAG_COMPLETED_TX;
  4352. dp_tx_comp_free_buf(soc, desc, false);
  4353. }
  4354. #ifdef DISABLE_DP_STATS
  4355. /**
  4356. * dp_tx_update_connectivity_stats() - update tx connectivity stats
  4357. * @soc: core txrx main context
  4358. * @vdev: virtual device instance
  4359. * @tx_desc: tx desc
  4360. * @status: tx status
  4361. *
  4362. * Return: none
  4363. */
  4364. static inline
  4365. void dp_tx_update_connectivity_stats(struct dp_soc *soc,
  4366. struct dp_vdev *vdev,
  4367. struct dp_tx_desc_s *tx_desc,
  4368. uint8_t status)
  4369. {
  4370. }
  4371. #else
  4372. static inline
  4373. void dp_tx_update_connectivity_stats(struct dp_soc *soc,
  4374. struct dp_vdev *vdev,
  4375. struct dp_tx_desc_s *tx_desc,
  4376. uint8_t status)
  4377. {
  4378. void *osif_dev;
  4379. ol_txrx_stats_rx_fp stats_cbk;
  4380. uint8_t pkt_type;
  4381. qdf_assert(tx_desc);
  4382. if (!vdev ||
  4383. !vdev->osif_vdev ||
  4384. !vdev->stats_cb)
  4385. return;
  4386. osif_dev = vdev->osif_vdev;
  4387. stats_cbk = vdev->stats_cb;
  4388. stats_cbk(tx_desc->nbuf, osif_dev, PKT_TYPE_TX_HOST_FW_SENT, &pkt_type);
  4389. if (status == HAL_TX_TQM_RR_FRAME_ACKED)
  4390. stats_cbk(tx_desc->nbuf, osif_dev, PKT_TYPE_TX_ACK_CNT,
  4391. &pkt_type);
  4392. }
  4393. #endif
  4394. #if defined(WLAN_FEATURE_TSF_UPLINK_DELAY) || defined(WLAN_CONFIG_TX_DELAY)
  4395. /* Mask for bit29 ~ bit31 */
  4396. #define DP_TX_TS_BIT29_31_MASK 0xE0000000
  4397. /* Timestamp value (unit us) if bit29 is set */
  4398. #define DP_TX_TS_BIT29_SET_VALUE BIT(29)
  4399. /**
  4400. * dp_tx_adjust_enqueue_buffer_ts() - adjust the enqueue buffer_timestamp
  4401. * @ack_ts: OTA ack timestamp, unit us.
  4402. * @enqueue_ts: TCL enqueue TX data to TQM timestamp, unit us.
  4403. * @base_delta_ts: base timestamp delta for ack_ts and enqueue_ts
  4404. *
  4405. * this function will restore the bit29 ~ bit31 3 bits value for
  4406. * buffer_timestamp in wbm2sw ring entry, currently buffer_timestamp only
  4407. * can support 0x7FFF * 1024 us (29 bits), but if the timestamp is >
  4408. * 0x7FFF * 1024 us, bit29~ bit31 will be lost.
  4409. *
  4410. * Return: the adjusted buffer_timestamp value
  4411. */
  4412. static inline
  4413. uint32_t dp_tx_adjust_enqueue_buffer_ts(uint32_t ack_ts,
  4414. uint32_t enqueue_ts,
  4415. uint32_t base_delta_ts)
  4416. {
  4417. uint32_t ack_buffer_ts;
  4418. uint32_t ack_buffer_ts_bit29_31;
  4419. uint32_t adjusted_enqueue_ts;
  4420. /* corresponding buffer_timestamp value when receive OTA Ack */
  4421. ack_buffer_ts = ack_ts - base_delta_ts;
  4422. ack_buffer_ts_bit29_31 = ack_buffer_ts & DP_TX_TS_BIT29_31_MASK;
  4423. /* restore the bit29 ~ bit31 value */
  4424. adjusted_enqueue_ts = ack_buffer_ts_bit29_31 | enqueue_ts;
  4425. /*
  4426. * if actual enqueue_ts value occupied 29 bits only, this enqueue_ts
  4427. * value + real UL delay overflow 29 bits, then 30th bit (bit-29)
  4428. * should not be marked, otherwise extra 0x20000000 us is added to
  4429. * enqueue_ts.
  4430. */
  4431. if (qdf_unlikely(adjusted_enqueue_ts > ack_buffer_ts))
  4432. adjusted_enqueue_ts -= DP_TX_TS_BIT29_SET_VALUE;
  4433. return adjusted_enqueue_ts;
  4434. }
  4435. QDF_STATUS
  4436. dp_tx_compute_hw_delay_us(struct hal_tx_completion_status *ts,
  4437. uint32_t delta_tsf,
  4438. uint32_t *delay_us)
  4439. {
  4440. uint32_t buffer_ts;
  4441. uint32_t delay;
  4442. if (!delay_us)
  4443. return QDF_STATUS_E_INVAL;
  4444. /* Tx_rate_stats_info_valid is 0 and tsf is invalid then */
  4445. if (!ts->valid)
  4446. return QDF_STATUS_E_INVAL;
  4447. /* buffer_timestamp is in units of 1024 us and is [31:13] of
  4448. * WBM_RELEASE_RING_4. After left shift 10 bits, it's
  4449. * valid up to 29 bits.
  4450. */
  4451. buffer_ts = ts->buffer_timestamp << 10;
  4452. buffer_ts = dp_tx_adjust_enqueue_buffer_ts(ts->tsf,
  4453. buffer_ts, delta_tsf);
  4454. delay = ts->tsf - buffer_ts - delta_tsf;
  4455. if (qdf_unlikely(delay & 0x80000000)) {
  4456. dp_err_rl("delay = 0x%x (-ve)\n"
  4457. "release_src = %d\n"
  4458. "ppdu_id = 0x%x\n"
  4459. "peer_id = 0x%x\n"
  4460. "tid = 0x%x\n"
  4461. "release_reason = %d\n"
  4462. "tsf = %u (0x%x)\n"
  4463. "buffer_timestamp = %u (0x%x)\n"
  4464. "delta_tsf = %u (0x%x)\n",
  4465. delay, ts->release_src, ts->ppdu_id, ts->peer_id,
  4466. ts->tid, ts->status, ts->tsf, ts->tsf,
  4467. ts->buffer_timestamp, ts->buffer_timestamp,
  4468. delta_tsf, delta_tsf);
  4469. delay = 0;
  4470. goto end;
  4471. }
  4472. delay &= 0x1FFFFFFF; /* mask 29 BITS */
  4473. if (delay > 0x1000000) {
  4474. dp_info_rl("----------------------\n"
  4475. "Tx completion status:\n"
  4476. "----------------------\n"
  4477. "release_src = %d\n"
  4478. "ppdu_id = 0x%x\n"
  4479. "release_reason = %d\n"
  4480. "tsf = %u (0x%x)\n"
  4481. "buffer_timestamp = %u (0x%x)\n"
  4482. "delta_tsf = %u (0x%x)\n",
  4483. ts->release_src, ts->ppdu_id, ts->status,
  4484. ts->tsf, ts->tsf, ts->buffer_timestamp,
  4485. ts->buffer_timestamp, delta_tsf, delta_tsf);
  4486. return QDF_STATUS_E_FAILURE;
  4487. }
  4488. end:
  4489. *delay_us = delay;
  4490. return QDF_STATUS_SUCCESS;
  4491. }
  4492. void dp_set_delta_tsf(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  4493. uint32_t delta_tsf)
  4494. {
  4495. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  4496. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  4497. DP_MOD_ID_CDP);
  4498. if (!vdev) {
  4499. dp_err_rl("vdev %d does not exist", vdev_id);
  4500. return;
  4501. }
  4502. vdev->delta_tsf = delta_tsf;
  4503. dp_debug("vdev id %u delta_tsf %u", vdev_id, delta_tsf);
  4504. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  4505. }
  4506. #endif
  4507. #ifdef WLAN_FEATURE_TSF_UPLINK_DELAY
  4508. QDF_STATUS dp_set_tsf_ul_delay_report(struct cdp_soc_t *soc_hdl,
  4509. uint8_t vdev_id, bool enable)
  4510. {
  4511. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  4512. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  4513. DP_MOD_ID_CDP);
  4514. if (!vdev) {
  4515. dp_err_rl("vdev %d does not exist", vdev_id);
  4516. return QDF_STATUS_E_FAILURE;
  4517. }
  4518. qdf_atomic_set(&vdev->ul_delay_report, enable);
  4519. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  4520. return QDF_STATUS_SUCCESS;
  4521. }
  4522. QDF_STATUS dp_get_uplink_delay(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  4523. uint32_t *val)
  4524. {
  4525. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  4526. struct dp_vdev *vdev;
  4527. uint32_t delay_accum;
  4528. uint32_t pkts_accum;
  4529. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, DP_MOD_ID_CDP);
  4530. if (!vdev) {
  4531. dp_err_rl("vdev %d does not exist", vdev_id);
  4532. return QDF_STATUS_E_FAILURE;
  4533. }
  4534. if (!qdf_atomic_read(&vdev->ul_delay_report)) {
  4535. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  4536. return QDF_STATUS_E_FAILURE;
  4537. }
  4538. /* Average uplink delay based on current accumulated values */
  4539. delay_accum = qdf_atomic_read(&vdev->ul_delay_accum);
  4540. pkts_accum = qdf_atomic_read(&vdev->ul_pkts_accum);
  4541. *val = delay_accum / pkts_accum;
  4542. dp_debug("uplink_delay %u delay_accum %u pkts_accum %u", *val,
  4543. delay_accum, pkts_accum);
  4544. /* Reset accumulated values to 0 */
  4545. qdf_atomic_set(&vdev->ul_delay_accum, 0);
  4546. qdf_atomic_set(&vdev->ul_pkts_accum, 0);
  4547. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_CDP);
  4548. return QDF_STATUS_SUCCESS;
  4549. }
  4550. static void dp_tx_update_uplink_delay(struct dp_soc *soc, struct dp_vdev *vdev,
  4551. struct hal_tx_completion_status *ts)
  4552. {
  4553. uint32_t ul_delay;
  4554. if (qdf_unlikely(!vdev)) {
  4555. dp_info_rl("vdev is null or delete in progress");
  4556. return;
  4557. }
  4558. if (!qdf_atomic_read(&vdev->ul_delay_report))
  4559. return;
  4560. if (QDF_IS_STATUS_ERROR(dp_tx_compute_hw_delay_us(ts,
  4561. vdev->delta_tsf,
  4562. &ul_delay)))
  4563. return;
  4564. ul_delay /= 1000; /* in unit of ms */
  4565. qdf_atomic_add(ul_delay, &vdev->ul_delay_accum);
  4566. qdf_atomic_inc(&vdev->ul_pkts_accum);
  4567. }
  4568. #else /* !WLAN_FEATURE_TSF_UPLINK_DELAY */
  4569. static inline
  4570. void dp_tx_update_uplink_delay(struct dp_soc *soc, struct dp_vdev *vdev,
  4571. struct hal_tx_completion_status *ts)
  4572. {
  4573. }
  4574. #endif /* WLAN_FEATURE_TSF_UPLINK_DELAY */
  4575. void dp_tx_comp_process_tx_status(struct dp_soc *soc,
  4576. struct dp_tx_desc_s *tx_desc,
  4577. struct hal_tx_completion_status *ts,
  4578. struct dp_txrx_peer *txrx_peer,
  4579. uint8_t ring_id)
  4580. {
  4581. uint32_t length;
  4582. qdf_ether_header_t *eh;
  4583. struct dp_vdev *vdev = NULL;
  4584. qdf_nbuf_t nbuf = tx_desc->nbuf;
  4585. enum qdf_dp_tx_rx_status dp_status;
  4586. uint8_t link_id = 0;
  4587. if (!nbuf) {
  4588. dp_info_rl("invalid tx descriptor. nbuf NULL");
  4589. goto out;
  4590. }
  4591. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  4592. length = dp_tx_get_pkt_len(tx_desc);
  4593. dp_status = dp_tx_hw_to_qdf(ts->status);
  4594. DPTRACE(qdf_dp_trace_ptr(tx_desc->nbuf,
  4595. QDF_DP_TRACE_LI_DP_FREE_PACKET_PTR_RECORD,
  4596. QDF_TRACE_DEFAULT_PDEV_ID,
  4597. qdf_nbuf_data_addr(nbuf),
  4598. sizeof(qdf_nbuf_data(nbuf)),
  4599. tx_desc->id, ts->status, dp_status));
  4600. dp_tx_comp_debug("-------------------- \n"
  4601. "Tx Completion Stats: \n"
  4602. "-------------------- \n"
  4603. "ack_frame_rssi = %d \n"
  4604. "first_msdu = %d \n"
  4605. "last_msdu = %d \n"
  4606. "msdu_part_of_amsdu = %d \n"
  4607. "rate_stats valid = %d \n"
  4608. "bw = %d \n"
  4609. "pkt_type = %d \n"
  4610. "stbc = %d \n"
  4611. "ldpc = %d \n"
  4612. "sgi = %d \n"
  4613. "mcs = %d \n"
  4614. "ofdma = %d \n"
  4615. "tones_in_ru = %d \n"
  4616. "tsf = %d \n"
  4617. "ppdu_id = %d \n"
  4618. "transmit_cnt = %d \n"
  4619. "tid = %d \n"
  4620. "peer_id = %d\n"
  4621. "tx_status = %d\n",
  4622. ts->ack_frame_rssi, ts->first_msdu,
  4623. ts->last_msdu, ts->msdu_part_of_amsdu,
  4624. ts->valid, ts->bw, ts->pkt_type, ts->stbc,
  4625. ts->ldpc, ts->sgi, ts->mcs, ts->ofdma,
  4626. ts->tones_in_ru, ts->tsf, ts->ppdu_id,
  4627. ts->transmit_cnt, ts->tid, ts->peer_id,
  4628. ts->status);
  4629. /* Update SoC level stats */
  4630. DP_STATS_INCC(soc, tx.dropped_fw_removed, 1,
  4631. (ts->status == HAL_TX_TQM_RR_REM_CMD_REM));
  4632. if (!txrx_peer) {
  4633. dp_info_rl("peer is null or deletion in progress");
  4634. DP_STATS_INC_PKT(soc, tx.tx_invalid_peer, 1, length);
  4635. goto out;
  4636. }
  4637. vdev = txrx_peer->vdev;
  4638. #ifdef DP_MLO_LINK_STATS_SUPPORT
  4639. link_id = dp_tx_get_link_id_from_ppdu_id(soc, ts, txrx_peer, vdev);
  4640. if (link_id < 1 || link_id > DP_MAX_MLO_LINKS)
  4641. link_id = 0;
  4642. #endif
  4643. dp_tx_update_connectivity_stats(soc, vdev, tx_desc, ts->status);
  4644. dp_tx_update_uplink_delay(soc, vdev, ts);
  4645. /* check tx complete notification */
  4646. if (qdf_nbuf_tx_notify_comp_get(nbuf))
  4647. dp_tx_notify_completion(soc, vdev, tx_desc,
  4648. nbuf, ts->status);
  4649. /* Update per-packet stats for mesh mode */
  4650. if (qdf_unlikely(vdev->mesh_vdev) &&
  4651. !(tx_desc->flags & DP_TX_DESC_FLAG_TO_FW))
  4652. dp_tx_comp_fill_tx_completion_stats(tx_desc, ts);
  4653. /* Update peer level stats */
  4654. if (qdf_unlikely(txrx_peer->bss_peer &&
  4655. vdev->opmode == wlan_op_mode_ap)) {
  4656. if (ts->status != HAL_TX_TQM_RR_REM_CMD_REM) {
  4657. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, tx.mcast, 1,
  4658. length, link_id);
  4659. if (txrx_peer->vdev->tx_encap_type ==
  4660. htt_cmn_pkt_type_ethernet &&
  4661. QDF_IS_ADDR_BROADCAST(eh->ether_dhost)) {
  4662. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  4663. tx.bcast, 1,
  4664. length, link_id);
  4665. }
  4666. }
  4667. } else {
  4668. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, tx.ucast, 1, length,
  4669. link_id);
  4670. if (ts->status == HAL_TX_TQM_RR_FRAME_ACKED) {
  4671. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, tx.tx_success,
  4672. 1, length, link_id);
  4673. if (qdf_unlikely(txrx_peer->in_twt)) {
  4674. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  4675. tx.tx_success_twt,
  4676. 1, length,
  4677. link_id);
  4678. }
  4679. }
  4680. }
  4681. dp_tx_update_peer_stats(tx_desc, ts, txrx_peer, ring_id, link_id);
  4682. dp_tx_update_peer_delay_stats(txrx_peer, tx_desc, ts, ring_id);
  4683. dp_tx_update_peer_jitter_stats(txrx_peer, tx_desc, ts, ring_id);
  4684. dp_tx_update_peer_sawf_stats(soc, vdev, txrx_peer, tx_desc,
  4685. ts, ts->tid);
  4686. dp_tx_send_pktlog(soc, vdev->pdev, tx_desc, nbuf, dp_status);
  4687. #ifdef QCA_SUPPORT_RDK_STATS
  4688. if (soc->peerstats_enabled)
  4689. dp_tx_sojourn_stats_process(vdev->pdev, txrx_peer, ts->tid,
  4690. qdf_ktime_to_ms(tx_desc->timestamp),
  4691. ts->ppdu_id, link_id);
  4692. #endif
  4693. out:
  4694. return;
  4695. }
  4696. #if defined(QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT) && \
  4697. defined(QCA_ENHANCED_STATS_SUPPORT)
  4698. void dp_tx_update_peer_basic_stats(struct dp_txrx_peer *txrx_peer,
  4699. uint32_t length, uint8_t tx_status,
  4700. bool update)
  4701. {
  4702. if (update || (!txrx_peer->hw_txrx_stats_en)) {
  4703. DP_PEER_STATS_FLAT_INC_PKT(txrx_peer, comp_pkt, 1, length);
  4704. if (tx_status != HAL_TX_TQM_RR_FRAME_ACKED)
  4705. DP_PEER_STATS_FLAT_INC(txrx_peer, tx_failed, 1);
  4706. }
  4707. }
  4708. #elif defined(QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT)
  4709. void dp_tx_update_peer_basic_stats(struct dp_txrx_peer *txrx_peer,
  4710. uint32_t length, uint8_t tx_status,
  4711. bool update)
  4712. {
  4713. if (!txrx_peer->hw_txrx_stats_en) {
  4714. DP_PEER_STATS_FLAT_INC_PKT(txrx_peer, comp_pkt, 1, length);
  4715. if (tx_status != HAL_TX_TQM_RR_FRAME_ACKED)
  4716. DP_PEER_STATS_FLAT_INC(txrx_peer, tx_failed, 1);
  4717. }
  4718. }
  4719. #else
  4720. void dp_tx_update_peer_basic_stats(struct dp_txrx_peer *txrx_peer,
  4721. uint32_t length, uint8_t tx_status,
  4722. bool update)
  4723. {
  4724. DP_PEER_STATS_FLAT_INC_PKT(txrx_peer, comp_pkt, 1, length);
  4725. if (tx_status != HAL_TX_TQM_RR_FRAME_ACKED)
  4726. DP_PEER_STATS_FLAT_INC(txrx_peer, tx_failed, 1);
  4727. }
  4728. #endif
  4729. /**
  4730. * dp_tx_prefetch_next_nbuf_data(): Prefetch nbuf and nbuf data
  4731. * @next: descriptor of the nrxt buffer
  4732. *
  4733. * Return: none
  4734. */
  4735. #ifdef QCA_DP_RX_NBUF_AND_NBUF_DATA_PREFETCH
  4736. static inline
  4737. void dp_tx_prefetch_next_nbuf_data(struct dp_tx_desc_s *next)
  4738. {
  4739. qdf_nbuf_t nbuf = NULL;
  4740. if (next)
  4741. nbuf = next->nbuf;
  4742. if (nbuf)
  4743. qdf_prefetch(nbuf);
  4744. }
  4745. #else
  4746. static inline
  4747. void dp_tx_prefetch_next_nbuf_data(struct dp_tx_desc_s *next)
  4748. {
  4749. }
  4750. #endif
  4751. /**
  4752. * dp_tx_mcast_reinject_handler() - Tx reinjected multicast packets handler
  4753. * @soc: core txrx main context
  4754. * @desc: software descriptor
  4755. *
  4756. * Return: true when packet is reinjected
  4757. */
  4758. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  4759. defined(WLAN_MCAST_MLO) && !defined(CONFIG_MLO_SINGLE_DEV)
  4760. static inline bool
  4761. dp_tx_mcast_reinject_handler(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  4762. {
  4763. struct dp_vdev *vdev = NULL;
  4764. if (desc->tx_status == HAL_TX_TQM_RR_MULTICAST_DROP) {
  4765. if (!soc->arch_ops.dp_tx_mcast_handler ||
  4766. !soc->arch_ops.dp_tx_is_mcast_primary)
  4767. return false;
  4768. vdev = dp_vdev_get_ref_by_id(soc, desc->vdev_id,
  4769. DP_MOD_ID_REINJECT);
  4770. if (qdf_unlikely(!vdev)) {
  4771. dp_tx_comp_info_rl("Unable to get vdev ref %d",
  4772. desc->id);
  4773. return false;
  4774. }
  4775. if (!(soc->arch_ops.dp_tx_is_mcast_primary(soc, vdev))) {
  4776. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_REINJECT);
  4777. return false;
  4778. }
  4779. DP_STATS_INC_PKT(vdev, tx_i.reinject_pkts, 1,
  4780. qdf_nbuf_len(desc->nbuf));
  4781. soc->arch_ops.dp_tx_mcast_handler(soc, vdev, desc->nbuf);
  4782. dp_tx_desc_release(desc, desc->pool_id);
  4783. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_REINJECT);
  4784. return true;
  4785. }
  4786. return false;
  4787. }
  4788. #else
  4789. static inline bool
  4790. dp_tx_mcast_reinject_handler(struct dp_soc *soc, struct dp_tx_desc_s *desc)
  4791. {
  4792. return false;
  4793. }
  4794. #endif
  4795. #ifdef QCA_DP_TX_NBUF_LIST_FREE
  4796. static inline void
  4797. dp_tx_nbuf_queue_head_init(qdf_nbuf_queue_head_t *nbuf_queue_head)
  4798. {
  4799. qdf_nbuf_queue_head_init(nbuf_queue_head);
  4800. }
  4801. static inline void
  4802. dp_tx_nbuf_dev_queue_free(qdf_nbuf_queue_head_t *nbuf_queue_head,
  4803. struct dp_tx_desc_s *desc)
  4804. {
  4805. qdf_nbuf_t nbuf = NULL;
  4806. nbuf = desc->nbuf;
  4807. if (qdf_likely(desc->flags & DP_TX_DESC_FLAG_FAST))
  4808. qdf_nbuf_dev_queue_head(nbuf_queue_head, nbuf);
  4809. else
  4810. qdf_nbuf_free(nbuf);
  4811. }
  4812. static inline void
  4813. dp_tx_nbuf_dev_queue_free_no_flag(qdf_nbuf_queue_head_t *nbuf_queue_head,
  4814. qdf_nbuf_t nbuf)
  4815. {
  4816. if (!nbuf)
  4817. return;
  4818. if (nbuf->is_from_recycler)
  4819. qdf_nbuf_dev_queue_head(nbuf_queue_head, nbuf);
  4820. else
  4821. qdf_nbuf_free(nbuf);
  4822. }
  4823. static inline void
  4824. dp_tx_nbuf_dev_kfree_list(qdf_nbuf_queue_head_t *nbuf_queue_head)
  4825. {
  4826. qdf_nbuf_dev_kfree_list(nbuf_queue_head);
  4827. }
  4828. #else
  4829. static inline void
  4830. dp_tx_nbuf_queue_head_init(qdf_nbuf_queue_head_t *nbuf_queue_head)
  4831. {
  4832. }
  4833. static inline void
  4834. dp_tx_nbuf_dev_queue_free(qdf_nbuf_queue_head_t *nbuf_queue_head,
  4835. struct dp_tx_desc_s *desc)
  4836. {
  4837. qdf_nbuf_free(desc->nbuf);
  4838. }
  4839. static inline void
  4840. dp_tx_nbuf_dev_queue_free_no_flag(qdf_nbuf_queue_head_t *nbuf_queue_head,
  4841. qdf_nbuf_t nbuf)
  4842. {
  4843. qdf_nbuf_free(nbuf);
  4844. }
  4845. static inline void
  4846. dp_tx_nbuf_dev_kfree_list(qdf_nbuf_queue_head_t *nbuf_queue_head)
  4847. {
  4848. }
  4849. #endif
  4850. #ifdef WLAN_SUPPORT_PPEDS
  4851. static inline void
  4852. dp_tx_update_ppeds_tx_comp_stats(struct dp_soc *soc,
  4853. struct dp_txrx_peer *txrx_peer,
  4854. struct hal_tx_completion_status *ts,
  4855. struct dp_tx_desc_s *desc,
  4856. uint8_t ring_id)
  4857. {
  4858. uint8_t link_id = 0;
  4859. struct dp_vdev *vdev = NULL;
  4860. if (qdf_likely(txrx_peer)) {
  4861. dp_tx_update_peer_basic_stats(txrx_peer,
  4862. desc->length,
  4863. desc->tx_status,
  4864. false);
  4865. if (!(desc->flags & DP_TX_DESC_FLAG_SIMPLE)) {
  4866. hal_tx_comp_get_status(&desc->comp,
  4867. ts,
  4868. soc->hal_soc);
  4869. vdev = txrx_peer->vdev;
  4870. link_id = dp_tx_get_link_id_from_ppdu_id(soc,
  4871. ts,
  4872. txrx_peer,
  4873. vdev);
  4874. if (link_id < 1 || link_id > DP_MAX_MLO_LINKS)
  4875. link_id = 0;
  4876. dp_tx_update_peer_stats(desc, ts,
  4877. txrx_peer,
  4878. ring_id,
  4879. link_id);
  4880. }
  4881. }
  4882. }
  4883. #else
  4884. static inline void
  4885. dp_tx_update_ppeds_tx_comp_stats(struct dp_soc *soc,
  4886. struct dp_txrx_peer *txrx_peer,
  4887. struct hal_tx_completion_status *ts,
  4888. struct dp_tx_desc_s *desc,
  4889. uint8_t ring_id)
  4890. {
  4891. }
  4892. #endif
  4893. void
  4894. dp_tx_comp_process_desc_list(struct dp_soc *soc,
  4895. struct dp_tx_desc_s *comp_head, uint8_t ring_id)
  4896. {
  4897. struct dp_tx_desc_s *desc;
  4898. struct dp_tx_desc_s *next;
  4899. struct hal_tx_completion_status ts;
  4900. struct dp_txrx_peer *txrx_peer = NULL;
  4901. uint16_t peer_id = DP_INVALID_PEER;
  4902. dp_txrx_ref_handle txrx_ref_handle = NULL;
  4903. qdf_nbuf_queue_head_t h;
  4904. desc = comp_head;
  4905. dp_tx_nbuf_queue_head_init(&h);
  4906. while (desc) {
  4907. next = desc->next;
  4908. dp_tx_prefetch_next_nbuf_data(next);
  4909. if (peer_id != desc->peer_id) {
  4910. if (txrx_peer)
  4911. dp_txrx_peer_unref_delete(txrx_ref_handle,
  4912. DP_MOD_ID_TX_COMP);
  4913. peer_id = desc->peer_id;
  4914. txrx_peer =
  4915. dp_txrx_peer_get_ref_by_id(soc, peer_id,
  4916. &txrx_ref_handle,
  4917. DP_MOD_ID_TX_COMP);
  4918. }
  4919. if (dp_tx_mcast_reinject_handler(soc, desc)) {
  4920. desc = next;
  4921. continue;
  4922. }
  4923. if (desc->flags & DP_TX_DESC_FLAG_PPEDS) {
  4924. qdf_nbuf_t nbuf;
  4925. dp_tx_update_ppeds_tx_comp_stats(soc, txrx_peer, &ts,
  4926. desc, ring_id);
  4927. nbuf = dp_ppeds_tx_desc_free(soc, desc);
  4928. dp_tx_nbuf_dev_queue_free_no_flag(&h, nbuf);
  4929. desc = next;
  4930. continue;
  4931. }
  4932. if (qdf_likely(desc->flags & DP_TX_DESC_FLAG_SIMPLE)) {
  4933. struct dp_pdev *pdev = desc->pdev;
  4934. if (qdf_likely(txrx_peer))
  4935. dp_tx_update_peer_basic_stats(txrx_peer,
  4936. desc->length,
  4937. desc->tx_status,
  4938. false);
  4939. qdf_assert(pdev);
  4940. dp_tx_outstanding_dec(pdev);
  4941. /*
  4942. * Calling a QDF WRAPPER here is creating significant
  4943. * performance impact so avoided the wrapper call here
  4944. */
  4945. dp_tx_desc_history_add(soc, desc->dma_addr, desc->nbuf,
  4946. desc->id, DP_TX_COMP_UNMAP);
  4947. dp_tx_nbuf_unmap(soc, desc);
  4948. dp_tx_nbuf_dev_queue_free(&h, desc);
  4949. dp_tx_desc_free(soc, desc, desc->pool_id);
  4950. desc = next;
  4951. continue;
  4952. }
  4953. hal_tx_comp_get_status(&desc->comp, &ts, soc->hal_soc);
  4954. dp_tx_comp_process_tx_status(soc, desc, &ts, txrx_peer,
  4955. ring_id);
  4956. dp_tx_comp_process_desc(soc, desc, &ts, txrx_peer);
  4957. dp_tx_desc_release(desc, desc->pool_id);
  4958. desc = next;
  4959. }
  4960. dp_tx_nbuf_dev_kfree_list(&h);
  4961. if (txrx_peer)
  4962. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_TX_COMP);
  4963. }
  4964. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  4965. static inline
  4966. bool dp_tx_comp_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  4967. int max_reap_limit)
  4968. {
  4969. bool limit_hit = false;
  4970. limit_hit =
  4971. (num_reaped >= max_reap_limit) ? true : false;
  4972. if (limit_hit)
  4973. DP_STATS_INC(soc, tx.tx_comp_loop_pkt_limit_hit, 1);
  4974. return limit_hit;
  4975. }
  4976. static inline bool dp_tx_comp_enable_eol_data_check(struct dp_soc *soc)
  4977. {
  4978. return soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check;
  4979. }
  4980. static inline int dp_tx_comp_get_loop_pkt_limit(struct dp_soc *soc)
  4981. {
  4982. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  4983. return cfg->tx_comp_loop_pkt_limit;
  4984. }
  4985. #else
  4986. static inline
  4987. bool dp_tx_comp_loop_pkt_limit_hit(struct dp_soc *soc, int num_reaped,
  4988. int max_reap_limit)
  4989. {
  4990. return false;
  4991. }
  4992. static inline bool dp_tx_comp_enable_eol_data_check(struct dp_soc *soc)
  4993. {
  4994. return false;
  4995. }
  4996. static inline int dp_tx_comp_get_loop_pkt_limit(struct dp_soc *soc)
  4997. {
  4998. return 0;
  4999. }
  5000. #endif
  5001. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  5002. static inline int
  5003. dp_srng_test_and_update_nf_params(struct dp_soc *soc, struct dp_srng *dp_srng,
  5004. int *max_reap_limit)
  5005. {
  5006. return soc->arch_ops.dp_srng_test_and_update_nf_params(soc, dp_srng,
  5007. max_reap_limit);
  5008. }
  5009. #else
  5010. static inline int
  5011. dp_srng_test_and_update_nf_params(struct dp_soc *soc, struct dp_srng *dp_srng,
  5012. int *max_reap_limit)
  5013. {
  5014. return 0;
  5015. }
  5016. #endif
  5017. #ifdef DP_TX_TRACKING
  5018. void dp_tx_desc_check_corruption(struct dp_tx_desc_s *tx_desc)
  5019. {
  5020. if ((tx_desc->magic != DP_TX_MAGIC_PATTERN_INUSE) &&
  5021. (tx_desc->magic != DP_TX_MAGIC_PATTERN_FREE)) {
  5022. dp_err_rl("tx_desc %u is corrupted", tx_desc->id);
  5023. qdf_trigger_self_recovery(NULL, QDF_TX_DESC_LEAK);
  5024. }
  5025. }
  5026. #endif
  5027. uint32_t dp_tx_comp_handler(struct dp_intr *int_ctx, struct dp_soc *soc,
  5028. hal_ring_handle_t hal_ring_hdl, uint8_t ring_id,
  5029. uint32_t quota)
  5030. {
  5031. void *tx_comp_hal_desc;
  5032. void *last_prefetched_hw_desc = NULL;
  5033. struct dp_tx_desc_s *last_prefetched_sw_desc = NULL;
  5034. hal_soc_handle_t hal_soc;
  5035. uint8_t buffer_src;
  5036. struct dp_tx_desc_s *tx_desc = NULL;
  5037. struct dp_tx_desc_s *head_desc = NULL;
  5038. struct dp_tx_desc_s *tail_desc = NULL;
  5039. uint32_t num_processed = 0;
  5040. uint32_t count;
  5041. uint32_t num_avail_for_reap = 0;
  5042. bool force_break = false;
  5043. struct dp_srng *tx_comp_ring = &soc->tx_comp_ring[ring_id];
  5044. int max_reap_limit, ring_near_full;
  5045. uint32_t num_entries;
  5046. DP_HIST_INIT();
  5047. num_entries = hal_srng_get_num_entries(soc->hal_soc, hal_ring_hdl);
  5048. more_data:
  5049. hal_soc = soc->hal_soc;
  5050. /* Re-initialize local variables to be re-used */
  5051. head_desc = NULL;
  5052. tail_desc = NULL;
  5053. count = 0;
  5054. max_reap_limit = dp_tx_comp_get_loop_pkt_limit(soc);
  5055. ring_near_full = dp_srng_test_and_update_nf_params(soc, tx_comp_ring,
  5056. &max_reap_limit);
  5057. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  5058. dp_err("HAL RING Access Failed -- %pK", hal_ring_hdl);
  5059. return 0;
  5060. }
  5061. if (!num_avail_for_reap)
  5062. num_avail_for_reap = hal_srng_dst_num_valid(hal_soc,
  5063. hal_ring_hdl, 0);
  5064. if (num_avail_for_reap >= quota)
  5065. num_avail_for_reap = quota;
  5066. dp_srng_dst_inv_cached_descs(soc, hal_ring_hdl, num_avail_for_reap);
  5067. last_prefetched_hw_desc = dp_srng_dst_prefetch_32_byte_desc(hal_soc,
  5068. hal_ring_hdl,
  5069. num_avail_for_reap);
  5070. /* Find head descriptor from completion ring */
  5071. while (qdf_likely(num_avail_for_reap--)) {
  5072. tx_comp_hal_desc = dp_srng_dst_get_next(soc, hal_ring_hdl);
  5073. if (qdf_unlikely(!tx_comp_hal_desc))
  5074. break;
  5075. buffer_src = hal_tx_comp_get_buffer_source(hal_soc,
  5076. tx_comp_hal_desc);
  5077. /* If this buffer was not released by TQM or FW, then it is not
  5078. * Tx completion indication, assert */
  5079. if (qdf_unlikely(buffer_src !=
  5080. HAL_TX_COMP_RELEASE_SOURCE_TQM) &&
  5081. (qdf_unlikely(buffer_src !=
  5082. HAL_TX_COMP_RELEASE_SOURCE_FW))) {
  5083. uint8_t wbm_internal_error;
  5084. dp_err_rl(
  5085. "Tx comp release_src != TQM | FW but from %d",
  5086. buffer_src);
  5087. hal_dump_comp_desc(tx_comp_hal_desc);
  5088. DP_STATS_INC(soc, tx.invalid_release_source, 1);
  5089. /* When WBM sees NULL buffer_addr_info in any of
  5090. * ingress rings it sends an error indication,
  5091. * with wbm_internal_error=1, to a specific ring.
  5092. * The WBM2SW ring used to indicate these errors is
  5093. * fixed in HW, and that ring is being used as Tx
  5094. * completion ring. These errors are not related to
  5095. * Tx completions, and should just be ignored
  5096. */
  5097. wbm_internal_error = hal_get_wbm_internal_error(
  5098. hal_soc,
  5099. tx_comp_hal_desc);
  5100. if (wbm_internal_error) {
  5101. dp_err_rl("Tx comp wbm_internal_error!!");
  5102. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_ALL], 1);
  5103. if (HAL_TX_COMP_RELEASE_SOURCE_REO ==
  5104. buffer_src)
  5105. dp_handle_wbm_internal_error(
  5106. soc,
  5107. tx_comp_hal_desc,
  5108. hal_tx_comp_get_buffer_type(
  5109. tx_comp_hal_desc));
  5110. } else {
  5111. dp_err_rl("Tx comp wbm_internal_error false");
  5112. DP_STATS_INC(soc, tx.non_wbm_internal_err, 1);
  5113. }
  5114. continue;
  5115. }
  5116. soc->arch_ops.tx_comp_get_params_from_hal_desc(soc,
  5117. tx_comp_hal_desc,
  5118. &tx_desc);
  5119. if (qdf_unlikely(!tx_desc)) {
  5120. dp_err("unable to retrieve tx_desc!");
  5121. hal_dump_comp_desc(tx_comp_hal_desc);
  5122. DP_STATS_INC(soc, tx.invalid_tx_comp_desc, 1);
  5123. QDF_BUG(0);
  5124. continue;
  5125. }
  5126. tx_desc->buffer_src = buffer_src;
  5127. if (tx_desc->flags & DP_TX_DESC_FLAG_PPEDS)
  5128. goto add_to_pool2;
  5129. /*
  5130. * If the release source is FW, process the HTT status
  5131. */
  5132. if (qdf_unlikely(buffer_src ==
  5133. HAL_TX_COMP_RELEASE_SOURCE_FW)) {
  5134. uint8_t htt_tx_status[HAL_TX_COMP_HTT_STATUS_LEN];
  5135. hal_tx_comp_get_htt_desc(tx_comp_hal_desc,
  5136. htt_tx_status);
  5137. /* Collect hw completion contents */
  5138. hal_tx_comp_desc_sync(tx_comp_hal_desc,
  5139. &tx_desc->comp, 1);
  5140. soc->arch_ops.dp_tx_process_htt_completion(
  5141. soc,
  5142. tx_desc,
  5143. htt_tx_status,
  5144. ring_id);
  5145. } else {
  5146. tx_desc->tx_status =
  5147. hal_tx_comp_get_tx_status(tx_comp_hal_desc);
  5148. tx_desc->buffer_src = buffer_src;
  5149. /*
  5150. * If the fast completion mode is enabled extended
  5151. * metadata from descriptor is not copied
  5152. */
  5153. if (qdf_likely(tx_desc->flags &
  5154. DP_TX_DESC_FLAG_SIMPLE))
  5155. goto add_to_pool;
  5156. /*
  5157. * If the descriptor is already freed in vdev_detach,
  5158. * continue to next descriptor
  5159. */
  5160. if (qdf_unlikely
  5161. ((tx_desc->vdev_id == DP_INVALID_VDEV_ID) &&
  5162. !tx_desc->flags)) {
  5163. dp_tx_comp_info_rl("Descriptor freed in vdev_detach %d",
  5164. tx_desc->id);
  5165. DP_STATS_INC(soc, tx.tx_comp_exception, 1);
  5166. dp_tx_desc_check_corruption(tx_desc);
  5167. continue;
  5168. }
  5169. if (qdf_unlikely(tx_desc->pdev->is_pdev_down)) {
  5170. dp_tx_comp_info_rl("pdev in down state %d",
  5171. tx_desc->id);
  5172. tx_desc->flags |= DP_TX_DESC_FLAG_TX_COMP_ERR;
  5173. dp_tx_comp_free_buf(soc, tx_desc, false);
  5174. dp_tx_desc_release(tx_desc, tx_desc->pool_id);
  5175. goto next_desc;
  5176. }
  5177. if (!(tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED) ||
  5178. !(tx_desc->flags & DP_TX_DESC_FLAG_QUEUED_TX)) {
  5179. dp_tx_comp_alert("Txdesc invalid, flgs = %x,id = %d",
  5180. tx_desc->flags, tx_desc->id);
  5181. qdf_assert_always(0);
  5182. }
  5183. /* Collect hw completion contents */
  5184. hal_tx_comp_desc_sync(tx_comp_hal_desc,
  5185. &tx_desc->comp, 1);
  5186. add_to_pool:
  5187. DP_HIST_PACKET_COUNT_INC(tx_desc->pdev->pdev_id);
  5188. add_to_pool2:
  5189. /* First ring descriptor on the cycle */
  5190. if (!head_desc) {
  5191. head_desc = tx_desc;
  5192. tail_desc = tx_desc;
  5193. }
  5194. tail_desc->next = tx_desc;
  5195. tx_desc->next = NULL;
  5196. tail_desc = tx_desc;
  5197. }
  5198. next_desc:
  5199. num_processed += !(count & DP_TX_NAPI_BUDGET_DIV_MASK);
  5200. /*
  5201. * Processed packet count is more than given quota
  5202. * stop to processing
  5203. */
  5204. count++;
  5205. dp_tx_prefetch_hw_sw_nbuf_desc(soc, hal_soc,
  5206. num_avail_for_reap,
  5207. hal_ring_hdl,
  5208. &last_prefetched_hw_desc,
  5209. &last_prefetched_sw_desc);
  5210. if (dp_tx_comp_loop_pkt_limit_hit(soc, count, max_reap_limit))
  5211. break;
  5212. }
  5213. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  5214. /* Process the reaped descriptors */
  5215. if (head_desc)
  5216. dp_tx_comp_process_desc_list(soc, head_desc, ring_id);
  5217. DP_STATS_INC(soc, tx.tx_comp[ring_id], count);
  5218. /*
  5219. * If we are processing in near-full condition, there are 3 scenario
  5220. * 1) Ring entries has reached critical state
  5221. * 2) Ring entries are still near high threshold
  5222. * 3) Ring entries are below the safe level
  5223. *
  5224. * One more loop will move the state to normal processing and yield
  5225. */
  5226. if (ring_near_full)
  5227. goto more_data;
  5228. if (dp_tx_comp_enable_eol_data_check(soc)) {
  5229. if (num_processed >= quota)
  5230. force_break = true;
  5231. if (!force_break &&
  5232. hal_srng_dst_peek_sync_locked(soc->hal_soc,
  5233. hal_ring_hdl)) {
  5234. DP_STATS_INC(soc, tx.hp_oos2, 1);
  5235. if (!hif_exec_should_yield(soc->hif_handle,
  5236. int_ctx->dp_intr_id))
  5237. goto more_data;
  5238. num_avail_for_reap =
  5239. hal_srng_dst_num_valid_locked(soc->hal_soc,
  5240. hal_ring_hdl,
  5241. true);
  5242. if (qdf_unlikely(num_entries &&
  5243. (num_avail_for_reap >=
  5244. num_entries >> 1))) {
  5245. DP_STATS_INC(soc, tx.near_full, 1);
  5246. goto more_data;
  5247. }
  5248. }
  5249. }
  5250. DP_TX_HIST_STATS_PER_PDEV();
  5251. return num_processed;
  5252. }
  5253. #ifdef FEATURE_WLAN_TDLS
  5254. qdf_nbuf_t dp_tx_non_std(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  5255. enum ol_tx_spec tx_spec, qdf_nbuf_t msdu_list)
  5256. {
  5257. struct dp_soc *soc = cdp_soc_t_to_dp_soc(soc_hdl);
  5258. struct dp_vdev *vdev = dp_vdev_get_ref_by_id(soc, vdev_id,
  5259. DP_MOD_ID_TDLS);
  5260. if (!vdev) {
  5261. dp_err("vdev handle for id %d is NULL", vdev_id);
  5262. return NULL;
  5263. }
  5264. if (tx_spec & OL_TX_SPEC_NO_FREE)
  5265. vdev->is_tdls_frame = true;
  5266. dp_vdev_unref_delete(soc, vdev, DP_MOD_ID_TDLS);
  5267. return dp_tx_send(soc_hdl, vdev_id, msdu_list);
  5268. }
  5269. #endif
  5270. QDF_STATUS dp_tx_vdev_attach(struct dp_vdev *vdev)
  5271. {
  5272. int pdev_id;
  5273. /*
  5274. * Fill HTT TCL Metadata with Vdev ID and MAC ID
  5275. */
  5276. DP_TX_TCL_METADATA_TYPE_SET(vdev->htt_tcl_metadata,
  5277. DP_TCL_METADATA_TYPE_VDEV_BASED);
  5278. DP_TX_TCL_METADATA_VDEV_ID_SET(vdev->htt_tcl_metadata,
  5279. vdev->vdev_id);
  5280. pdev_id =
  5281. dp_get_target_pdev_id_for_host_pdev_id(vdev->pdev->soc,
  5282. vdev->pdev->pdev_id);
  5283. DP_TX_TCL_METADATA_PDEV_ID_SET(vdev->htt_tcl_metadata, pdev_id);
  5284. /*
  5285. * Set HTT Extension Valid bit to 0 by default
  5286. */
  5287. DP_TX_TCL_METADATA_VALID_HTT_SET(vdev->htt_tcl_metadata, 0);
  5288. dp_tx_vdev_update_search_flags(vdev);
  5289. return QDF_STATUS_SUCCESS;
  5290. }
  5291. #ifndef FEATURE_WDS
  5292. static inline bool dp_tx_da_search_override(struct dp_vdev *vdev)
  5293. {
  5294. return false;
  5295. }
  5296. #endif
  5297. void dp_tx_vdev_update_search_flags(struct dp_vdev *vdev)
  5298. {
  5299. struct dp_soc *soc = vdev->pdev->soc;
  5300. /*
  5301. * Enable both AddrY (SA based search) and AddrX (Da based search)
  5302. * for TDLS link
  5303. *
  5304. * Enable AddrY (SA based search) only for non-WDS STA and
  5305. * ProxySTA VAP (in HKv1) modes.
  5306. *
  5307. * In all other VAP modes, only DA based search should be
  5308. * enabled
  5309. */
  5310. if (vdev->opmode == wlan_op_mode_sta &&
  5311. vdev->tdls_link_connected)
  5312. vdev->hal_desc_addr_search_flags =
  5313. (HAL_TX_DESC_ADDRX_EN | HAL_TX_DESC_ADDRY_EN);
  5314. else if ((vdev->opmode == wlan_op_mode_sta) &&
  5315. !dp_tx_da_search_override(vdev))
  5316. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRY_EN;
  5317. else
  5318. vdev->hal_desc_addr_search_flags = HAL_TX_DESC_ADDRX_EN;
  5319. if (vdev->opmode == wlan_op_mode_sta && !vdev->tdls_link_connected)
  5320. vdev->search_type = soc->sta_mode_search_policy;
  5321. else
  5322. vdev->search_type = HAL_TX_ADDR_SEARCH_DEFAULT;
  5323. }
  5324. static inline bool
  5325. dp_is_tx_desc_flush_match(struct dp_pdev *pdev,
  5326. struct dp_vdev *vdev,
  5327. struct dp_tx_desc_s *tx_desc)
  5328. {
  5329. if (!(tx_desc && (tx_desc->flags & DP_TX_DESC_FLAG_ALLOCATED)))
  5330. return false;
  5331. /*
  5332. * if vdev is given, then only check whether desc
  5333. * vdev match. if vdev is NULL, then check whether
  5334. * desc pdev match.
  5335. */
  5336. return vdev ? (tx_desc->vdev_id == vdev->vdev_id) :
  5337. (tx_desc->pdev == pdev);
  5338. }
  5339. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5340. void dp_tx_desc_flush(struct dp_pdev *pdev, struct dp_vdev *vdev,
  5341. bool force_free)
  5342. {
  5343. uint8_t i;
  5344. uint32_t j;
  5345. uint32_t num_desc, page_id, offset;
  5346. uint16_t num_desc_per_page;
  5347. struct dp_soc *soc = pdev->soc;
  5348. struct dp_tx_desc_s *tx_desc = NULL;
  5349. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  5350. if (!vdev && !force_free) {
  5351. dp_err("Reset TX desc vdev, Vdev param is required!");
  5352. return;
  5353. }
  5354. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  5355. tx_desc_pool = &soc->tx_desc[i];
  5356. if (!(tx_desc_pool->pool_size) ||
  5357. IS_TX_DESC_POOL_STATUS_INACTIVE(tx_desc_pool) ||
  5358. !(tx_desc_pool->desc_pages.cacheable_pages))
  5359. continue;
  5360. /*
  5361. * Add flow pool lock protection in case pool is freed
  5362. * due to all tx_desc is recycled when handle TX completion.
  5363. * this is not necessary when do force flush as:
  5364. * a. double lock will happen if dp_tx_desc_release is
  5365. * also trying to acquire it.
  5366. * b. dp interrupt has been disabled before do force TX desc
  5367. * flush in dp_pdev_deinit().
  5368. */
  5369. if (!force_free)
  5370. qdf_spin_lock_bh(&tx_desc_pool->flow_pool_lock);
  5371. num_desc = tx_desc_pool->pool_size;
  5372. num_desc_per_page =
  5373. tx_desc_pool->desc_pages.num_element_per_page;
  5374. for (j = 0; j < num_desc; j++) {
  5375. page_id = j / num_desc_per_page;
  5376. offset = j % num_desc_per_page;
  5377. if (qdf_unlikely(!(tx_desc_pool->
  5378. desc_pages.cacheable_pages)))
  5379. break;
  5380. tx_desc = dp_tx_desc_find(soc, i, page_id, offset);
  5381. if (dp_is_tx_desc_flush_match(pdev, vdev, tx_desc)) {
  5382. /*
  5383. * Free TX desc if force free is
  5384. * required, otherwise only reset vdev
  5385. * in this TX desc.
  5386. */
  5387. if (force_free) {
  5388. tx_desc->flags |= DP_TX_DESC_FLAG_FLUSH;
  5389. dp_tx_comp_free_buf(soc, tx_desc,
  5390. false);
  5391. dp_tx_desc_release(tx_desc, i);
  5392. } else {
  5393. tx_desc->vdev_id = DP_INVALID_VDEV_ID;
  5394. }
  5395. }
  5396. }
  5397. if (!force_free)
  5398. qdf_spin_unlock_bh(&tx_desc_pool->flow_pool_lock);
  5399. }
  5400. }
  5401. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  5402. /**
  5403. * dp_tx_desc_reset_vdev() - reset vdev to NULL in TX Desc
  5404. *
  5405. * @soc: Handle to DP soc structure
  5406. * @tx_desc: pointer of one TX desc
  5407. * @desc_pool_id: TX Desc pool id
  5408. */
  5409. static inline void
  5410. dp_tx_desc_reset_vdev(struct dp_soc *soc, struct dp_tx_desc_s *tx_desc,
  5411. uint8_t desc_pool_id)
  5412. {
  5413. TX_DESC_LOCK_LOCK(&soc->tx_desc[desc_pool_id].lock);
  5414. tx_desc->vdev_id = DP_INVALID_VDEV_ID;
  5415. TX_DESC_LOCK_UNLOCK(&soc->tx_desc[desc_pool_id].lock);
  5416. }
  5417. void dp_tx_desc_flush(struct dp_pdev *pdev, struct dp_vdev *vdev,
  5418. bool force_free)
  5419. {
  5420. uint8_t i, num_pool;
  5421. uint32_t j;
  5422. uint32_t num_desc, page_id, offset;
  5423. uint16_t num_desc_per_page;
  5424. struct dp_soc *soc = pdev->soc;
  5425. struct dp_tx_desc_s *tx_desc = NULL;
  5426. struct dp_tx_desc_pool_s *tx_desc_pool = NULL;
  5427. if (!vdev && !force_free) {
  5428. dp_err("Reset TX desc vdev, Vdev param is required!");
  5429. return;
  5430. }
  5431. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  5432. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5433. for (i = 0; i < num_pool; i++) {
  5434. tx_desc_pool = &soc->tx_desc[i];
  5435. if (!tx_desc_pool->desc_pages.cacheable_pages)
  5436. continue;
  5437. num_desc_per_page =
  5438. tx_desc_pool->desc_pages.num_element_per_page;
  5439. for (j = 0; j < num_desc; j++) {
  5440. page_id = j / num_desc_per_page;
  5441. offset = j % num_desc_per_page;
  5442. tx_desc = dp_tx_desc_find(soc, i, page_id, offset);
  5443. if (dp_is_tx_desc_flush_match(pdev, vdev, tx_desc)) {
  5444. if (force_free) {
  5445. tx_desc->flags |= DP_TX_DESC_FLAG_FLUSH;
  5446. dp_tx_comp_free_buf(soc, tx_desc,
  5447. false);
  5448. dp_tx_desc_release(tx_desc, i);
  5449. } else {
  5450. dp_tx_desc_reset_vdev(soc, tx_desc,
  5451. i);
  5452. }
  5453. }
  5454. }
  5455. }
  5456. }
  5457. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  5458. QDF_STATUS dp_tx_vdev_detach(struct dp_vdev *vdev)
  5459. {
  5460. struct dp_pdev *pdev = vdev->pdev;
  5461. /* Reset TX desc associated to this Vdev as NULL */
  5462. dp_tx_desc_flush(pdev, vdev, false);
  5463. return QDF_STATUS_SUCCESS;
  5464. }
  5465. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5466. /* Pools will be allocated dynamically */
  5467. static QDF_STATUS dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  5468. int num_desc)
  5469. {
  5470. uint8_t i;
  5471. for (i = 0; i < num_pool; i++) {
  5472. qdf_spinlock_create(&soc->tx_desc[i].flow_pool_lock);
  5473. soc->tx_desc[i].status = FLOW_POOL_INACTIVE;
  5474. }
  5475. return QDF_STATUS_SUCCESS;
  5476. }
  5477. static QDF_STATUS dp_tx_init_static_pools(struct dp_soc *soc, int num_pool,
  5478. uint32_t num_desc)
  5479. {
  5480. return QDF_STATUS_SUCCESS;
  5481. }
  5482. static void dp_tx_deinit_static_pools(struct dp_soc *soc, int num_pool)
  5483. {
  5484. }
  5485. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  5486. {
  5487. uint8_t i;
  5488. for (i = 0; i < num_pool; i++)
  5489. qdf_spinlock_destroy(&soc->tx_desc[i].flow_pool_lock);
  5490. }
  5491. #else /* QCA_LL_TX_FLOW_CONTROL_V2! */
  5492. static QDF_STATUS dp_tx_alloc_static_pools(struct dp_soc *soc, int num_pool,
  5493. uint32_t num_desc)
  5494. {
  5495. uint8_t i, count;
  5496. /* Allocate software Tx descriptor pools */
  5497. for (i = 0; i < num_pool; i++) {
  5498. if (dp_tx_desc_pool_alloc(soc, i, num_desc)) {
  5499. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5500. FL("Tx Desc Pool alloc %d failed %pK"),
  5501. i, soc);
  5502. goto fail;
  5503. }
  5504. }
  5505. return QDF_STATUS_SUCCESS;
  5506. fail:
  5507. for (count = 0; count < i; count++)
  5508. dp_tx_desc_pool_free(soc, count);
  5509. return QDF_STATUS_E_NOMEM;
  5510. }
  5511. static QDF_STATUS dp_tx_init_static_pools(struct dp_soc *soc, int num_pool,
  5512. uint32_t num_desc)
  5513. {
  5514. uint8_t i;
  5515. for (i = 0; i < num_pool; i++) {
  5516. if (dp_tx_desc_pool_init(soc, i, num_desc)) {
  5517. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5518. FL("Tx Desc Pool init %d failed %pK"),
  5519. i, soc);
  5520. return QDF_STATUS_E_NOMEM;
  5521. }
  5522. }
  5523. return QDF_STATUS_SUCCESS;
  5524. }
  5525. static void dp_tx_deinit_static_pools(struct dp_soc *soc, int num_pool)
  5526. {
  5527. uint8_t i;
  5528. for (i = 0; i < num_pool; i++)
  5529. dp_tx_desc_pool_deinit(soc, i);
  5530. }
  5531. static void dp_tx_delete_static_pools(struct dp_soc *soc, int num_pool)
  5532. {
  5533. uint8_t i;
  5534. for (i = 0; i < num_pool; i++)
  5535. dp_tx_desc_pool_free(soc, i);
  5536. }
  5537. #endif /* !QCA_LL_TX_FLOW_CONTROL_V2 */
  5538. /**
  5539. * dp_tx_tso_cmn_desc_pool_deinit() - de-initialize TSO descriptors
  5540. * @soc: core txrx main context
  5541. * @num_pool: number of pools
  5542. *
  5543. */
  5544. static void dp_tx_tso_cmn_desc_pool_deinit(struct dp_soc *soc, uint8_t num_pool)
  5545. {
  5546. dp_tx_tso_desc_pool_deinit(soc, num_pool);
  5547. dp_tx_tso_num_seg_pool_deinit(soc, num_pool);
  5548. }
  5549. /**
  5550. * dp_tx_tso_cmn_desc_pool_free() - free TSO descriptors
  5551. * @soc: core txrx main context
  5552. * @num_pool: number of pools
  5553. *
  5554. */
  5555. static void dp_tx_tso_cmn_desc_pool_free(struct dp_soc *soc, uint8_t num_pool)
  5556. {
  5557. dp_tx_tso_desc_pool_free(soc, num_pool);
  5558. dp_tx_tso_num_seg_pool_free(soc, num_pool);
  5559. }
  5560. void dp_soc_tx_desc_sw_pools_free(struct dp_soc *soc)
  5561. {
  5562. uint8_t num_pool;
  5563. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5564. dp_tx_tso_cmn_desc_pool_free(soc, num_pool);
  5565. dp_tx_ext_desc_pool_free(soc, num_pool);
  5566. dp_tx_delete_static_pools(soc, num_pool);
  5567. }
  5568. void dp_soc_tx_desc_sw_pools_deinit(struct dp_soc *soc)
  5569. {
  5570. uint8_t num_pool;
  5571. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5572. dp_tx_flow_control_deinit(soc);
  5573. dp_tx_tso_cmn_desc_pool_deinit(soc, num_pool);
  5574. dp_tx_ext_desc_pool_deinit(soc, num_pool);
  5575. dp_tx_deinit_static_pools(soc, num_pool);
  5576. }
  5577. /**
  5578. * dp_tx_tso_cmn_desc_pool_alloc() - TSO cmn desc pool allocator
  5579. * @soc: DP soc handle
  5580. * @num_pool: Number of pools
  5581. * @num_desc: Number of descriptors
  5582. *
  5583. * Reserve TSO descriptor buffers
  5584. *
  5585. * Return: QDF_STATUS_E_FAILURE on failure or
  5586. * QDF_STATUS_SUCCESS on success
  5587. */
  5588. static QDF_STATUS dp_tx_tso_cmn_desc_pool_alloc(struct dp_soc *soc,
  5589. uint8_t num_pool,
  5590. uint32_t num_desc)
  5591. {
  5592. if (dp_tx_tso_desc_pool_alloc(soc, num_pool, num_desc)) {
  5593. dp_err("TSO Desc Pool alloc %d failed %pK", num_pool, soc);
  5594. return QDF_STATUS_E_FAILURE;
  5595. }
  5596. if (dp_tx_tso_num_seg_pool_alloc(soc, num_pool, num_desc)) {
  5597. dp_err("TSO Num of seg Pool alloc %d failed %pK",
  5598. num_pool, soc);
  5599. return QDF_STATUS_E_FAILURE;
  5600. }
  5601. return QDF_STATUS_SUCCESS;
  5602. }
  5603. /**
  5604. * dp_tx_tso_cmn_desc_pool_init() - TSO cmn desc pool init
  5605. * @soc: DP soc handle
  5606. * @num_pool: Number of pools
  5607. * @num_desc: Number of descriptors
  5608. *
  5609. * Initialize TSO descriptor pools
  5610. *
  5611. * Return: QDF_STATUS_E_FAILURE on failure or
  5612. * QDF_STATUS_SUCCESS on success
  5613. */
  5614. static QDF_STATUS dp_tx_tso_cmn_desc_pool_init(struct dp_soc *soc,
  5615. uint8_t num_pool,
  5616. uint32_t num_desc)
  5617. {
  5618. if (dp_tx_tso_desc_pool_init(soc, num_pool, num_desc)) {
  5619. dp_err("TSO Desc Pool alloc %d failed %pK", num_pool, soc);
  5620. return QDF_STATUS_E_FAILURE;
  5621. }
  5622. if (dp_tx_tso_num_seg_pool_init(soc, num_pool, num_desc)) {
  5623. dp_err("TSO Num of seg Pool alloc %d failed %pK",
  5624. num_pool, soc);
  5625. return QDF_STATUS_E_FAILURE;
  5626. }
  5627. return QDF_STATUS_SUCCESS;
  5628. }
  5629. QDF_STATUS dp_soc_tx_desc_sw_pools_alloc(struct dp_soc *soc)
  5630. {
  5631. uint8_t num_pool;
  5632. uint32_t num_desc;
  5633. uint32_t num_ext_desc;
  5634. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5635. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  5636. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  5637. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5638. "%s Tx Desc Alloc num_pool = %d, descs = %d",
  5639. __func__, num_pool, num_desc);
  5640. if ((num_pool > MAX_TXDESC_POOLS) ||
  5641. (num_desc > WLAN_CFG_NUM_TX_DESC_MAX))
  5642. goto fail1;
  5643. if (dp_tx_alloc_static_pools(soc, num_pool, num_desc))
  5644. goto fail1;
  5645. if (dp_tx_ext_desc_pool_alloc(soc, num_pool, num_ext_desc))
  5646. goto fail2;
  5647. if (wlan_cfg_is_tso_desc_attach_defer(soc->wlan_cfg_ctx))
  5648. return QDF_STATUS_SUCCESS;
  5649. if (dp_tx_tso_cmn_desc_pool_alloc(soc, num_pool, num_ext_desc))
  5650. goto fail3;
  5651. return QDF_STATUS_SUCCESS;
  5652. fail3:
  5653. dp_tx_ext_desc_pool_free(soc, num_pool);
  5654. fail2:
  5655. dp_tx_delete_static_pools(soc, num_pool);
  5656. fail1:
  5657. return QDF_STATUS_E_RESOURCES;
  5658. }
  5659. QDF_STATUS dp_soc_tx_desc_sw_pools_init(struct dp_soc *soc)
  5660. {
  5661. uint8_t num_pool;
  5662. uint32_t num_desc;
  5663. uint32_t num_ext_desc;
  5664. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5665. num_desc = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  5666. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  5667. if (dp_tx_init_static_pools(soc, num_pool, num_desc))
  5668. goto fail1;
  5669. if (dp_tx_ext_desc_pool_init(soc, num_pool, num_ext_desc))
  5670. goto fail2;
  5671. if (wlan_cfg_is_tso_desc_attach_defer(soc->wlan_cfg_ctx))
  5672. return QDF_STATUS_SUCCESS;
  5673. if (dp_tx_tso_cmn_desc_pool_init(soc, num_pool, num_ext_desc))
  5674. goto fail3;
  5675. dp_tx_flow_control_init(soc);
  5676. soc->process_tx_status = CONFIG_PROCESS_TX_STATUS;
  5677. return QDF_STATUS_SUCCESS;
  5678. fail3:
  5679. dp_tx_ext_desc_pool_deinit(soc, num_pool);
  5680. fail2:
  5681. dp_tx_deinit_static_pools(soc, num_pool);
  5682. fail1:
  5683. return QDF_STATUS_E_RESOURCES;
  5684. }
  5685. QDF_STATUS dp_tso_soc_attach(struct cdp_soc_t *txrx_soc)
  5686. {
  5687. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5688. uint8_t num_pool;
  5689. uint32_t num_ext_desc;
  5690. num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5691. num_ext_desc = wlan_cfg_get_num_tx_ext_desc(soc->wlan_cfg_ctx);
  5692. if (dp_tx_tso_cmn_desc_pool_alloc(soc, num_pool, num_ext_desc))
  5693. return QDF_STATUS_E_FAILURE;
  5694. if (dp_tx_tso_cmn_desc_pool_init(soc, num_pool, num_ext_desc))
  5695. return QDF_STATUS_E_FAILURE;
  5696. return QDF_STATUS_SUCCESS;
  5697. }
  5698. QDF_STATUS dp_tso_soc_detach(struct cdp_soc_t *txrx_soc)
  5699. {
  5700. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  5701. uint8_t num_pool = wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5702. dp_tx_tso_cmn_desc_pool_deinit(soc, num_pool);
  5703. dp_tx_tso_cmn_desc_pool_free(soc, num_pool);
  5704. return QDF_STATUS_SUCCESS;
  5705. }
  5706. #ifdef CONFIG_DP_PKT_ADD_TIMESTAMP
  5707. void dp_pkt_add_timestamp(struct dp_vdev *vdev,
  5708. enum qdf_pkt_timestamp_index index, uint64_t time,
  5709. qdf_nbuf_t nbuf)
  5710. {
  5711. if (qdf_unlikely(qdf_is_dp_pkt_timestamp_enabled())) {
  5712. uint64_t tsf_time;
  5713. if (vdev->get_tsf_time) {
  5714. vdev->get_tsf_time(vdev->osif_vdev, time, &tsf_time);
  5715. qdf_add_dp_pkt_timestamp(nbuf, index, tsf_time);
  5716. }
  5717. }
  5718. }
  5719. void dp_pkt_get_timestamp(uint64_t *time)
  5720. {
  5721. if (qdf_unlikely(qdf_is_dp_pkt_timestamp_enabled()))
  5722. *time = qdf_get_log_timestamp();
  5723. }
  5724. #endif