sde_rsc.c 45 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2019, The Linux Foundation. All rights reserved.
  4. */
  5. #define pr_fmt(fmt) "[sde_rsc:%s:%d]: " fmt, __func__, __LINE__
  6. #include <linux/kernel.h>
  7. #include <linux/debugfs.h>
  8. #include <linux/of.h>
  9. #include <linux/string.h>
  10. #include <linux/of_address.h>
  11. #include <linux/component.h>
  12. #include <linux/slab.h>
  13. #include <linux/mutex.h>
  14. #include <linux/of_platform.h>
  15. #include <linux/module.h>
  16. #include <linux/pm_runtime.h>
  17. #include <soc/qcom/rpmh.h>
  18. #include <drm/drmP.h>
  19. #include <drm/drm_irq.h>
  20. #include "sde_rsc_priv.h"
  21. #include "sde_dbg.h"
  22. #include "sde_trace.h"
  23. #define SDE_RSC_DRV_DBG_NAME "sde_rsc_drv"
  24. #define SDE_RSC_WRAPPER_DBG_NAME "sde_rsc_wrapper"
  25. #define SINGLE_TCS_EXECUTION_TIME_V1 1064000
  26. #define SINGLE_TCS_EXECUTION_TIME_V2 930000
  27. #define RSC_MODE_INSTRUCTION_TIME 100
  28. #define RSC_MODE_THRESHOLD_OVERHEAD 2700
  29. /**
  30. * rsc_min_threshold will be set to MIN_THRESHOLD_OVERHEAD_TIME which
  31. * takes into account back off time + overhead from RSC/RSC_WRAPPER. The
  32. * overhead buffer time is required to be greater than 14. For measure,
  33. * this value assumes 18.
  34. */
  35. #define MIN_THRESHOLD_OVERHEAD_TIME 18
  36. #define DEFAULT_PANEL_FPS 60
  37. #define DEFAULT_PANEL_JITTER_NUMERATOR 2
  38. #define DEFAULT_PANEL_JITTER_DENOMINATOR 1
  39. #define DEFAULT_PANEL_PREFILL_LINES 25
  40. #define DEFAULT_PANEL_VTOTAL (480 + DEFAULT_PANEL_PREFILL_LINES)
  41. #define TICKS_IN_NANO_SECOND 1000000000
  42. #define MAX_BUFFER_SIZE 256
  43. #define CMD_MODE_SWITCH_SUCCESS 0xFFFF
  44. #define VID_MODE_SWITCH_SUCCESS 0xFFFE
  45. #define CLK_MODE_SWITCH_SUCCESS 0xFFFD
  46. #define STATE_UPDATE_NOT_ALLOWED 0xFFFC
  47. /* Primary panel worst case VSYNC expected to be no less than 30fps */
  48. #define PRIMARY_VBLANK_WORST_CASE_MS 34
  49. #define DEFAULT_PANEL_MIN_V_PREFILL 35
  50. #define DEFAULT_PANEL_MAX_V_PREFILL 108
  51. static struct sde_rsc_priv *rsc_prv_list[MAX_RSC_COUNT];
  52. static struct device *rpmh_dev[MAX_RSC_COUNT];
  53. /**
  54. * sde_rsc_client_create() - create the client for sde rsc.
  55. * Different displays like DSI, HDMI, DP, WB, etc should call this
  56. * api to register their vote for rpmh. They still need to vote for
  57. * power handle to get the clocks.
  58. * @rsc_index: A client will be created on this RSC. As of now only
  59. * SDE_RSC_INDEX is valid rsc index.
  60. * @name: Caller needs to provide some valid string to identify
  61. * the client. "primary", "dp", "hdmi" are suggested name.
  62. * @is_primary: Caller needs to provide information if client is primary
  63. * or not. Primary client votes will be redirected to
  64. * display rsc.
  65. * @vsync_source: This parameter is only valid for primary display. It provides
  66. * vsync source information
  67. *
  68. * Return: client node pointer.
  69. */
  70. struct sde_rsc_client *sde_rsc_client_create(u32 rsc_index, char *client_name,
  71. enum sde_rsc_client_type client_type, u32 vsync_source)
  72. {
  73. struct sde_rsc_client *client;
  74. struct sde_rsc_priv *rsc;
  75. static int id;
  76. if (!client_name) {
  77. pr_err("client name is null- not supported\n");
  78. return ERR_PTR(-EINVAL);
  79. } else if (rsc_index >= MAX_RSC_COUNT) {
  80. pr_err("invalid rsc index\n");
  81. return ERR_PTR(-EINVAL);
  82. } else if (!rsc_prv_list[rsc_index]) {
  83. pr_debug("rsc not probed yet or not available\n");
  84. return NULL;
  85. }
  86. rsc = rsc_prv_list[rsc_index];
  87. client = kzalloc(sizeof(struct sde_rsc_client), GFP_KERNEL);
  88. if (!client)
  89. return ERR_PTR(-ENOMEM);
  90. mutex_lock(&rsc->client_lock);
  91. strlcpy(client->name, client_name, MAX_RSC_CLIENT_NAME_LEN);
  92. client->current_state = SDE_RSC_IDLE_STATE;
  93. client->rsc_index = rsc_index;
  94. client->id = id;
  95. client->client_type = client_type;
  96. if (client->client_type == SDE_RSC_PRIMARY_DISP_CLIENT) {
  97. rsc->primary_client = client;
  98. rsc->vsync_source = vsync_source;
  99. }
  100. pr_debug("client %s rsc index:%d client_type:%d\n", client_name,
  101. rsc_index, client->client_type);
  102. list_add(&client->list, &rsc->client_list);
  103. id++;
  104. mutex_unlock(&rsc->client_lock);
  105. return client;
  106. }
  107. EXPORT_SYMBOL(sde_rsc_client_create);
  108. /**
  109. * sde_rsc_client_destroy() - Destroy the sde rsc client.
  110. *
  111. * @client: Client pointer provided by sde_rsc_client_create().
  112. *
  113. * Return: none
  114. */
  115. void sde_rsc_client_destroy(struct sde_rsc_client *client)
  116. {
  117. struct sde_rsc_priv *rsc;
  118. enum sde_rsc_state state;
  119. if (!client) {
  120. pr_debug("invalid client\n");
  121. goto end;
  122. } else if (client->rsc_index >= MAX_RSC_COUNT) {
  123. pr_err("invalid rsc index\n");
  124. goto end;
  125. }
  126. pr_debug("client %s destroyed\n", client->name);
  127. rsc = rsc_prv_list[client->rsc_index];
  128. if (!rsc)
  129. goto end;
  130. mutex_lock(&rsc->client_lock);
  131. state = client->current_state;
  132. mutex_unlock(&rsc->client_lock);
  133. if (state != SDE_RSC_IDLE_STATE) {
  134. int wait_vblank_crtc_id;
  135. sde_rsc_client_state_update(client, SDE_RSC_IDLE_STATE, NULL,
  136. SDE_RSC_INVALID_CRTC_ID, &wait_vblank_crtc_id);
  137. /* if vblank wait required at shutdown, use a simple sleep */
  138. if (wait_vblank_crtc_id != SDE_RSC_INVALID_CRTC_ID) {
  139. pr_err("unexpected sleep required on crtc %d at rsc client destroy\n",
  140. wait_vblank_crtc_id);
  141. SDE_EVT32(client->id, state, rsc->current_state,
  142. client->crtc_id, wait_vblank_crtc_id,
  143. SDE_EVTLOG_ERROR);
  144. msleep(PRIMARY_VBLANK_WORST_CASE_MS);
  145. }
  146. }
  147. mutex_lock(&rsc->client_lock);
  148. list_del_init(&client->list);
  149. mutex_unlock(&rsc->client_lock);
  150. kfree(client);
  151. end:
  152. return;
  153. }
  154. EXPORT_SYMBOL(sde_rsc_client_destroy);
  155. struct sde_rsc_event *sde_rsc_register_event(int rsc_index, uint32_t event_type,
  156. void (*cb_func)(uint32_t event_type, void *usr), void *usr)
  157. {
  158. struct sde_rsc_event *evt;
  159. struct sde_rsc_priv *rsc;
  160. if (rsc_index >= MAX_RSC_COUNT) {
  161. pr_err("invalid rsc index:%d\n", rsc_index);
  162. return ERR_PTR(-EINVAL);
  163. } else if (!rsc_prv_list[rsc_index]) {
  164. pr_err("rsc idx:%d not probed yet or not available\n",
  165. rsc_index);
  166. return ERR_PTR(-EINVAL);
  167. } else if (!cb_func || !event_type) {
  168. pr_err("no event or cb func\n");
  169. return ERR_PTR(-EINVAL);
  170. }
  171. rsc = rsc_prv_list[rsc_index];
  172. evt = kzalloc(sizeof(struct sde_rsc_event), GFP_KERNEL);
  173. if (!evt)
  174. return ERR_PTR(-ENOMEM);
  175. evt->event_type = event_type;
  176. evt->rsc_index = rsc_index;
  177. evt->usr = usr;
  178. evt->cb_func = cb_func;
  179. pr_debug("event register type:%d rsc index:%d\n",
  180. event_type, rsc_index);
  181. mutex_lock(&rsc->client_lock);
  182. list_add(&evt->list, &rsc->event_list);
  183. mutex_unlock(&rsc->client_lock);
  184. return evt;
  185. }
  186. EXPORT_SYMBOL(sde_rsc_register_event);
  187. void sde_rsc_unregister_event(struct sde_rsc_event *event)
  188. {
  189. struct sde_rsc_priv *rsc;
  190. if (!event) {
  191. pr_debug("invalid event client\n");
  192. goto end;
  193. } else if (event->rsc_index >= MAX_RSC_COUNT) {
  194. pr_err("invalid rsc index\n");
  195. goto end;
  196. }
  197. pr_debug("event client destroyed\n");
  198. rsc = rsc_prv_list[event->rsc_index];
  199. if (!rsc)
  200. goto end;
  201. mutex_lock(&rsc->client_lock);
  202. list_del_init(&event->list);
  203. mutex_unlock(&rsc->client_lock);
  204. kfree(event);
  205. end:
  206. return;
  207. }
  208. EXPORT_SYMBOL(sde_rsc_unregister_event);
  209. bool is_sde_rsc_available(int rsc_index)
  210. {
  211. if (rsc_index >= MAX_RSC_COUNT) {
  212. pr_err("invalid rsc index:%d\n", rsc_index);
  213. return false;
  214. } else if (!rsc_prv_list[rsc_index]) {
  215. pr_debug("rsc idx:%d not probed yet or not available\n",
  216. rsc_index);
  217. return false;
  218. }
  219. return true;
  220. }
  221. EXPORT_SYMBOL(is_sde_rsc_available);
  222. enum sde_rsc_state get_sde_rsc_current_state(int rsc_index)
  223. {
  224. struct sde_rsc_priv *rsc;
  225. if (rsc_index >= MAX_RSC_COUNT) {
  226. pr_err("invalid rsc index:%d\n", rsc_index);
  227. return SDE_RSC_IDLE_STATE;
  228. } else if (!rsc_prv_list[rsc_index]) {
  229. pr_err("rsc idx:%d not probed yet or not available\n",
  230. rsc_index);
  231. return SDE_RSC_IDLE_STATE;
  232. }
  233. rsc = rsc_prv_list[rsc_index];
  234. return rsc->current_state;
  235. }
  236. EXPORT_SYMBOL(get_sde_rsc_current_state);
  237. static u32 sde_rsc_timer_calculate(struct sde_rsc_priv *rsc,
  238. struct sde_rsc_cmd_config *cmd_config, enum sde_rsc_state state)
  239. {
  240. const u32 cxo_period_ns = 52;
  241. u64 rsc_backoff_time_ns = rsc->backoff_time_ns;
  242. u64 rsc_mode_threshold_time_ns = rsc->mode_threshold_time_ns;
  243. u64 rsc_time_slot_0_ns = rsc->time_slot_0_ns;
  244. u64 rsc_time_slot_1_ns;
  245. const u64 pdc_jitter = 20; /* 20% more */
  246. u64 frame_time_ns, frame_jitter;
  247. u64 line_time_ns, prefill_time_ns;
  248. u64 pdc_backoff_time_ns;
  249. s64 total;
  250. int ret = 0;
  251. if (cmd_config)
  252. memcpy(&rsc->cmd_config, cmd_config, sizeof(*cmd_config));
  253. /* calculate for 640x480 60 fps resolution by default */
  254. if (!rsc->cmd_config.fps)
  255. rsc->cmd_config.fps = DEFAULT_PANEL_FPS;
  256. if (!rsc->cmd_config.jitter_numer)
  257. rsc->cmd_config.jitter_numer = DEFAULT_PANEL_JITTER_NUMERATOR;
  258. if (!rsc->cmd_config.jitter_denom)
  259. rsc->cmd_config.jitter_denom = DEFAULT_PANEL_JITTER_DENOMINATOR;
  260. if (!rsc->cmd_config.vtotal)
  261. rsc->cmd_config.vtotal = DEFAULT_PANEL_VTOTAL;
  262. if (!rsc->cmd_config.prefill_lines)
  263. rsc->cmd_config.prefill_lines = DEFAULT_PANEL_PREFILL_LINES;
  264. if (rsc->cmd_config.prefill_lines > DEFAULT_PANEL_MAX_V_PREFILL)
  265. rsc->cmd_config.prefill_lines = DEFAULT_PANEL_MAX_V_PREFILL;
  266. if (rsc->cmd_config.prefill_lines < DEFAULT_PANEL_MIN_V_PREFILL)
  267. rsc->cmd_config.prefill_lines = DEFAULT_PANEL_MIN_V_PREFILL;
  268. pr_debug("frame fps:%d jitter_numer:%d jitter_denom:%d vtotal:%d prefill lines:%d\n",
  269. rsc->cmd_config.fps, rsc->cmd_config.jitter_numer,
  270. rsc->cmd_config.jitter_denom, rsc->cmd_config.vtotal,
  271. rsc->cmd_config.prefill_lines);
  272. /* 1 nano second */
  273. frame_time_ns = TICKS_IN_NANO_SECOND;
  274. frame_time_ns = div_u64(frame_time_ns, rsc->cmd_config.fps);
  275. frame_jitter = frame_time_ns * rsc->cmd_config.jitter_numer;
  276. frame_jitter = div_u64(frame_jitter, rsc->cmd_config.jitter_denom);
  277. /* convert it to percentage */
  278. frame_jitter = div_u64(frame_jitter, 100);
  279. line_time_ns = frame_time_ns;
  280. line_time_ns = div_u64(line_time_ns, rsc->cmd_config.vtotal);
  281. prefill_time_ns = line_time_ns * rsc->cmd_config.prefill_lines;
  282. /* only take jitter into account for CMD mode */
  283. if (state == SDE_RSC_CMD_STATE)
  284. total = frame_time_ns - frame_jitter - prefill_time_ns;
  285. else
  286. total = frame_time_ns - prefill_time_ns;
  287. if (total < 0) {
  288. pr_err("invalid total time period time:%llu jiter_time:%llu blanking time:%llu\n",
  289. frame_time_ns, frame_jitter, prefill_time_ns);
  290. total = 0;
  291. }
  292. total = div_u64(total, cxo_period_ns);
  293. rsc->timer_config.static_wakeup_time_ns = total;
  294. pr_debug("frame time:%llu frame jiter_time:%llu\n",
  295. frame_time_ns, frame_jitter);
  296. pr_debug("line time:%llu prefill time ps:%llu\n",
  297. line_time_ns, prefill_time_ns);
  298. pr_debug("static wakeup time:%lld cxo:%u\n", total, cxo_period_ns);
  299. pdc_backoff_time_ns = rsc_backoff_time_ns;
  300. rsc_backoff_time_ns = div_u64(rsc_backoff_time_ns, cxo_period_ns);
  301. rsc->timer_config.rsc_backoff_time_ns = (u32) rsc_backoff_time_ns;
  302. pdc_backoff_time_ns *= pdc_jitter;
  303. pdc_backoff_time_ns = div_u64(pdc_backoff_time_ns, 100);
  304. rsc->timer_config.pdc_backoff_time_ns = (u32) pdc_backoff_time_ns;
  305. rsc_mode_threshold_time_ns =
  306. div_u64(rsc_mode_threshold_time_ns, cxo_period_ns);
  307. rsc->timer_config.rsc_mode_threshold_time_ns
  308. = (u32) rsc_mode_threshold_time_ns;
  309. /* time_slot_0 for mode0 latency */
  310. rsc_time_slot_0_ns = div_u64(rsc_time_slot_0_ns, cxo_period_ns);
  311. rsc->timer_config.rsc_time_slot_0_ns = (u32) rsc_time_slot_0_ns;
  312. /* time_slot_1 for mode1 latency */
  313. rsc_time_slot_1_ns = frame_time_ns;
  314. rsc_time_slot_1_ns = div_u64(rsc_time_slot_1_ns, cxo_period_ns);
  315. rsc->timer_config.rsc_time_slot_1_ns = (u32) rsc_time_slot_1_ns;
  316. /* mode 2 is infinite */
  317. rsc->timer_config.rsc_time_slot_2_ns = 0xFFFFFFFF;
  318. rsc->timer_config.min_threshold_time_ns = MIN_THRESHOLD_OVERHEAD_TIME;
  319. rsc->timer_config.bwi_threshold_time_ns =
  320. rsc->timer_config.rsc_time_slot_0_ns;
  321. /* timer update should be called with client call */
  322. if (cmd_config && rsc->hw_ops.timer_update) {
  323. ret = rsc->hw_ops.timer_update(rsc);
  324. if (ret)
  325. pr_err("sde rsc: hw timer update failed ret:%d\n", ret);
  326. /* rsc init should be called during rsc probe - one time only */
  327. } else if (rsc->hw_ops.init) {
  328. ret = rsc->hw_ops.init(rsc);
  329. if (ret)
  330. pr_err("sde rsc: hw init failed ret:%d\n", ret);
  331. }
  332. return ret;
  333. }
  334. static int sde_rsc_switch_to_cmd(struct sde_rsc_priv *rsc,
  335. struct sde_rsc_cmd_config *config,
  336. struct sde_rsc_client *caller_client,
  337. int *wait_vblank_crtc_id)
  338. {
  339. struct sde_rsc_client *client;
  340. int rc = STATE_UPDATE_NOT_ALLOWED;
  341. if (!rsc->primary_client) {
  342. pr_err("primary client not available for cmd state switch\n");
  343. rc = -EINVAL;
  344. goto end;
  345. } else if (caller_client != rsc->primary_client) {
  346. pr_err("primary client state:%d not cmd state request\n",
  347. rsc->primary_client->current_state);
  348. rc = -EINVAL;
  349. goto end;
  350. }
  351. /* update timers - might not be available at next switch */
  352. if (config)
  353. sde_rsc_timer_calculate(rsc, config, SDE_RSC_CMD_STATE);
  354. /**
  355. * rsc clients can still send config at any time. If a config is
  356. * received during cmd_state then vsync_wait will execute with the logic
  357. * below. If a config is received when rsc is in AMC mode; A mode
  358. * switch will do the vsync wait. updated checks still support all cases
  359. * for dynamic mode switch and inline rotation.
  360. */
  361. if (rsc->current_state == SDE_RSC_CMD_STATE) {
  362. rc = 0;
  363. if (config && rsc->version < SDE_RSC_REV_3)
  364. goto vsync_wait;
  365. else
  366. goto end;
  367. }
  368. /* any non-primary clk state client blocks the cmd state switch */
  369. list_for_each_entry(client, &rsc->client_list, list)
  370. if (client->current_state == SDE_RSC_CLK_STATE &&
  371. client->client_type == SDE_RSC_EXTERNAL_DISP_CLIENT)
  372. goto end;
  373. if (rsc->hw_ops.state_update) {
  374. rc = rsc->hw_ops.state_update(rsc, SDE_RSC_CMD_STATE);
  375. if (!rc)
  376. rpmh_mode_solver_set(rsc->rpmh_dev, true);
  377. }
  378. vsync_wait:
  379. /* indicate wait for vsync for vid to cmd state switch & cfg update */
  380. if (!rc && (rsc->current_state == SDE_RSC_VID_STATE ||
  381. rsc->current_state == SDE_RSC_CMD_STATE)) {
  382. /* clear VSYNC timestamp for indication when update completes */
  383. if (rsc->hw_ops.hw_vsync)
  384. rsc->hw_ops.hw_vsync(rsc, VSYNC_ENABLE, NULL, 0, 0);
  385. if (!wait_vblank_crtc_id) {
  386. pr_err("invalid crtc id wait pointer, client %d\n",
  387. caller_client->id);
  388. SDE_EVT32(caller_client->id, rsc->current_state,
  389. caller_client->crtc_id,
  390. wait_vblank_crtc_id, SDE_EVTLOG_ERROR);
  391. msleep(PRIMARY_VBLANK_WORST_CASE_MS);
  392. } else {
  393. *wait_vblank_crtc_id = rsc->primary_client->crtc_id;
  394. }
  395. }
  396. end:
  397. return rc;
  398. }
  399. static int sde_rsc_switch_to_clk(struct sde_rsc_priv *rsc,
  400. int *wait_vblank_crtc_id)
  401. {
  402. struct sde_rsc_client *client;
  403. int rc = STATE_UPDATE_NOT_ALLOWED;
  404. bool multi_display_active = false;
  405. bool vid_display_active = false, cmd_display_active = false;
  406. list_for_each_entry(client, &rsc->client_list, list) {
  407. if (client->current_state == SDE_RSC_CLK_STATE &&
  408. client->client_type == SDE_RSC_EXTERNAL_DISP_CLIENT)
  409. multi_display_active = true;
  410. else if (client->current_state == SDE_RSC_VID_STATE)
  411. vid_display_active = true;
  412. else if (client->current_state == SDE_RSC_CMD_STATE)
  413. cmd_display_active = true;
  414. }
  415. pr_debug("multi_display:%d vid_display:%d cmd_display:%d\n",
  416. multi_display_active, vid_display_active, cmd_display_active);
  417. if (!multi_display_active && (vid_display_active || cmd_display_active))
  418. goto end;
  419. if (rsc->hw_ops.state_update) {
  420. rc = rsc->hw_ops.state_update(rsc, SDE_RSC_CLK_STATE);
  421. if (!rc)
  422. rpmh_mode_solver_set(rsc->rpmh_dev, false);
  423. }
  424. /* indicate wait for vsync for cmd/vid to clk state switch */
  425. if (!rc && rsc->primary_client &&
  426. (rsc->current_state == SDE_RSC_CMD_STATE ||
  427. rsc->current_state == SDE_RSC_VID_STATE)) {
  428. /* clear VSYNC timestamp for indication when update completes */
  429. if (rsc->hw_ops.hw_vsync)
  430. rsc->hw_ops.hw_vsync(rsc, VSYNC_ENABLE, NULL, 0, 0);
  431. if (!wait_vblank_crtc_id) {
  432. pr_err("invalid crtc id wait pointer provided\n");
  433. msleep(PRIMARY_VBLANK_WORST_CASE_MS);
  434. } else {
  435. *wait_vblank_crtc_id = rsc->primary_client->crtc_id;
  436. /* increase refcount, so we wait for the next vsync */
  437. atomic_inc(&rsc->rsc_vsync_wait);
  438. SDE_EVT32(atomic_read(&rsc->rsc_vsync_wait));
  439. }
  440. } else if (atomic_read(&rsc->rsc_vsync_wait)) {
  441. SDE_EVT32(rsc->primary_client, rsc->current_state,
  442. atomic_read(&rsc->rsc_vsync_wait));
  443. /* Wait for the vsync, if the refcount is set */
  444. rc = wait_event_timeout(rsc->rsc_vsync_waitq,
  445. atomic_read(&rsc->rsc_vsync_wait) == 0,
  446. msecs_to_jiffies(PRIMARY_VBLANK_WORST_CASE_MS*2));
  447. if (!rc) {
  448. pr_err("Timeout waiting for vsync\n");
  449. rc = -ETIMEDOUT;
  450. SDE_EVT32(atomic_read(&rsc->rsc_vsync_wait), rc,
  451. SDE_EVTLOG_ERROR);
  452. } else {
  453. SDE_EVT32(atomic_read(&rsc->rsc_vsync_wait), rc);
  454. rc = 0;
  455. }
  456. }
  457. end:
  458. return rc;
  459. }
  460. static int sde_rsc_switch_to_vid(struct sde_rsc_priv *rsc,
  461. struct sde_rsc_cmd_config *config,
  462. struct sde_rsc_client *caller_client,
  463. int *wait_vblank_crtc_id)
  464. {
  465. struct sde_rsc_client *client;
  466. int rc = STATE_UPDATE_NOT_ALLOWED;
  467. if (!rsc->primary_client) {
  468. pr_err("primary client not available for vid state switch\n");
  469. rc = -EINVAL;
  470. goto end;
  471. } else if (caller_client != rsc->primary_client) {
  472. pr_err("primary client state:%d not vid state request\n",
  473. rsc->primary_client->current_state);
  474. rc = -EINVAL;
  475. goto end;
  476. }
  477. /* update timers - might not be available at next switch */
  478. if (config)
  479. sde_rsc_timer_calculate(rsc, config, SDE_RSC_VID_STATE);
  480. /**
  481. * rsc clients can still send config at any time. If a config is
  482. * received during vid_state then vsync_wait will execute with the logic
  483. * below.
  484. */
  485. if (rsc->current_state == SDE_RSC_VID_STATE) {
  486. rc = 0;
  487. if (config && rsc->version < SDE_RSC_REV_3)
  488. goto vsync_wait;
  489. else
  490. goto end;
  491. }
  492. /* any non-primary clk state client blocks the vid state switch */
  493. list_for_each_entry(client, &rsc->client_list, list)
  494. if (client->current_state == SDE_RSC_CLK_STATE &&
  495. client->client_type == SDE_RSC_EXTERNAL_DISP_CLIENT)
  496. goto end;
  497. if (rsc->hw_ops.state_update) {
  498. rc = rsc->hw_ops.state_update(rsc, SDE_RSC_VID_STATE);
  499. if (!rc)
  500. rpmh_mode_solver_set(rsc->rpmh_dev,
  501. rsc->version == SDE_RSC_REV_3 ? true : false);
  502. }
  503. vsync_wait:
  504. /* indicate wait for vsync for vid to cmd state switch & cfg update */
  505. if (!rc && (rsc->current_state == SDE_RSC_VID_STATE ||
  506. rsc->current_state == SDE_RSC_CMD_STATE)) {
  507. /* clear VSYNC timestamp for indication when update completes */
  508. if (rsc->hw_ops.hw_vsync)
  509. rsc->hw_ops.hw_vsync(rsc, VSYNC_ENABLE, NULL, 0, 0);
  510. if (!wait_vblank_crtc_id) {
  511. pr_err("invalid crtc id wait pointer, client %d\n",
  512. caller_client->id);
  513. SDE_EVT32(caller_client->id, rsc->current_state,
  514. caller_client->crtc_id,
  515. wait_vblank_crtc_id, SDE_EVTLOG_ERROR);
  516. msleep(PRIMARY_VBLANK_WORST_CASE_MS);
  517. } else {
  518. *wait_vblank_crtc_id = rsc->primary_client->crtc_id;
  519. }
  520. }
  521. end:
  522. return rc;
  523. }
  524. static int sde_rsc_switch_to_idle(struct sde_rsc_priv *rsc,
  525. struct sde_rsc_cmd_config *config,
  526. struct sde_rsc_client *caller_client,
  527. int *wait_vblank_crtc_id)
  528. {
  529. struct sde_rsc_client *client;
  530. int rc = STATE_UPDATE_NOT_ALLOWED;
  531. bool clk_client_active = false, multi_display_active = false;
  532. bool vid_display_active = false, cmd_display_active = false;
  533. /*
  534. * following code needs to run the loop through each
  535. * client because they might be in different order
  536. * sorting is not possible; only preference is available
  537. */
  538. list_for_each_entry(client, &rsc->client_list, list) {
  539. if (client->current_state == SDE_RSC_CLK_STATE &&
  540. client->client_type == SDE_RSC_EXTERNAL_DISP_CLIENT)
  541. multi_display_active = true;
  542. else if (client->current_state == SDE_RSC_CLK_STATE &&
  543. client->client_type == SDE_RSC_CLK_CLIENT)
  544. clk_client_active = true;
  545. else if (client->current_state == SDE_RSC_VID_STATE)
  546. vid_display_active = true;
  547. else if (client->current_state == SDE_RSC_CMD_STATE)
  548. cmd_display_active = true;
  549. pr_debug("client state:%d type:%d\n",
  550. client->current_state, client->client_type);
  551. }
  552. pr_debug("multi_display:%d clk_client:%d vid_display:%d cmd_display:%d\n",
  553. multi_display_active, clk_client_active, vid_display_active,
  554. cmd_display_active);
  555. if (vid_display_active && !multi_display_active) {
  556. rc = sde_rsc_switch_to_vid(rsc, NULL, rsc->primary_client,
  557. wait_vblank_crtc_id);
  558. if (!rc)
  559. rc = VID_MODE_SWITCH_SUCCESS;
  560. } else if (cmd_display_active && !multi_display_active) {
  561. rc = sde_rsc_switch_to_cmd(rsc, NULL, rsc->primary_client,
  562. wait_vblank_crtc_id);
  563. if (!rc)
  564. rc = CMD_MODE_SWITCH_SUCCESS;
  565. } else if (clk_client_active) {
  566. rc = sde_rsc_switch_to_clk(rsc, wait_vblank_crtc_id);
  567. if (!rc)
  568. rc = CLK_MODE_SWITCH_SUCCESS;
  569. } else if (rsc->hw_ops.state_update) {
  570. rc = rsc->hw_ops.state_update(rsc, SDE_RSC_IDLE_STATE);
  571. if (!rc)
  572. rpmh_mode_solver_set(rsc->rpmh_dev, true);
  573. }
  574. return rc;
  575. }
  576. /**
  577. * sde_rsc_client_get_vsync_refcount() - returns the status of the vsync
  578. * refcount, to signal if the client needs to reset the refcounting logic
  579. * @client: Client pointer provided by sde_rsc_client_create().
  580. *
  581. * Return: value of the vsync refcount.
  582. */
  583. int sde_rsc_client_get_vsync_refcount(
  584. struct sde_rsc_client *caller_client)
  585. {
  586. struct sde_rsc_priv *rsc;
  587. if (!caller_client) {
  588. pr_err("invalid client for rsc state update\n");
  589. return -EINVAL;
  590. } else if (caller_client->rsc_index >= MAX_RSC_COUNT) {
  591. pr_err("invalid rsc index\n");
  592. return -EINVAL;
  593. }
  594. rsc = rsc_prv_list[caller_client->rsc_index];
  595. if (!rsc)
  596. return 0;
  597. return atomic_read(&rsc->rsc_vsync_wait);
  598. }
  599. /**
  600. * sde_rsc_client_reset_vsync_refcount() - reduces the refcounting
  601. * logic that waits for the vsync.
  602. * @client: Client pointer provided by sde_rsc_client_create().
  603. *
  604. * Return: zero if refcount was already zero.
  605. */
  606. int sde_rsc_client_reset_vsync_refcount(
  607. struct sde_rsc_client *caller_client)
  608. {
  609. struct sde_rsc_priv *rsc;
  610. int ret;
  611. if (!caller_client) {
  612. pr_err("invalid client for rsc state update\n");
  613. return -EINVAL;
  614. } else if (caller_client->rsc_index >= MAX_RSC_COUNT) {
  615. pr_err("invalid rsc index\n");
  616. return -EINVAL;
  617. }
  618. rsc = rsc_prv_list[caller_client->rsc_index];
  619. if (!rsc)
  620. return 0;
  621. ret = atomic_add_unless(&rsc->rsc_vsync_wait, -1, 0);
  622. wake_up_all(&rsc->rsc_vsync_waitq);
  623. SDE_EVT32(atomic_read(&rsc->rsc_vsync_wait));
  624. return ret;
  625. }
  626. /**
  627. * sde_rsc_client_is_state_update_complete() - check if state update is complete
  628. * RSC state transition is not complete until HW receives VBLANK signal. This
  629. * function checks RSC HW to determine whether that signal has been received.
  630. * @client: Client pointer provided by sde_rsc_client_create().
  631. *
  632. * Return: true if the state update has completed.
  633. */
  634. bool sde_rsc_client_is_state_update_complete(
  635. struct sde_rsc_client *caller_client)
  636. {
  637. struct sde_rsc_priv *rsc;
  638. u32 vsync_timestamp0 = 0;
  639. if (!caller_client) {
  640. pr_err("invalid client for rsc state update\n");
  641. return false;
  642. } else if (caller_client->rsc_index >= MAX_RSC_COUNT) {
  643. pr_err("invalid rsc index\n");
  644. return false;
  645. }
  646. rsc = rsc_prv_list[caller_client->rsc_index];
  647. if (!rsc)
  648. return false;
  649. /**
  650. * state updates clear VSYNC timestamp, check if a new one arrived.
  651. * use VSYNC mode 0 (CMD TE) always for this, per HW recommendation.
  652. */
  653. if (rsc->hw_ops.hw_vsync)
  654. vsync_timestamp0 = rsc->hw_ops.hw_vsync(rsc, VSYNC_READ_VSYNC0,
  655. NULL, 0, 0);
  656. return vsync_timestamp0 != 0;
  657. }
  658. /**
  659. * sde_rsc_client_state_update() - rsc client state update
  660. * Video mode, cmd mode and clk state are suppoed as modes. A client need to
  661. * set this property during panel config time. A switching client can set the
  662. * property to change the state
  663. *
  664. * @client: Client pointer provided by sde_rsc_client_create().
  665. * @state: Client state - video/cmd
  666. * @config: fps, vtotal, porches, etc configuration for command mode
  667. * panel
  668. * @crtc_id: current client's crtc id
  669. * @wait_vblank_crtc_id: Output parameter. If set to non-zero, rsc hw
  670. * state update requires a wait for one vblank on
  671. * the primary crtc. In that case, this output
  672. * param will be set to the crtc on which to wait.
  673. * If SDE_RSC_INVALID_CRTC_ID, no wait necessary
  674. *
  675. * Return: error code.
  676. */
  677. int sde_rsc_client_state_update(struct sde_rsc_client *caller_client,
  678. enum sde_rsc_state state,
  679. struct sde_rsc_cmd_config *config, int crtc_id,
  680. int *wait_vblank_crtc_id)
  681. {
  682. int rc = 0;
  683. struct sde_rsc_priv *rsc;
  684. if (!caller_client) {
  685. pr_err("invalid client for rsc state update\n");
  686. return -EINVAL;
  687. } else if (caller_client->rsc_index >= MAX_RSC_COUNT) {
  688. pr_err("invalid rsc index\n");
  689. return -EINVAL;
  690. }
  691. rsc = rsc_prv_list[caller_client->rsc_index];
  692. if (!rsc)
  693. return -EINVAL;
  694. if (wait_vblank_crtc_id)
  695. *wait_vblank_crtc_id = SDE_RSC_INVALID_CRTC_ID;
  696. mutex_lock(&rsc->client_lock);
  697. SDE_EVT32_VERBOSE(caller_client->id, caller_client->current_state,
  698. state, rsc->current_state, SDE_EVTLOG_FUNC_ENTRY);
  699. caller_client->crtc_id = crtc_id;
  700. caller_client->current_state = state;
  701. if (rsc->master_drm == NULL) {
  702. pr_err("invalid master component binding\n");
  703. rc = -EINVAL;
  704. goto end;
  705. } else if ((rsc->current_state == state) && !config) {
  706. pr_debug("no state change: %d\n", state);
  707. goto end;
  708. }
  709. pr_debug("%pS: rsc state:%d request client:%s state:%d\n",
  710. __builtin_return_address(0), rsc->current_state,
  711. caller_client->name, state);
  712. if (rsc->current_state == SDE_RSC_IDLE_STATE)
  713. pm_runtime_get_sync(rsc->dev);
  714. switch (state) {
  715. case SDE_RSC_IDLE_STATE:
  716. rc = sde_rsc_switch_to_idle(rsc, NULL, rsc->primary_client,
  717. wait_vblank_crtc_id);
  718. if (rc == CMD_MODE_SWITCH_SUCCESS) {
  719. state = SDE_RSC_CMD_STATE;
  720. rc = 0;
  721. } else if (rc == VID_MODE_SWITCH_SUCCESS) {
  722. state = SDE_RSC_VID_STATE;
  723. rc = 0;
  724. } else if (rc == CLK_MODE_SWITCH_SUCCESS) {
  725. state = SDE_RSC_CLK_STATE;
  726. rc = 0;
  727. }
  728. break;
  729. case SDE_RSC_CMD_STATE:
  730. rc = sde_rsc_switch_to_cmd(rsc, config, caller_client,
  731. wait_vblank_crtc_id);
  732. break;
  733. case SDE_RSC_VID_STATE:
  734. rc = sde_rsc_switch_to_vid(rsc, config, caller_client,
  735. wait_vblank_crtc_id);
  736. break;
  737. case SDE_RSC_CLK_STATE:
  738. rc = sde_rsc_switch_to_clk(rsc, wait_vblank_crtc_id);
  739. break;
  740. default:
  741. pr_err("invalid state handling %d\n", state);
  742. break;
  743. }
  744. if (rc == STATE_UPDATE_NOT_ALLOWED) {
  745. rc = 0;
  746. SDE_EVT32(caller_client->id, caller_client->current_state,
  747. state, rsc->current_state, rc, SDE_EVTLOG_FUNC_CASE1);
  748. goto clk_disable;
  749. } else if (rc) {
  750. pr_debug("state:%d update failed rc:%d\n", state, rc);
  751. SDE_EVT32(caller_client->id, caller_client->current_state,
  752. state, rsc->current_state, rc, SDE_EVTLOG_FUNC_CASE2);
  753. goto clk_disable;
  754. }
  755. pr_debug("state switch successfully complete: %d\n", state);
  756. SDE_ATRACE_INT("rsc_state", state);
  757. rsc->current_state = state;
  758. SDE_EVT32(caller_client->id, caller_client->current_state,
  759. state, rsc->current_state, SDE_EVTLOG_FUNC_EXIT);
  760. clk_disable:
  761. if (rsc->current_state == SDE_RSC_IDLE_STATE)
  762. pm_runtime_put_sync(rsc->dev);
  763. end:
  764. mutex_unlock(&rsc->client_lock);
  765. return rc;
  766. }
  767. EXPORT_SYMBOL(sde_rsc_client_state_update);
  768. /**
  769. * sde_rsc_client_vote() - ab/ib vote from rsc client
  770. *
  771. * @client: Client pointer provided by sde_rsc_client_create().
  772. * @bus_id: data bus for which to be voted
  773. * @ab: aggregated bandwidth vote from client.
  774. * @ib: instant bandwidth vote from client.
  775. *
  776. * Return: error code.
  777. */
  778. int sde_rsc_client_vote(struct sde_rsc_client *caller_client,
  779. u32 bus_id, u64 ab_vote, u64 ib_vote)
  780. {
  781. int rsc_index;
  782. struct sde_rsc_priv *rsc;
  783. if (caller_client && caller_client->rsc_index >= MAX_RSC_COUNT) {
  784. pr_err("invalid rsc client or client index\n");
  785. return -EINVAL;
  786. }
  787. rsc_index = caller_client ? caller_client->rsc_index : SDE_RSC_INDEX;
  788. rsc = rsc_prv_list[rsc_index];
  789. if (!rsc || bus_id >= SDE_POWER_HANDLE_DBUS_ID_MAX)
  790. return -EINVAL;
  791. pr_debug("client:%s ab:%llu ib:%llu\n",
  792. caller_client ? caller_client->name : "unknown",
  793. ab_vote, ib_vote);
  794. mutex_lock(&rsc->client_lock);
  795. rsc->bw_config.new_ab_vote[bus_id] = ab_vote;
  796. rsc->bw_config.new_ib_vote[bus_id] = ib_vote;
  797. mutex_unlock(&rsc->client_lock);
  798. return 0;
  799. }
  800. EXPORT_SYMBOL(sde_rsc_client_vote);
  801. int sde_rsc_client_trigger_vote(struct sde_rsc_client *caller_client,
  802. bool delta_vote)
  803. {
  804. int rc = 0, rsc_index, i;
  805. struct sde_rsc_priv *rsc;
  806. bool bw_increase = false;
  807. if (caller_client && caller_client->rsc_index >= MAX_RSC_COUNT) {
  808. pr_err("invalid rsc index\n");
  809. return -EINVAL;
  810. }
  811. rsc_index = caller_client ? caller_client->rsc_index : SDE_RSC_INDEX;
  812. rsc = rsc_prv_list[rsc_index];
  813. if (!rsc)
  814. return -EINVAL;
  815. pr_debug("client:%s trigger bw delta vote:%d\n",
  816. caller_client ? caller_client->name : "unknown", delta_vote);
  817. mutex_lock(&rsc->client_lock);
  818. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX && delta_vote; i++) {
  819. if (rsc->bw_config.new_ab_vote[i] > rsc->bw_config.ab_vote[i] ||
  820. rsc->bw_config.new_ib_vote[i] > rsc->bw_config.ib_vote[i])
  821. bw_increase = true;
  822. rsc->bw_config.ab_vote[i] = rsc->bw_config.new_ab_vote[i];
  823. rsc->bw_config.ib_vote[i] = rsc->bw_config.new_ib_vote[i];
  824. }
  825. rc = pm_runtime_get_sync(rsc->dev);
  826. if (rc < 0)
  827. goto clk_enable_fail;
  828. if (delta_vote) {
  829. if (rsc->hw_ops.tcs_wait) {
  830. rc = rsc->hw_ops.tcs_wait(rsc);
  831. if (rc) {
  832. pr_err("tcs is still busy; can't send command\n");
  833. if (rsc->hw_ops.tcs_use_ok)
  834. rsc->hw_ops.tcs_use_ok(rsc);
  835. goto end;
  836. }
  837. }
  838. rpmh_invalidate(rsc->rpmh_dev);
  839. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX; i++)
  840. sde_power_data_bus_set_quota(&rsc->phandle,
  841. i, rsc->bw_config.ab_vote[i],
  842. rsc->bw_config.ib_vote[i]);
  843. rpmh_flush(rsc->rpmh_dev);
  844. }
  845. if (rsc->hw_ops.bwi_status &&
  846. (rsc->current_state == SDE_RSC_CMD_STATE ||
  847. rsc->current_state == SDE_RSC_VID_STATE))
  848. rsc->hw_ops.bwi_status(rsc, bw_increase);
  849. else if (rsc->hw_ops.tcs_use_ok)
  850. rsc->hw_ops.tcs_use_ok(rsc);
  851. end:
  852. pm_runtime_put_sync(rsc->dev);
  853. clk_enable_fail:
  854. mutex_unlock(&rsc->client_lock);
  855. return rc;
  856. }
  857. EXPORT_SYMBOL(sde_rsc_client_trigger_vote);
  858. #if defined(CONFIG_DEBUG_FS)
  859. void sde_rsc_debug_dump(u32 mux_sel)
  860. {
  861. struct sde_rsc_priv *rsc;
  862. rsc = rsc_prv_list[SDE_RSC_INDEX];
  863. if (!rsc)
  864. return;
  865. /* this must be called with rsc clocks enabled */
  866. if (rsc->hw_ops.debug_dump)
  867. rsc->hw_ops.debug_dump(rsc, mux_sel);
  868. }
  869. #endif /* defined(CONFIG_DEBUG_FS) */
  870. static int _sde_debugfs_status_show(struct seq_file *s, void *data)
  871. {
  872. struct sde_rsc_priv *rsc;
  873. struct sde_rsc_client *client;
  874. int ret;
  875. if (!s || !s->private)
  876. return -EINVAL;
  877. rsc = s->private;
  878. mutex_lock(&rsc->client_lock);
  879. seq_printf(s, "rsc current state:%d\n", rsc->current_state);
  880. seq_printf(s, "wraper backoff time(ns):%d\n",
  881. rsc->timer_config.static_wakeup_time_ns);
  882. seq_printf(s, "rsc backoff time(ns):%d\n",
  883. rsc->timer_config.rsc_backoff_time_ns);
  884. seq_printf(s, "pdc backoff time(ns):%d\n",
  885. rsc->timer_config.pdc_backoff_time_ns);
  886. seq_printf(s, "rsc mode threshold time(ns):%d\n",
  887. rsc->timer_config.rsc_mode_threshold_time_ns);
  888. seq_printf(s, "rsc time slot 0(ns):%d\n",
  889. rsc->timer_config.rsc_time_slot_0_ns);
  890. seq_printf(s, "rsc time slot 1(ns):%d\n",
  891. rsc->timer_config.rsc_time_slot_1_ns);
  892. seq_printf(s, "frame fps:%d jitter_numer:%d jitter_denom:%d vtotal:%d prefill lines:%d\n",
  893. rsc->cmd_config.fps, rsc->cmd_config.jitter_numer,
  894. rsc->cmd_config.jitter_denom,
  895. rsc->cmd_config.vtotal, rsc->cmd_config.prefill_lines);
  896. seq_puts(s, "\n");
  897. list_for_each_entry(client, &rsc->client_list, list)
  898. seq_printf(s, "\t client:%s state:%d\n",
  899. client->name, client->current_state);
  900. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  901. pr_debug("debug node is not supported during idle state\n");
  902. seq_puts(s, "hw state is not supported during idle pc\n");
  903. goto end;
  904. }
  905. if (rsc->hw_ops.debug_show) {
  906. ret = rsc->hw_ops.debug_show(s, rsc);
  907. if (ret)
  908. pr_err("sde rsc: hw debug failed ret:%d\n", ret);
  909. }
  910. end:
  911. mutex_unlock(&rsc->client_lock);
  912. return 0;
  913. }
  914. static int _sde_debugfs_status_open(struct inode *inode, struct file *file)
  915. {
  916. return single_open(file, _sde_debugfs_status_show, inode->i_private);
  917. }
  918. static int _sde_debugfs_mode_ctrl_open(struct inode *inode, struct file *file)
  919. {
  920. /* non-seekable */
  921. file->private_data = inode->i_private;
  922. return nonseekable_open(inode, file);
  923. }
  924. static ssize_t _sde_debugfs_mode_ctrl_read(struct file *file, char __user *buf,
  925. size_t count, loff_t *ppos)
  926. {
  927. struct sde_rsc_priv *rsc = file->private_data;
  928. char buffer[MAX_BUFFER_SIZE];
  929. int blen = 0;
  930. if (*ppos || !rsc || !rsc->hw_ops.mode_ctrl)
  931. return 0;
  932. mutex_lock(&rsc->client_lock);
  933. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  934. pr_debug("debug node is not supported during idle state\n");
  935. blen = snprintf(buffer, MAX_BUFFER_SIZE,
  936. "hw state is not supported during idle pc\n");
  937. goto end;
  938. }
  939. blen = rsc->hw_ops.mode_ctrl(rsc, MODE_READ, buffer,
  940. MAX_BUFFER_SIZE, 0);
  941. end:
  942. mutex_unlock(&rsc->client_lock);
  943. if (blen <= 0)
  944. return 0;
  945. if (copy_to_user(buf, buffer, blen))
  946. return -EFAULT;
  947. *ppos += blen;
  948. return blen;
  949. }
  950. static ssize_t _sde_debugfs_mode_ctrl_write(struct file *file,
  951. const char __user *p, size_t count, loff_t *ppos)
  952. {
  953. struct sde_rsc_priv *rsc = file->private_data;
  954. char *input;
  955. u32 mode_state = 0;
  956. int rc;
  957. if (!rsc || !rsc->hw_ops.mode_ctrl || !count ||
  958. count > MAX_COUNT_SIZE_SUPPORTED)
  959. return 0;
  960. input = kmalloc(count + 1, GFP_KERNEL);
  961. if (!input)
  962. return -ENOMEM;
  963. if (copy_from_user(input, p, count)) {
  964. kfree(input);
  965. return -EFAULT;
  966. }
  967. input[count] = '\0';
  968. rc = kstrtoint(input, 0, &mode_state);
  969. if (rc) {
  970. pr_err("mode_state: int conversion failed rc:%d\n", rc);
  971. goto end;
  972. }
  973. pr_debug("mode_state: %d\n", mode_state);
  974. mode_state &= 0x7;
  975. if (mode_state != ALL_MODES_DISABLED &&
  976. mode_state != ALL_MODES_ENABLED &&
  977. mode_state != ONLY_MODE_0_ENABLED &&
  978. mode_state != ONLY_MODE_0_1_ENABLED) {
  979. pr_err("invalid mode:%d combination\n", mode_state);
  980. goto end;
  981. }
  982. mutex_lock(&rsc->client_lock);
  983. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  984. pr_debug("debug node is not supported during idle state\n");
  985. goto state_check;
  986. }
  987. rsc->hw_ops.mode_ctrl(rsc, MODE_UPDATE, NULL, 0, mode_state);
  988. state_check:
  989. mutex_unlock(&rsc->client_lock);
  990. end:
  991. kfree(input);
  992. return count;
  993. }
  994. static int _sde_debugfs_vsync_mode_open(struct inode *inode, struct file *file)
  995. {
  996. /* non-seekable */
  997. file->private_data = inode->i_private;
  998. return nonseekable_open(inode, file);
  999. }
  1000. static ssize_t _sde_debugfs_vsync_mode_read(struct file *file, char __user *buf,
  1001. size_t count, loff_t *ppos)
  1002. {
  1003. struct sde_rsc_priv *rsc = file->private_data;
  1004. char buffer[MAX_BUFFER_SIZE];
  1005. int blen = 0;
  1006. if (*ppos || !rsc || !rsc->hw_ops.hw_vsync)
  1007. return 0;
  1008. mutex_lock(&rsc->client_lock);
  1009. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1010. pr_debug("debug node is not supported during idle state\n");
  1011. blen = snprintf(buffer, MAX_BUFFER_SIZE,
  1012. "hw state is not supported during idle pc\n");
  1013. goto end;
  1014. }
  1015. blen = rsc->hw_ops.hw_vsync(rsc, VSYNC_READ, buffer,
  1016. MAX_BUFFER_SIZE, 0);
  1017. end:
  1018. mutex_unlock(&rsc->client_lock);
  1019. if (blen <= 0)
  1020. return 0;
  1021. if (copy_to_user(buf, buffer, blen))
  1022. return -EFAULT;
  1023. *ppos += blen;
  1024. return blen;
  1025. }
  1026. static ssize_t _sde_debugfs_vsync_mode_write(struct file *file,
  1027. const char __user *p, size_t count, loff_t *ppos)
  1028. {
  1029. struct sde_rsc_priv *rsc = file->private_data;
  1030. char *input;
  1031. u32 vsync_state = 0;
  1032. int rc;
  1033. if (!rsc || !rsc->hw_ops.hw_vsync || !count ||
  1034. count > MAX_COUNT_SIZE_SUPPORTED)
  1035. return 0;
  1036. input = kmalloc(count + 1, GFP_KERNEL);
  1037. if (!input)
  1038. return -ENOMEM;
  1039. if (copy_from_user(input, p, count)) {
  1040. kfree(input);
  1041. return -EFAULT;
  1042. }
  1043. input[count] = '\0';
  1044. rc = kstrtoint(input, 0, &vsync_state);
  1045. if (rc) {
  1046. pr_err("vsync_state: int conversion failed rc:%d\n", rc);
  1047. goto end;
  1048. }
  1049. pr_debug("vsync_state: %d\n", vsync_state);
  1050. vsync_state &= 0x7;
  1051. mutex_lock(&rsc->client_lock);
  1052. if (rsc->current_state == SDE_RSC_IDLE_STATE) {
  1053. pr_debug("debug node is not supported during idle state\n");
  1054. goto state_check;
  1055. }
  1056. if (vsync_state)
  1057. rsc->hw_ops.hw_vsync(rsc, VSYNC_ENABLE, NULL,
  1058. 0, vsync_state - 1);
  1059. else
  1060. rsc->hw_ops.hw_vsync(rsc, VSYNC_DISABLE, NULL, 0, 0);
  1061. state_check:
  1062. mutex_unlock(&rsc->client_lock);
  1063. end:
  1064. kfree(input);
  1065. return count;
  1066. }
  1067. static const struct file_operations debugfs_status_fops = {
  1068. .open = _sde_debugfs_status_open,
  1069. .read = seq_read,
  1070. .llseek = seq_lseek,
  1071. .release = single_release,
  1072. };
  1073. static const struct file_operations mode_control_fops = {
  1074. .open = _sde_debugfs_mode_ctrl_open,
  1075. .read = _sde_debugfs_mode_ctrl_read,
  1076. .write = _sde_debugfs_mode_ctrl_write,
  1077. };
  1078. static const struct file_operations vsync_status_fops = {
  1079. .open = _sde_debugfs_vsync_mode_open,
  1080. .read = _sde_debugfs_vsync_mode_read,
  1081. .write = _sde_debugfs_vsync_mode_write,
  1082. };
  1083. static void _sde_rsc_init_debugfs(struct sde_rsc_priv *rsc, char *name)
  1084. {
  1085. rsc->debugfs_root = debugfs_create_dir(name, NULL);
  1086. if (!rsc->debugfs_root)
  1087. return;
  1088. /* don't error check these */
  1089. debugfs_create_file("status", 0400, rsc->debugfs_root, rsc,
  1090. &debugfs_status_fops);
  1091. debugfs_create_file("mode_control", 0600, rsc->debugfs_root, rsc,
  1092. &mode_control_fops);
  1093. debugfs_create_file("vsync_mode", 0600, rsc->debugfs_root, rsc,
  1094. &vsync_status_fops);
  1095. debugfs_create_x32("debug_mode", 0600, rsc->debugfs_root,
  1096. &rsc->debug_mode);
  1097. }
  1098. static void sde_rsc_deinit(struct platform_device *pdev,
  1099. struct sde_rsc_priv *rsc)
  1100. {
  1101. if (!rsc)
  1102. return;
  1103. pm_runtime_put_sync(rsc->dev);
  1104. if (rsc->sw_fs_enabled)
  1105. regulator_disable(rsc->fs);
  1106. if (rsc->fs)
  1107. devm_regulator_put(rsc->fs);
  1108. if (rsc->wrapper_io.base)
  1109. msm_dss_iounmap(&rsc->wrapper_io);
  1110. if (rsc->drv_io.base)
  1111. msm_dss_iounmap(&rsc->drv_io);
  1112. sde_power_resource_deinit(pdev, &rsc->phandle);
  1113. debugfs_remove_recursive(rsc->debugfs_root);
  1114. kfree(rsc);
  1115. }
  1116. #ifdef CONFIG_PM
  1117. static int sde_rsc_runtime_suspend(struct device *dev)
  1118. {
  1119. struct sde_rsc_priv *rsc = dev_get_drvdata(dev);
  1120. struct dss_module_power *mp;
  1121. if (!rsc) {
  1122. pr_err("invalid drv data\n");
  1123. return -EINVAL;
  1124. }
  1125. mp = &rsc->phandle.mp;
  1126. msm_dss_enable_clk(mp->clk_config, mp->num_clk, false);
  1127. msm_dss_enable_vreg(mp->vreg_config, mp->num_vreg, false);
  1128. return 0;
  1129. }
  1130. static int sde_rsc_runtime_resume(struct device *dev)
  1131. {
  1132. struct sde_rsc_priv *rsc = dev_get_drvdata(dev);
  1133. struct dss_module_power *mp;
  1134. int rc = 0;
  1135. if (!rsc) {
  1136. pr_err("invalid drv data\n");
  1137. return -EINVAL;
  1138. }
  1139. mp = &rsc->phandle.mp;
  1140. rc = msm_dss_enable_vreg(mp->vreg_config, mp->num_vreg, true);
  1141. if (rc) {
  1142. pr_err("failed to enable vregs rc=%d\n", rc);
  1143. goto end;
  1144. }
  1145. rc = msm_dss_enable_clk(mp->clk_config, mp->num_clk, true);
  1146. if (rc) {
  1147. pr_err("clock enable failed rc:%d\n", rc);
  1148. msm_dss_enable_vreg(mp->vreg_config, mp->num_vreg, false);
  1149. }
  1150. end:
  1151. return rc;
  1152. }
  1153. #endif
  1154. static const struct dev_pm_ops sde_rsc_pm_ops = {
  1155. SET_RUNTIME_PM_OPS(sde_rsc_runtime_suspend,
  1156. sde_rsc_runtime_resume, NULL)
  1157. };
  1158. /**
  1159. * sde_rsc_bind - bind rsc device with controlling device
  1160. * @dev: Pointer to base of platform device
  1161. * @master: Pointer to container of drm device
  1162. * @data: Pointer to private data
  1163. * Returns: Zero on success
  1164. */
  1165. static int sde_rsc_bind(struct device *dev,
  1166. struct device *master,
  1167. void *data)
  1168. {
  1169. struct sde_rsc_priv *rsc;
  1170. struct drm_device *drm;
  1171. struct platform_device *pdev = to_platform_device(dev);
  1172. if (!dev || !pdev || !master) {
  1173. pr_err("invalid param(s), dev %pK, pdev %pK, master %pK\n",
  1174. dev, pdev, master);
  1175. return -EINVAL;
  1176. }
  1177. drm = dev_get_drvdata(master);
  1178. rsc = platform_get_drvdata(pdev);
  1179. if (!drm || !rsc) {
  1180. pr_err("invalid param(s), drm %pK, rsc %pK\n",
  1181. drm, rsc);
  1182. return -EINVAL;
  1183. }
  1184. mutex_lock(&rsc->client_lock);
  1185. rsc->master_drm = drm;
  1186. mutex_unlock(&rsc->client_lock);
  1187. sde_dbg_reg_register_base(SDE_RSC_DRV_DBG_NAME, rsc->drv_io.base,
  1188. rsc->drv_io.len);
  1189. sde_dbg_reg_register_base(SDE_RSC_WRAPPER_DBG_NAME,
  1190. rsc->wrapper_io.base, rsc->wrapper_io.len);
  1191. return 0;
  1192. }
  1193. /**
  1194. * sde_rsc_unbind - unbind rsc from controlling device
  1195. * @dev: Pointer to base of platform device
  1196. * @master: Pointer to container of drm device
  1197. * @data: Pointer to private data
  1198. */
  1199. static void sde_rsc_unbind(struct device *dev,
  1200. struct device *master, void *data)
  1201. {
  1202. struct sde_rsc_priv *rsc;
  1203. struct platform_device *pdev = to_platform_device(dev);
  1204. if (!dev || !pdev) {
  1205. pr_err("invalid param(s)\n");
  1206. return;
  1207. }
  1208. rsc = platform_get_drvdata(pdev);
  1209. if (!rsc) {
  1210. pr_err("invalid display rsc\n");
  1211. return;
  1212. }
  1213. mutex_lock(&rsc->client_lock);
  1214. rsc->master_drm = NULL;
  1215. mutex_unlock(&rsc->client_lock);
  1216. }
  1217. static const struct component_ops sde_rsc_comp_ops = {
  1218. .bind = sde_rsc_bind,
  1219. .unbind = sde_rsc_unbind,
  1220. };
  1221. static int sde_rsc_probe(struct platform_device *pdev)
  1222. {
  1223. int ret;
  1224. struct sde_rsc_priv *rsc;
  1225. static int counter;
  1226. char name[MAX_RSC_CLIENT_NAME_LEN];
  1227. if (counter >= MAX_RSC_COUNT) {
  1228. pr_err("sde rsc supports probe till MAX_RSC_COUNT=%d devices\n",
  1229. MAX_RSC_COUNT);
  1230. return -EINVAL;
  1231. }
  1232. rsc = kzalloc(sizeof(*rsc), GFP_KERNEL);
  1233. if (!rsc) {
  1234. ret = -ENOMEM;
  1235. goto rsc_alloc_fail;
  1236. }
  1237. platform_set_drvdata(pdev, rsc);
  1238. rsc->dev = &pdev->dev;
  1239. of_property_read_u32(pdev->dev.of_node, "qcom,sde-rsc-version",
  1240. &rsc->version);
  1241. if (rsc->version == SDE_RSC_REV_2)
  1242. rsc->single_tcs_execution_time = SINGLE_TCS_EXECUTION_TIME_V2;
  1243. else
  1244. rsc->single_tcs_execution_time = SINGLE_TCS_EXECUTION_TIME_V1;
  1245. if (rsc->version == SDE_RSC_REV_3) {
  1246. rsc->time_slot_0_ns = rsc->single_tcs_execution_time
  1247. + RSC_MODE_INSTRUCTION_TIME;
  1248. rsc->backoff_time_ns = RSC_MODE_INSTRUCTION_TIME;
  1249. rsc->mode_threshold_time_ns = rsc->time_slot_0_ns;
  1250. } else {
  1251. rsc->time_slot_0_ns = (rsc->single_tcs_execution_time * 2)
  1252. + RSC_MODE_INSTRUCTION_TIME;
  1253. rsc->backoff_time_ns = rsc->single_tcs_execution_time
  1254. + RSC_MODE_INSTRUCTION_TIME;
  1255. rsc->mode_threshold_time_ns = rsc->backoff_time_ns
  1256. + RSC_MODE_THRESHOLD_OVERHEAD;
  1257. }
  1258. ret = sde_power_resource_init(pdev, &rsc->phandle);
  1259. if (ret) {
  1260. pr_err("sde rsc:power resource init failed ret:%d\n", ret);
  1261. goto sde_rsc_fail;
  1262. }
  1263. rsc->rpmh_dev = rpmh_dev[SDE_RSC_INDEX + counter];
  1264. if (IS_ERR_OR_NULL(rsc->rpmh_dev)) {
  1265. ret = !rsc->rpmh_dev ? -EINVAL : PTR_ERR(rsc->rpmh_dev);
  1266. rsc->rpmh_dev = NULL;
  1267. pr_err("rpmh device node is not available ret:%d\n", ret);
  1268. goto sde_rsc_fail;
  1269. }
  1270. ret = msm_dss_ioremap_byname(pdev, &rsc->wrapper_io, "wrapper");
  1271. if (ret) {
  1272. pr_err("sde rsc: wrapper io data mapping failed ret=%d\n", ret);
  1273. goto sde_rsc_fail;
  1274. }
  1275. ret = msm_dss_ioremap_byname(pdev, &rsc->drv_io, "drv");
  1276. if (ret) {
  1277. pr_err("sde rsc: drv io data mapping failed ret:%d\n", ret);
  1278. goto sde_rsc_fail;
  1279. }
  1280. rsc->fs = devm_regulator_get(&pdev->dev, "vdd");
  1281. if (IS_ERR_OR_NULL(rsc->fs)) {
  1282. rsc->fs = NULL;
  1283. pr_err("unable to get regulator\n");
  1284. goto sde_rsc_fail;
  1285. }
  1286. if (rsc->version >= SDE_RSC_REV_3)
  1287. ret = sde_rsc_hw_register_v3(rsc);
  1288. else
  1289. ret = sde_rsc_hw_register(rsc);
  1290. if (ret) {
  1291. pr_err("sde rsc: hw register failed ret:%d\n", ret);
  1292. goto sde_rsc_fail;
  1293. }
  1294. ret = regulator_enable(rsc->fs);
  1295. if (ret) {
  1296. pr_err("sde rsc: fs on failed ret:%d\n", ret);
  1297. goto sde_rsc_fail;
  1298. }
  1299. rsc->sw_fs_enabled = true;
  1300. pm_runtime_enable(rsc->dev);
  1301. ret = pm_runtime_get_sync(rsc->dev);
  1302. if (ret < 0) {
  1303. pr_err("failed to enable sde rsc power resources rc:%d\n", ret);
  1304. goto sde_rsc_fail;
  1305. }
  1306. if (sde_rsc_timer_calculate(rsc, NULL, SDE_RSC_IDLE_STATE))
  1307. goto sde_rsc_fail;
  1308. pm_runtime_put_sync(rsc->dev);
  1309. INIT_LIST_HEAD(&rsc->client_list);
  1310. INIT_LIST_HEAD(&rsc->event_list);
  1311. mutex_init(&rsc->client_lock);
  1312. init_waitqueue_head(&rsc->rsc_vsync_waitq);
  1313. pr_info("sde rsc index:%d probed successfully\n",
  1314. SDE_RSC_INDEX + counter);
  1315. rsc_prv_list[SDE_RSC_INDEX + counter] = rsc;
  1316. snprintf(name, MAX_RSC_CLIENT_NAME_LEN, "%s%d", "sde_rsc", counter);
  1317. _sde_rsc_init_debugfs(rsc, name);
  1318. counter++;
  1319. ret = component_add(&pdev->dev, &sde_rsc_comp_ops);
  1320. if (ret)
  1321. pr_debug("component add failed, ret=%d\n", ret);
  1322. ret = 0;
  1323. return ret;
  1324. sde_rsc_fail:
  1325. sde_rsc_deinit(pdev, rsc);
  1326. rsc_alloc_fail:
  1327. return ret;
  1328. }
  1329. static int sde_rsc_remove(struct platform_device *pdev)
  1330. {
  1331. struct sde_rsc_priv *rsc = platform_get_drvdata(pdev);
  1332. sde_rsc_deinit(pdev, rsc);
  1333. return 0;
  1334. }
  1335. static int sde_rsc_rpmh_probe(struct platform_device *pdev)
  1336. {
  1337. int ret = 0;
  1338. uint32_t index = 0;
  1339. ret = of_property_read_u32(pdev->dev.of_node, "cell-index", &index);
  1340. if (ret) {
  1341. pr_err("unable to find sde rsc cell index\n");
  1342. return ret;
  1343. } else if (index >= MAX_RSC_COUNT) {
  1344. pr_err("invalid cell index for sde rsc:%d\n", index);
  1345. return -EINVAL;
  1346. }
  1347. rpmh_dev[index] = &pdev->dev;
  1348. return 0;
  1349. }
  1350. int sde_rsc_rpmh_remove(struct platform_device *pdev)
  1351. {
  1352. int i;
  1353. for (i = 0; i < MAX_RSC_COUNT; i++)
  1354. rpmh_dev[i] = NULL;
  1355. return 0;
  1356. }
  1357. static const struct of_device_id dt_match[] = {
  1358. { .compatible = "qcom,sde-rsc"},
  1359. {},
  1360. };
  1361. MODULE_DEVICE_TABLE(of, dt_match);
  1362. static struct platform_driver sde_rsc_platform_driver = {
  1363. .probe = sde_rsc_probe,
  1364. .remove = sde_rsc_remove,
  1365. .driver = {
  1366. .name = "sde_rsc",
  1367. .of_match_table = dt_match,
  1368. .suppress_bind_attrs = true,
  1369. .pm = &sde_rsc_pm_ops,
  1370. },
  1371. };
  1372. static const struct of_device_id sde_rsc_rpmh_match[] = {
  1373. {.compatible = "qcom,sde-rsc-rpmh"},
  1374. {},
  1375. };
  1376. static struct platform_driver sde_rsc_rpmh_driver = {
  1377. .probe = sde_rsc_rpmh_probe,
  1378. .remove = sde_rsc_rpmh_remove,
  1379. .driver = {
  1380. .name = "sde_rsc_rpmh",
  1381. .of_match_table = sde_rsc_rpmh_match,
  1382. },
  1383. };
  1384. static int __init sde_rsc_register(void)
  1385. {
  1386. return platform_driver_register(&sde_rsc_platform_driver);
  1387. }
  1388. static void __exit sde_rsc_unregister(void)
  1389. {
  1390. platform_driver_unregister(&sde_rsc_platform_driver);
  1391. }
  1392. static int __init sde_rsc_rpmh_register(void)
  1393. {
  1394. return platform_driver_register(&sde_rsc_rpmh_driver);
  1395. }
  1396. subsys_initcall(sde_rsc_rpmh_register);
  1397. module_init(sde_rsc_register);
  1398. module_exit(sde_rsc_unregister);