dp_main.c 272 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105910691079108910991109111911291139114911591169117911891199120912191229123912491259126912791289129913091319132913391349135913691379138913991409141914291439144914591469147914891499150915191529153915491559156915791589159916091619162916391649165916691679168916991709171917291739174917591769177917891799180918191829183918491859186918791889189919091919192919391949195919691979198919992009201920292039204920592069207920892099210921192129213921492159216921792189219922092219222922392249225922692279228922992309231923292339234923592369237923892399240924192429243924492459246924792489249925092519252925392549255925692579258925992609261926292639264926592669267926892699270927192729273927492759276927792789279928092819282928392849285928692879288928992909291929292939294929592969297929892999300930193029303930493059306930793089309931093119312931393149315931693179318931993209321932293239324932593269327932893299330933193329333933493359336933793389339934093419342934393449345934693479348934993509351935293539354935593569357935893599360936193629363936493659366936793689369937093719372937393749375937693779378937993809381938293839384938593869387938893899390939193929393939493959396939793989399940094019402940394049405940694079408940994109411941294139414941594169417941894199420942194229423942494259426942794289429943094319432943394349435943694379438943994409441944294439444944594469447944894499450945194529453945494559456945794589459946094619462946394649465946694679468946994709471947294739474947594769477947894799480948194829483948494859486948794889489949094919492949394949495949694979498949995009501950295039504950595069507950895099510951195129513951495159516951795189519952095219522952395249525952695279528952995309531953295339534953595369537953895399540954195429543954495459546954795489549955095519552955395549555955695579558955995609561956295639564956595669567956895699570957195729573957495759576957795789579958095819582958395849585958695879588958995909591959295939594959595969597959895999600960196029603960496059606960796089609961096119612961396149615961696179618961996209621962296239624962596269627962896299630963196329633963496359636963796389639964096419642964396449645964696479648964996509651965296539654965596569657965896599660966196629663966496659666966796689669967096719672967396749675967696779678967996809681968296839684968596869687968896899690969196929693969496959696969796989699970097019702970397049705970697079708970997109711971297139714971597169717971897199720972197229723972497259726972797289729973097319732973397349735973697379738973997409741974297439744974597469747974897499750975197529753975497559756975797589759976097619762976397649765976697679768976997709771977297739774977597769777977897799780978197829783978497859786978797889789979097919792979397949795979697979798979998009801980298039804980598069807980898099810981198129813981498159816981798189819982098219822982398249825982698279828982998309831983298339834983598369837983898399840984198429843984498459846984798489849985098519852985398549855985698579858985998609861986298639864986598669867986898699870987198729873987498759876987798789879988098819882988398849885988698879888988998909891989298939894989598969897989898999900990199029903990499059906990799089909991099119912991399149915991699179918991999209921992299239924992599269927992899299930993199329933993499359936993799389939994099419942994399449945994699479948994999509951995299539954995599569957995899599960996199629963996499659966996799689969997099719972997399749975997699779978997999809981998299839984998599869987998899899990999199929993999499959996999799989999100001000110002100031000410005100061000710008100091001010011100121001310014100151001610017100181001910020100211002210023100241002510026100271002810029100301003110032100331003410035100361003710038100391004010041100421004310044100451004610047100481004910050100511005210053100541005510056100571005810059100601006110062100631006410065100661006710068100691007010071100721007310074100751007610077100781007910080100811008210083100841008510086100871008810089100901009110092100931009410095100961009710098100991010010101101021010310104101051010610107101081010910110101111011210113101141011510116101171011810119101201012110122101231012410125101261012710128101291013010131101321013310134101351013610137101381013910140101411014210143101441014510146101471014810149101501015110152101531015410155101561015710158101591016010161101621016310164101651016610167101681016910170101711017210173101741017510176101771017810179101801018110182101831018410185101861018710188101891019010191101921019310194101951019610197101981019910200102011020210203102041020510206102071020810209
  1. /*
  2. * Copyright (c) 2016-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_types.h"
  30. #include "dp_internal.h"
  31. #include "dp_tx.h"
  32. #include "dp_tx_desc.h"
  33. #include "dp_rx.h"
  34. #include "dp_rx_mon.h"
  35. #ifdef DP_RATETABLE_SUPPORT
  36. #include "dp_ratetable.h"
  37. #endif
  38. #include <cdp_txrx_handle.h>
  39. #include <wlan_cfg.h>
  40. #include "cdp_txrx_cmn_struct.h"
  41. #include "cdp_txrx_stats_struct.h"
  42. #include "cdp_txrx_cmn_reg.h"
  43. #include <qdf_util.h>
  44. #include "dp_peer.h"
  45. #include "dp_rx_mon.h"
  46. #include "htt_stats.h"
  47. #include "dp_htt.h"
  48. #include "htt_ppdu_stats.h"
  49. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  50. #include "cfg_ucfg_api.h"
  51. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  52. #include "cdp_txrx_flow_ctrl_v2.h"
  53. #else
  54. static inline void
  55. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  56. {
  57. return;
  58. }
  59. #endif
  60. #include "dp_ipa.h"
  61. #include "dp_cal_client_api.h"
  62. #ifdef FEATURE_WDS
  63. #include "dp_txrx_wds.h"
  64. #endif
  65. #ifdef ATH_SUPPORT_IQUE
  66. #include "dp_txrx_me.h"
  67. #endif
  68. #if defined(DP_CON_MON)
  69. #ifndef REMOVE_PKT_LOG
  70. #include <pktlog_ac_api.h>
  71. #include <pktlog_ac.h>
  72. #endif
  73. #endif
  74. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  75. /*
  76. * If WLAN_CFG_INT_NUM_CONTEXTS is changed, HIF_NUM_INT_CONTEXTS
  77. * also should be updated accordingly
  78. */
  79. QDF_COMPILE_TIME_ASSERT(num_intr_grps,
  80. HIF_NUM_INT_CONTEXTS == WLAN_CFG_INT_NUM_CONTEXTS);
  81. /*
  82. * HIF_EVENT_HIST_MAX should always be power of 2
  83. */
  84. QDF_COMPILE_TIME_ASSERT(hif_event_history_size,
  85. (HIF_EVENT_HIST_MAX & (HIF_EVENT_HIST_MAX - 1)) == 0);
  86. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  87. /*
  88. * If WLAN_CFG_INT_NUM_CONTEXTS is changed,
  89. * WLAN_CFG_INT_NUM_CONTEXTS_MAX should also be updated
  90. */
  91. QDF_COMPILE_TIME_ASSERT(wlan_cfg_num_int_ctxs,
  92. WLAN_CFG_INT_NUM_CONTEXTS_MAX >=
  93. WLAN_CFG_INT_NUM_CONTEXTS);
  94. #ifdef WLAN_RX_PKT_CAPTURE_ENH
  95. #include "dp_rx_mon_feature.h"
  96. #else
  97. /*
  98. * dp_config_enh_rx_capture()- API to enable/disable enhanced rx capture
  99. * @pdev_handle: DP_PDEV handle
  100. * @val: user provided value
  101. *
  102. * Return: QDF_STATUS
  103. */
  104. static QDF_STATUS
  105. dp_config_enh_rx_capture(struct cdp_pdev *pdev_handle, uint8_t val)
  106. {
  107. return QDF_STATUS_E_INVAL;
  108. }
  109. #endif /* WLAN_RX_PKT_CAPTURE_ENH */
  110. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  111. #include "dp_tx_capture.h"
  112. #else
  113. /*
  114. * dp_config_enh_tx_capture()- API to enable/disable enhanced tx capture
  115. * @pdev_handle: DP_PDEV handle
  116. * @val: user provided value
  117. *
  118. * Return: QDF_STATUS
  119. */
  120. static QDF_STATUS
  121. dp_config_enh_tx_capture(struct cdp_pdev *pdev_handle, uint8_t val)
  122. {
  123. return QDF_STATUS_E_INVAL;
  124. }
  125. #endif
  126. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle,
  127. struct hif_opaque_softc *hif_handle);
  128. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force);
  129. static struct dp_soc *
  130. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc, HTC_HANDLE htc_handle,
  131. qdf_device_t qdf_osdev,
  132. struct ol_if_ops *ol_ops, uint16_t device_id);
  133. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  134. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  135. uint8_t *peer_mac_addr,
  136. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  137. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  138. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  139. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  140. #ifdef ENABLE_VERBOSE_DEBUG
  141. bool is_dp_verbose_debug_enabled;
  142. #endif
  143. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc,
  144. enum hal_ring_type ring_type,
  145. int ring_num);
  146. #define DP_INTR_POLL_TIMER_MS 10
  147. /* Generic AST entry aging timer value */
  148. #define DP_AST_AGING_TIMER_DEFAULT_MS 1000
  149. #define DP_MCS_LENGTH (6*MAX_MCS)
  150. #define DP_CURR_FW_STATS_AVAIL 19
  151. #define DP_HTT_DBG_EXT_STATS_MAX 256
  152. #define DP_MAX_SLEEP_TIME 100
  153. #ifndef QCA_WIFI_3_0_EMU
  154. #define SUSPEND_DRAIN_WAIT 500
  155. #else
  156. #define SUSPEND_DRAIN_WAIT 3000
  157. #endif
  158. #ifdef IPA_OFFLOAD
  159. /* Exclude IPA rings from the interrupt context */
  160. #define TX_RING_MASK_VAL 0xb
  161. #define RX_RING_MASK_VAL 0x7
  162. #else
  163. #define TX_RING_MASK_VAL 0xF
  164. #define RX_RING_MASK_VAL 0xF
  165. #endif
  166. #define STR_MAXLEN 64
  167. #define RNG_ERR "SRNG setup failed for"
  168. /* Threshold for peer's cached buf queue beyond which frames are dropped */
  169. #define DP_RX_CACHED_BUFQ_THRESH 64
  170. /**
  171. * default_dscp_tid_map - Default DSCP-TID mapping
  172. *
  173. * DSCP TID
  174. * 000000 0
  175. * 001000 1
  176. * 010000 2
  177. * 011000 3
  178. * 100000 4
  179. * 101000 5
  180. * 110000 6
  181. * 111000 7
  182. */
  183. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  184. 0, 0, 0, 0, 0, 0, 0, 0,
  185. 1, 1, 1, 1, 1, 1, 1, 1,
  186. 2, 2, 2, 2, 2, 2, 2, 2,
  187. 3, 3, 3, 3, 3, 3, 3, 3,
  188. 4, 4, 4, 4, 4, 4, 4, 4,
  189. 5, 5, 5, 5, 5, 5, 5, 5,
  190. 6, 6, 6, 6, 6, 6, 6, 6,
  191. 7, 7, 7, 7, 7, 7, 7, 7,
  192. };
  193. /**
  194. * default_pcp_tid_map - Default PCP-TID mapping
  195. *
  196. * PCP TID
  197. * 000 0
  198. * 001 1
  199. * 010 2
  200. * 011 3
  201. * 100 4
  202. * 101 5
  203. * 110 6
  204. * 111 7
  205. */
  206. static uint8_t default_pcp_tid_map[PCP_TID_MAP_MAX] = {
  207. 0, 1, 2, 3, 4, 5, 6, 7,
  208. };
  209. /**
  210. * @brief Cpu to tx ring map
  211. */
  212. uint8_t
  213. dp_cpu_ring_map[DP_NSS_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS_MAX] = {
  214. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  215. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  216. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  217. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2},
  218. {0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3, 0x3},
  219. #ifdef WLAN_TX_PKT_CAPTURE_ENH
  220. {0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1, 0x1}
  221. #endif
  222. };
  223. /**
  224. * @brief Select the type of statistics
  225. */
  226. enum dp_stats_type {
  227. STATS_FW = 0,
  228. STATS_HOST = 1,
  229. STATS_TYPE_MAX = 2,
  230. };
  231. /**
  232. * @brief General Firmware statistics options
  233. *
  234. */
  235. enum dp_fw_stats {
  236. TXRX_FW_STATS_INVALID = -1,
  237. };
  238. /**
  239. * dp_stats_mapping_table - Firmware and Host statistics
  240. * currently supported
  241. */
  242. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  243. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  244. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  245. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  246. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  247. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  248. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  249. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  250. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  251. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  252. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  253. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  254. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  261. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  262. /* Last ENUM for HTT FW STATS */
  263. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  264. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  265. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  266. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  267. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  268. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  269. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  270. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  271. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  272. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  273. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  274. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  275. {TXRX_FW_STATS_INVALID, TXRX_SOC_INTERRUPT_STATS},
  276. };
  277. /* MCL specific functions */
  278. #if defined(DP_CON_MON)
  279. /**
  280. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  281. * @soc: pointer to dp_soc handle
  282. * @intr_ctx_num: interrupt context number for which mon mask is needed
  283. *
  284. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  285. * This function is returning 0, since in interrupt mode(softirq based RX),
  286. * we donot want to process monitor mode rings in a softirq.
  287. *
  288. * So, in case packet log is enabled for SAP/STA/P2P modes,
  289. * regular interrupt processing will not process monitor mode rings. It would be
  290. * done in a separate timer context.
  291. *
  292. * Return: 0
  293. */
  294. static inline
  295. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  296. {
  297. return 0;
  298. }
  299. /*
  300. * dp_service_mon_rings()- timer to reap monitor rings
  301. * reqd as we are not getting ppdu end interrupts
  302. * @arg: SoC Handle
  303. *
  304. * Return:
  305. *
  306. */
  307. static void dp_service_mon_rings(void *arg)
  308. {
  309. struct dp_soc *soc = (struct dp_soc *)arg;
  310. int ring = 0, work_done, mac_id;
  311. struct dp_pdev *pdev = NULL;
  312. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  313. pdev = soc->pdev_list[ring];
  314. if (!pdev)
  315. continue;
  316. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  317. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  318. pdev->pdev_id);
  319. work_done = dp_mon_process(soc, mac_for_pdev,
  320. QCA_NAPI_BUDGET);
  321. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  322. FL("Reaped %d descs from Monitor rings"),
  323. work_done);
  324. }
  325. }
  326. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  327. }
  328. #ifndef REMOVE_PKT_LOG
  329. /**
  330. * dp_pkt_log_init() - API to initialize packet log
  331. * @ppdev: physical device handle
  332. * @scn: HIF context
  333. *
  334. * Return: none
  335. */
  336. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  337. {
  338. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  339. if (handle->pkt_log_init) {
  340. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  341. "%s: Packet log not initialized", __func__);
  342. return;
  343. }
  344. pktlog_sethandle(&handle->pl_dev, scn);
  345. pktlog_set_callback_regtype(PKTLOG_DEFAULT_CALLBACK_REGISTRATION);
  346. if (pktlogmod_init(scn)) {
  347. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  348. "%s: pktlogmod_init failed", __func__);
  349. handle->pkt_log_init = false;
  350. } else {
  351. handle->pkt_log_init = true;
  352. }
  353. }
  354. /**
  355. * dp_pkt_log_con_service() - connect packet log service
  356. * @ppdev: physical device handle
  357. * @scn: device context
  358. *
  359. * Return: none
  360. */
  361. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  362. {
  363. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  364. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  365. pktlog_htc_attach();
  366. }
  367. /**
  368. * dp_get_num_rx_contexts() - get number of RX contexts
  369. * @soc_hdl: cdp opaque soc handle
  370. *
  371. * Return: number of RX contexts
  372. */
  373. static int dp_get_num_rx_contexts(struct cdp_soc_t *soc_hdl)
  374. {
  375. int i;
  376. int num_rx_contexts = 0;
  377. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  378. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  379. if (wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i))
  380. num_rx_contexts++;
  381. return num_rx_contexts;
  382. }
  383. /**
  384. * dp_pktlogmod_exit() - API to cleanup pktlog info
  385. * @handle: Pdev handle
  386. *
  387. * Return: none
  388. */
  389. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  390. {
  391. struct hif_opaque_softc *scn = (void *)handle->soc->hif_handle;
  392. if (!scn) {
  393. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  394. "%s: Invalid hif(scn) handle", __func__);
  395. return;
  396. }
  397. pktlogmod_exit(scn);
  398. handle->pkt_log_init = false;
  399. }
  400. #endif
  401. #else
  402. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  403. /**
  404. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  405. * @soc: pointer to dp_soc handle
  406. * @intr_ctx_num: interrupt context number for which mon mask is needed
  407. *
  408. * Return: mon mask value
  409. */
  410. static inline
  411. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  412. {
  413. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  414. }
  415. #endif
  416. /**
  417. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  418. * @cdp_opaque_vdev: pointer to cdp_vdev
  419. *
  420. * Return: pointer to dp_vdev
  421. */
  422. static
  423. struct dp_vdev *dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  424. {
  425. return (struct dp_vdev *)cdp_opaque_vdev;
  426. }
  427. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  428. struct cdp_peer *peer_hdl,
  429. uint8_t *mac_addr,
  430. enum cdp_txrx_ast_entry_type type,
  431. uint32_t flags)
  432. {
  433. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  434. (struct dp_peer *)peer_hdl,
  435. mac_addr,
  436. type,
  437. flags);
  438. }
  439. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  440. struct cdp_peer *peer_hdl,
  441. uint8_t *wds_macaddr,
  442. uint32_t flags)
  443. {
  444. int status = -1;
  445. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  446. struct dp_ast_entry *ast_entry = NULL;
  447. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  448. qdf_spin_lock_bh(&soc->ast_lock);
  449. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  450. peer->vdev->pdev->pdev_id);
  451. if (ast_entry) {
  452. status = dp_peer_update_ast(soc,
  453. peer,
  454. ast_entry, flags);
  455. }
  456. qdf_spin_unlock_bh(&soc->ast_lock);
  457. return status;
  458. }
  459. /*
  460. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  461. * @soc_handle: Datapath SOC handle
  462. * @wds_macaddr: WDS entry MAC Address
  463. * Return: None
  464. */
  465. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  466. uint8_t *wds_macaddr,
  467. uint8_t *peer_mac_addr,
  468. void *vdev_handle)
  469. {
  470. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  471. struct dp_ast_entry *ast_entry = NULL;
  472. struct dp_ast_entry *tmp_ast_entry;
  473. struct dp_peer *peer;
  474. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  475. struct dp_pdev *pdev;
  476. if (!vdev)
  477. return;
  478. pdev = vdev->pdev;
  479. if (peer_mac_addr) {
  480. peer = dp_peer_find_hash_find(soc, peer_mac_addr,
  481. 0, vdev->vdev_id);
  482. if (!peer)
  483. return;
  484. qdf_spin_lock_bh(&soc->ast_lock);
  485. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, tmp_ast_entry) {
  486. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  487. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  488. dp_peer_del_ast(soc, ast_entry);
  489. }
  490. qdf_spin_unlock_bh(&soc->ast_lock);
  491. dp_peer_unref_delete(peer);
  492. } else if (wds_macaddr) {
  493. qdf_spin_lock_bh(&soc->ast_lock);
  494. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  495. pdev->pdev_id);
  496. if (ast_entry) {
  497. if ((ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM) ||
  498. (ast_entry->type == CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  499. dp_peer_del_ast(soc, ast_entry);
  500. }
  501. qdf_spin_unlock_bh(&soc->ast_lock);
  502. }
  503. }
  504. /*
  505. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  506. * @soc: Datapath SOC handle
  507. *
  508. * Return: None
  509. */
  510. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  511. void *vdev_hdl)
  512. {
  513. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  514. struct dp_pdev *pdev;
  515. struct dp_vdev *vdev;
  516. struct dp_peer *peer;
  517. struct dp_ast_entry *ase, *temp_ase;
  518. int i;
  519. qdf_spin_lock_bh(&soc->ast_lock);
  520. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  521. pdev = soc->pdev_list[i];
  522. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  523. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  524. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  525. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  526. if ((ase->type ==
  527. CDP_TXRX_AST_TYPE_WDS_HM) ||
  528. (ase->type ==
  529. CDP_TXRX_AST_TYPE_WDS_HM_SEC))
  530. dp_peer_del_ast(soc, ase);
  531. }
  532. }
  533. }
  534. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  535. }
  536. qdf_spin_unlock_bh(&soc->ast_lock);
  537. }
  538. /*
  539. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  540. * @soc: Datapath SOC handle
  541. *
  542. * Return: None
  543. */
  544. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  545. {
  546. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  547. struct dp_pdev *pdev;
  548. struct dp_vdev *vdev;
  549. struct dp_peer *peer;
  550. struct dp_ast_entry *ase, *temp_ase;
  551. int i;
  552. qdf_spin_lock_bh(&soc->ast_lock);
  553. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  554. pdev = soc->pdev_list[i];
  555. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  556. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  557. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  558. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  559. if ((ase->type ==
  560. CDP_TXRX_AST_TYPE_STATIC) ||
  561. (ase->type ==
  562. CDP_TXRX_AST_TYPE_SELF) ||
  563. (ase->type ==
  564. CDP_TXRX_AST_TYPE_STA_BSS))
  565. continue;
  566. dp_peer_del_ast(soc, ase);
  567. }
  568. }
  569. }
  570. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  571. }
  572. qdf_spin_unlock_bh(&soc->ast_lock);
  573. }
  574. /**
  575. * dp_peer_get_ast_info_by_soc_wifi3() - search the soc AST hash table
  576. * and return ast entry information
  577. * of first ast entry found in the
  578. * table with given mac address
  579. *
  580. * @soc : data path soc handle
  581. * @ast_mac_addr : AST entry mac address
  582. * @ast_entry_info : ast entry information
  583. *
  584. * return : true if ast entry found with ast_mac_addr
  585. * false if ast entry not found
  586. */
  587. static bool dp_peer_get_ast_info_by_soc_wifi3
  588. (struct cdp_soc_t *soc_hdl,
  589. uint8_t *ast_mac_addr,
  590. struct cdp_ast_entry_info *ast_entry_info)
  591. {
  592. struct dp_ast_entry *ast_entry = NULL;
  593. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  594. qdf_spin_lock_bh(&soc->ast_lock);
  595. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  596. if (!ast_entry || !ast_entry->peer) {
  597. qdf_spin_unlock_bh(&soc->ast_lock);
  598. return false;
  599. }
  600. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  601. qdf_spin_unlock_bh(&soc->ast_lock);
  602. return false;
  603. }
  604. ast_entry_info->type = ast_entry->type;
  605. ast_entry_info->pdev_id = ast_entry->pdev_id;
  606. ast_entry_info->vdev_id = ast_entry->vdev_id;
  607. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  608. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  609. &ast_entry->peer->mac_addr.raw[0],
  610. QDF_MAC_ADDR_SIZE);
  611. qdf_spin_unlock_bh(&soc->ast_lock);
  612. return true;
  613. }
  614. /**
  615. * dp_peer_get_ast_info_by_pdevid_wifi3() - search the soc AST hash table
  616. * and return ast entry information
  617. * if mac address and pdev_id matches
  618. *
  619. * @soc : data path soc handle
  620. * @ast_mac_addr : AST entry mac address
  621. * @pdev_id : pdev_id
  622. * @ast_entry_info : ast entry information
  623. *
  624. * return : true if ast entry found with ast_mac_addr
  625. * false if ast entry not found
  626. */
  627. static bool dp_peer_get_ast_info_by_pdevid_wifi3
  628. (struct cdp_soc_t *soc_hdl,
  629. uint8_t *ast_mac_addr,
  630. uint8_t pdev_id,
  631. struct cdp_ast_entry_info *ast_entry_info)
  632. {
  633. struct dp_ast_entry *ast_entry;
  634. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  635. qdf_spin_lock_bh(&soc->ast_lock);
  636. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  637. if (!ast_entry || !ast_entry->peer) {
  638. qdf_spin_unlock_bh(&soc->ast_lock);
  639. return false;
  640. }
  641. if (ast_entry->delete_in_progress && !ast_entry->callback) {
  642. qdf_spin_unlock_bh(&soc->ast_lock);
  643. return false;
  644. }
  645. ast_entry_info->type = ast_entry->type;
  646. ast_entry_info->pdev_id = ast_entry->pdev_id;
  647. ast_entry_info->vdev_id = ast_entry->vdev_id;
  648. ast_entry_info->peer_id = ast_entry->peer->peer_ids[0];
  649. qdf_mem_copy(&ast_entry_info->peer_mac_addr[0],
  650. &ast_entry->peer->mac_addr.raw[0],
  651. QDF_MAC_ADDR_SIZE);
  652. qdf_spin_unlock_bh(&soc->ast_lock);
  653. return true;
  654. }
  655. /**
  656. * dp_peer_ast_entry_del_by_soc() - delete the ast entry from soc AST hash table
  657. * with given mac address
  658. *
  659. * @soc : data path soc handle
  660. * @ast_mac_addr : AST entry mac address
  661. * @callback : callback function to called on ast delete response from FW
  662. * @cookie : argument to be passed to callback
  663. *
  664. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  665. * is sent
  666. * QDF_STATUS_E_INVAL false if ast entry not found
  667. */
  668. static QDF_STATUS dp_peer_ast_entry_del_by_soc(struct cdp_soc_t *soc_handle,
  669. uint8_t *mac_addr,
  670. txrx_ast_free_cb callback,
  671. void *cookie)
  672. {
  673. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  674. struct dp_ast_entry *ast_entry = NULL;
  675. txrx_ast_free_cb cb = NULL;
  676. void *arg = NULL;
  677. qdf_spin_lock_bh(&soc->ast_lock);
  678. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  679. if (!ast_entry) {
  680. qdf_spin_unlock_bh(&soc->ast_lock);
  681. return -QDF_STATUS_E_INVAL;
  682. }
  683. if (ast_entry->callback) {
  684. cb = ast_entry->callback;
  685. arg = ast_entry->cookie;
  686. }
  687. ast_entry->callback = callback;
  688. ast_entry->cookie = cookie;
  689. /*
  690. * if delete_in_progress is set AST delete is sent to target
  691. * and host is waiting for response should not send delete
  692. * again
  693. */
  694. if (!ast_entry->delete_in_progress)
  695. dp_peer_del_ast(soc, ast_entry);
  696. qdf_spin_unlock_bh(&soc->ast_lock);
  697. if (cb) {
  698. cb(soc->ctrl_psoc,
  699. dp_soc_to_cdp_soc(soc),
  700. arg,
  701. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  702. }
  703. return QDF_STATUS_SUCCESS;
  704. }
  705. /**
  706. * dp_peer_ast_entry_del_by_pdev() - delete the ast entry from soc AST hash
  707. * table if mac address and pdev_id matches
  708. *
  709. * @soc : data path soc handle
  710. * @ast_mac_addr : AST entry mac address
  711. * @pdev_id : pdev id
  712. * @callback : callback function to called on ast delete response from FW
  713. * @cookie : argument to be passed to callback
  714. *
  715. * return : QDF_STATUS_SUCCESS if ast entry found with ast_mac_addr and delete
  716. * is sent
  717. * QDF_STATUS_E_INVAL false if ast entry not found
  718. */
  719. static QDF_STATUS dp_peer_ast_entry_del_by_pdev(struct cdp_soc_t *soc_handle,
  720. uint8_t *mac_addr,
  721. uint8_t pdev_id,
  722. txrx_ast_free_cb callback,
  723. void *cookie)
  724. {
  725. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  726. struct dp_ast_entry *ast_entry;
  727. txrx_ast_free_cb cb = NULL;
  728. void *arg = NULL;
  729. qdf_spin_lock_bh(&soc->ast_lock);
  730. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, mac_addr, pdev_id);
  731. if (!ast_entry) {
  732. qdf_spin_unlock_bh(&soc->ast_lock);
  733. return -QDF_STATUS_E_INVAL;
  734. }
  735. if (ast_entry->callback) {
  736. cb = ast_entry->callback;
  737. arg = ast_entry->cookie;
  738. }
  739. ast_entry->callback = callback;
  740. ast_entry->cookie = cookie;
  741. /*
  742. * if delete_in_progress is set AST delete is sent to target
  743. * and host is waiting for response should not sent delete
  744. * again
  745. */
  746. if (!ast_entry->delete_in_progress)
  747. dp_peer_del_ast(soc, ast_entry);
  748. qdf_spin_unlock_bh(&soc->ast_lock);
  749. if (cb) {
  750. cb(soc->ctrl_psoc,
  751. dp_soc_to_cdp_soc(soc),
  752. arg,
  753. CDP_TXRX_AST_DELETE_IN_PROGRESS);
  754. }
  755. return QDF_STATUS_SUCCESS;
  756. }
  757. /**
  758. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  759. * @ring_num: ring num of the ring being queried
  760. * @grp_mask: the grp_mask array for the ring type in question.
  761. *
  762. * The grp_mask array is indexed by group number and the bit fields correspond
  763. * to ring numbers. We are finding which interrupt group a ring belongs to.
  764. *
  765. * Return: the index in the grp_mask array with the ring number.
  766. * -QDF_STATUS_E_NOENT if no entry is found
  767. */
  768. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  769. {
  770. int ext_group_num;
  771. int mask = 1 << ring_num;
  772. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  773. ext_group_num++) {
  774. if (mask & grp_mask[ext_group_num])
  775. return ext_group_num;
  776. }
  777. return -QDF_STATUS_E_NOENT;
  778. }
  779. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  780. enum hal_ring_type ring_type,
  781. int ring_num)
  782. {
  783. int *grp_mask;
  784. switch (ring_type) {
  785. case WBM2SW_RELEASE:
  786. /* dp_tx_comp_handler - soc->tx_comp_ring */
  787. if (ring_num < 3)
  788. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  789. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  790. else if (ring_num == 3) {
  791. /* sw treats this as a separate ring type */
  792. grp_mask = &soc->wlan_cfg_ctx->
  793. int_rx_wbm_rel_ring_mask[0];
  794. ring_num = 0;
  795. } else {
  796. qdf_assert(0);
  797. return -QDF_STATUS_E_NOENT;
  798. }
  799. break;
  800. case REO_EXCEPTION:
  801. /* dp_rx_err_process - &soc->reo_exception_ring */
  802. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  803. break;
  804. case REO_DST:
  805. /* dp_rx_process - soc->reo_dest_ring */
  806. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  807. break;
  808. case REO_STATUS:
  809. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  810. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  811. break;
  812. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  813. case RXDMA_MONITOR_STATUS:
  814. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  815. case RXDMA_MONITOR_DST:
  816. /* dp_mon_process */
  817. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  818. break;
  819. case RXDMA_DST:
  820. /* dp_rxdma_err_process */
  821. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  822. break;
  823. case RXDMA_BUF:
  824. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  825. break;
  826. case RXDMA_MONITOR_BUF:
  827. /* TODO: support low_thresh interrupt */
  828. return -QDF_STATUS_E_NOENT;
  829. break;
  830. case TCL_DATA:
  831. case TCL_CMD:
  832. case REO_CMD:
  833. case SW2WBM_RELEASE:
  834. case WBM_IDLE_LINK:
  835. /* normally empty SW_TO_HW rings */
  836. return -QDF_STATUS_E_NOENT;
  837. break;
  838. case TCL_STATUS:
  839. case REO_REINJECT:
  840. /* misc unused rings */
  841. return -QDF_STATUS_E_NOENT;
  842. break;
  843. case CE_SRC:
  844. case CE_DST:
  845. case CE_DST_STATUS:
  846. /* CE_rings - currently handled by hif */
  847. default:
  848. return -QDF_STATUS_E_NOENT;
  849. break;
  850. }
  851. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  852. }
  853. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  854. *ring_params, int ring_type, int ring_num)
  855. {
  856. int msi_group_number;
  857. int msi_data_count;
  858. int ret;
  859. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  860. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  861. &msi_data_count, &msi_data_start,
  862. &msi_irq_start);
  863. if (ret)
  864. return;
  865. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  866. ring_num);
  867. if (msi_group_number < 0) {
  868. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  869. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  870. ring_type, ring_num);
  871. ring_params->msi_addr = 0;
  872. ring_params->msi_data = 0;
  873. return;
  874. }
  875. if (msi_group_number > msi_data_count) {
  876. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  877. FL("2 msi_groups will share an msi; msi_group_num %d"),
  878. msi_group_number);
  879. QDF_ASSERT(0);
  880. }
  881. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  882. ring_params->msi_addr = addr_low;
  883. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  884. ring_params->msi_data = (msi_group_number % msi_data_count)
  885. + msi_data_start;
  886. ring_params->flags |= HAL_SRNG_MSI_INTR;
  887. }
  888. /**
  889. * dp_print_ast_stats() - Dump AST table contents
  890. * @soc: Datapath soc handle
  891. *
  892. * return void
  893. */
  894. #ifdef FEATURE_AST
  895. void dp_print_ast_stats(struct dp_soc *soc)
  896. {
  897. uint8_t i;
  898. uint8_t num_entries = 0;
  899. struct dp_vdev *vdev;
  900. struct dp_pdev *pdev;
  901. struct dp_peer *peer;
  902. struct dp_ast_entry *ase, *tmp_ase;
  903. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  904. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  905. "DA", "HMWDS_SEC"};
  906. DP_PRINT_STATS("AST Stats:");
  907. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  908. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  909. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  910. DP_PRINT_STATS(" Entries MAP ERR = %d", soc->stats.ast.map_err);
  911. DP_PRINT_STATS("AST Table:");
  912. qdf_spin_lock_bh(&soc->ast_lock);
  913. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  914. pdev = soc->pdev_list[i];
  915. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  916. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  917. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  918. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  919. DP_PRINT_STATS("%6d mac_addr = %pM"
  920. " peer_mac_addr = %pM"
  921. " peer_id = %u"
  922. " type = %s"
  923. " next_hop = %d"
  924. " is_active = %d"
  925. " ast_idx = %d"
  926. " ast_hash = %d"
  927. " delete_in_progress = %d"
  928. " pdev_id = %d"
  929. " vdev_id = %d",
  930. ++num_entries,
  931. ase->mac_addr.raw,
  932. ase->peer->mac_addr.raw,
  933. ase->peer->peer_ids[0],
  934. type[ase->type],
  935. ase->next_hop,
  936. ase->is_active,
  937. ase->ast_idx,
  938. ase->ast_hash_value,
  939. ase->delete_in_progress,
  940. ase->pdev_id,
  941. ase->vdev_id);
  942. }
  943. }
  944. }
  945. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  946. }
  947. qdf_spin_unlock_bh(&soc->ast_lock);
  948. }
  949. #else
  950. void dp_print_ast_stats(struct dp_soc *soc)
  951. {
  952. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  953. return;
  954. }
  955. #endif
  956. /**
  957. * dp_print_peer_table() - Dump all Peer stats
  958. * @vdev: Datapath Vdev handle
  959. *
  960. * return void
  961. */
  962. static void dp_print_peer_table(struct dp_vdev *vdev)
  963. {
  964. struct dp_peer *peer = NULL;
  965. DP_PRINT_STATS("Dumping Peer Table Stats:");
  966. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  967. if (!peer) {
  968. DP_PRINT_STATS("Invalid Peer");
  969. return;
  970. }
  971. DP_PRINT_STATS(" peer_mac_addr = %pM"
  972. " nawds_enabled = %d"
  973. " bss_peer = %d"
  974. " wds_enabled = %d"
  975. " tx_cap_enabled = %d"
  976. " rx_cap_enabled = %d"
  977. " delete in progress = %d"
  978. " peer id = %d",
  979. peer->mac_addr.raw,
  980. peer->nawds_enabled,
  981. peer->bss_peer,
  982. peer->wds_enabled,
  983. peer->tx_cap_enabled,
  984. peer->rx_cap_enabled,
  985. peer->delete_in_progress,
  986. peer->peer_ids[0]);
  987. }
  988. }
  989. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  990. /**
  991. * dp_srng_configure_interrupt_thresholds() - Retrieve interrupt
  992. * threshold values from the wlan_srng_cfg table for each ring type
  993. * @soc: device handle
  994. * @ring_params: per ring specific parameters
  995. * @ring_type: Ring type
  996. * @ring_num: Ring number for a given ring type
  997. *
  998. * Fill the ring params with the interrupt threshold
  999. * configuration parameters available in the per ring type wlan_srng_cfg
  1000. * table.
  1001. *
  1002. * Return: None
  1003. */
  1004. static void
  1005. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1006. struct hal_srng_params *ring_params,
  1007. int ring_type, int ring_num,
  1008. int num_entries)
  1009. {
  1010. if (ring_type == WBM2SW_RELEASE && (ring_num == 3)) {
  1011. ring_params->intr_timer_thres_us =
  1012. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1013. ring_params->intr_batch_cntr_thres_entries =
  1014. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1015. } else {
  1016. ring_params->intr_timer_thres_us =
  1017. soc->wlan_srng_cfg[ring_type].timer_threshold;
  1018. ring_params->intr_batch_cntr_thres_entries =
  1019. soc->wlan_srng_cfg[ring_type].batch_count_threshold;
  1020. }
  1021. ring_params->low_threshold =
  1022. soc->wlan_srng_cfg[ring_type].low_threshold;
  1023. if (ring_params->low_threshold)
  1024. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1025. }
  1026. #else
  1027. static void
  1028. dp_srng_configure_interrupt_thresholds(struct dp_soc *soc,
  1029. struct hal_srng_params *ring_params,
  1030. int ring_type, int ring_num,
  1031. int num_entries)
  1032. {
  1033. if (ring_type == REO_DST) {
  1034. ring_params->intr_timer_thres_us =
  1035. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1036. ring_params->intr_batch_cntr_thres_entries =
  1037. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  1038. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  1039. ring_params->intr_timer_thres_us =
  1040. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  1041. ring_params->intr_batch_cntr_thres_entries =
  1042. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  1043. } else {
  1044. ring_params->intr_timer_thres_us =
  1045. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  1046. ring_params->intr_batch_cntr_thres_entries =
  1047. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  1048. }
  1049. /* Enable low threshold interrupts for rx buffer rings (regular and
  1050. * monitor buffer rings.
  1051. * TODO: See if this is required for any other ring
  1052. */
  1053. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  1054. (ring_type == RXDMA_MONITOR_STATUS)) {
  1055. /* TODO: Setting low threshold to 1/8th of ring size
  1056. * see if this needs to be configurable
  1057. */
  1058. ring_params->low_threshold = num_entries >> 3;
  1059. ring_params->intr_timer_thres_us =
  1060. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  1061. ring_params->flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  1062. ring_params->intr_batch_cntr_thres_entries = 0;
  1063. }
  1064. }
  1065. #endif
  1066. /**
  1067. * dp_srng_setup() - Internal function to setup SRNG rings used by data path
  1068. * @soc: datapath soc handle
  1069. * @srng: srng handle
  1070. * @ring_type: ring that needs to be configured
  1071. * @mac_id: mac number
  1072. * @num_entries: Total number of entries for a given ring
  1073. *
  1074. * Return: non-zero - failure/zero - success
  1075. */
  1076. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  1077. int ring_type, int ring_num, int mac_id,
  1078. uint32_t num_entries, bool cached)
  1079. {
  1080. hal_soc_handle_t hal_soc = soc->hal_soc;
  1081. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  1082. /* TODO: See if we should get align size from hal */
  1083. uint32_t ring_base_align = 8;
  1084. struct hal_srng_params ring_params;
  1085. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  1086. /* TODO: Currently hal layer takes care of endianness related settings.
  1087. * See if these settings need to passed from DP layer
  1088. */
  1089. ring_params.flags = 0;
  1090. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  1091. srng->hal_srng = NULL;
  1092. srng->alloc_size = num_entries * entry_size;
  1093. srng->num_entries = num_entries;
  1094. if (!dp_is_soc_reinit(soc)) {
  1095. if (!cached) {
  1096. ring_params.ring_base_vaddr =
  1097. qdf_aligned_mem_alloc_consistent(
  1098. soc->osdev, &srng->alloc_size,
  1099. &srng->base_vaddr_unaligned,
  1100. &srng->base_paddr_unaligned,
  1101. &ring_params.ring_base_paddr,
  1102. ring_base_align);
  1103. } else {
  1104. ring_params.ring_base_vaddr = qdf_aligned_malloc(
  1105. &srng->alloc_size,
  1106. &srng->base_vaddr_unaligned,
  1107. &srng->base_paddr_unaligned,
  1108. &ring_params.ring_base_paddr,
  1109. ring_base_align);
  1110. }
  1111. if (!ring_params.ring_base_vaddr) {
  1112. dp_err("alloc failed - ring_type: %d, ring_num %d",
  1113. ring_type, ring_num);
  1114. return QDF_STATUS_E_NOMEM;
  1115. }
  1116. }
  1117. ring_params.ring_base_paddr = (qdf_dma_addr_t)qdf_align(
  1118. (unsigned long)(srng->base_paddr_unaligned),
  1119. ring_base_align);
  1120. ring_params.ring_base_vaddr = (void *)(
  1121. (unsigned long)(srng->base_vaddr_unaligned) +
  1122. ((unsigned long)(ring_params.ring_base_paddr) -
  1123. (unsigned long)(srng->base_paddr_unaligned)));
  1124. qdf_assert_always(ring_params.ring_base_vaddr);
  1125. ring_params.num_entries = num_entries;
  1126. dp_verbose_debug("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u",
  1127. ring_type, ring_num,
  1128. (void *)ring_params.ring_base_vaddr,
  1129. (void *)ring_params.ring_base_paddr,
  1130. ring_params.num_entries);
  1131. if (soc->intr_mode == DP_INTR_MSI) {
  1132. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  1133. dp_verbose_debug("Using MSI for ring_type: %d, ring_num %d",
  1134. ring_type, ring_num);
  1135. } else {
  1136. ring_params.msi_data = 0;
  1137. ring_params.msi_addr = 0;
  1138. dp_verbose_debug("Skipping MSI for ring_type: %d, ring_num %d",
  1139. ring_type, ring_num);
  1140. }
  1141. dp_srng_configure_interrupt_thresholds(soc, &ring_params,
  1142. ring_type, ring_num,
  1143. num_entries);
  1144. if (cached) {
  1145. ring_params.flags |= HAL_SRNG_CACHED_DESC;
  1146. srng->cached = 1;
  1147. }
  1148. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  1149. mac_id, &ring_params);
  1150. if (!srng->hal_srng) {
  1151. if (cached) {
  1152. qdf_mem_free(srng->base_vaddr_unaligned);
  1153. } else {
  1154. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1155. srng->alloc_size,
  1156. srng->base_vaddr_unaligned,
  1157. srng->base_paddr_unaligned, 0);
  1158. }
  1159. }
  1160. return 0;
  1161. }
  1162. /*
  1163. * dp_srng_deinit() - Internal function to deinit SRNG rings used by data path
  1164. * @soc: DP SOC handle
  1165. * @srng: source ring structure
  1166. * @ring_type: type of ring
  1167. * @ring_num: ring number
  1168. *
  1169. * Return: None
  1170. */
  1171. static void dp_srng_deinit(struct dp_soc *soc, struct dp_srng *srng,
  1172. int ring_type, int ring_num)
  1173. {
  1174. if (!srng->hal_srng) {
  1175. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1176. FL("Ring type: %d, num:%d not setup"),
  1177. ring_type, ring_num);
  1178. return;
  1179. }
  1180. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1181. srng->hal_srng = NULL;
  1182. }
  1183. /**
  1184. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  1185. * Any buffers allocated and attached to ring entries are expected to be freed
  1186. * before calling this function.
  1187. */
  1188. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  1189. int ring_type, int ring_num)
  1190. {
  1191. if (!dp_is_soc_reinit(soc)) {
  1192. if (!srng->hal_srng && (srng->alloc_size == 0)) {
  1193. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1194. FL("Ring type: %d, num:%d not setup"),
  1195. ring_type, ring_num);
  1196. return;
  1197. }
  1198. if (srng->hal_srng) {
  1199. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1200. srng->hal_srng = NULL;
  1201. }
  1202. }
  1203. if (srng->alloc_size && srng->base_vaddr_unaligned) {
  1204. if (!srng->cached) {
  1205. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1206. srng->alloc_size,
  1207. srng->base_vaddr_unaligned,
  1208. srng->base_paddr_unaligned, 0);
  1209. } else {
  1210. qdf_mem_free(srng->base_vaddr_unaligned);
  1211. }
  1212. srng->alloc_size = 0;
  1213. srng->base_vaddr_unaligned = NULL;
  1214. }
  1215. srng->hal_srng = NULL;
  1216. }
  1217. /* TODO: Need this interface from HIF */
  1218. void *hif_get_hal_handle(struct hif_opaque_softc *hif_handle);
  1219. #ifdef WLAN_FEATURE_DP_EVENT_HISTORY
  1220. int dp_srng_access_start(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  1221. hal_ring_handle_t hal_ring_hdl)
  1222. {
  1223. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  1224. uint32_t hp, tp;
  1225. uint8_t ring_id;
  1226. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  1227. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  1228. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  1229. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_START);
  1230. return hal_srng_access_start(hal_soc, hal_ring_hdl);
  1231. }
  1232. void dp_srng_access_end(struct dp_intr *int_ctx, struct dp_soc *dp_soc,
  1233. hal_ring_handle_t hal_ring_hdl)
  1234. {
  1235. hal_soc_handle_t hal_soc = dp_soc->hal_soc;
  1236. uint32_t hp, tp;
  1237. uint8_t ring_id;
  1238. hal_get_sw_hptp(hal_soc, hal_ring_hdl, &tp, &hp);
  1239. ring_id = hal_srng_ring_id_get(hal_ring_hdl);
  1240. hif_record_event(dp_soc->hif_handle, int_ctx->dp_intr_id,
  1241. ring_id, hp, tp, HIF_EVENT_SRNG_ACCESS_END);
  1242. return hal_srng_access_end(hal_soc, hal_ring_hdl);
  1243. }
  1244. #endif /* WLAN_FEATURE_DP_EVENT_HISTORY */
  1245. /*
  1246. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1247. * @dp_ctx: DP SOC handle
  1248. * @budget: Number of frames/descriptors that can be processed in one shot
  1249. *
  1250. * Return: remaining budget/quota for the soc device
  1251. */
  1252. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1253. {
  1254. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1255. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  1256. struct dp_soc *soc = int_ctx->soc;
  1257. int ring = 0;
  1258. uint32_t work_done = 0;
  1259. int budget = dp_budget;
  1260. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1261. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1262. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1263. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1264. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1265. uint32_t remaining_quota = dp_budget;
  1266. struct dp_pdev *pdev = NULL;
  1267. int mac_id;
  1268. dp_verbose_debug("tx %x rx %x rx_err %x rx_wbm_rel %x reo_status %x rx_mon_ring %x host2rxdma %x rxdma2host %x\n",
  1269. tx_mask, rx_mask, rx_err_mask, rx_wbm_rel_mask,
  1270. reo_status_mask,
  1271. int_ctx->rx_mon_ring_mask,
  1272. int_ctx->host2rxdma_ring_mask,
  1273. int_ctx->rxdma2host_ring_mask);
  1274. /* Process Tx completion interrupts first to return back buffers */
  1275. while (tx_mask) {
  1276. if (tx_mask & 0x1) {
  1277. work_done = dp_tx_comp_handler(int_ctx,
  1278. soc,
  1279. soc->tx_comp_ring[ring].hal_srng,
  1280. ring, remaining_quota);
  1281. if (work_done) {
  1282. intr_stats->num_tx_ring_masks[ring]++;
  1283. dp_verbose_debug("tx mask 0x%x ring %d, budget %d, work_done %d",
  1284. tx_mask, ring, budget,
  1285. work_done);
  1286. }
  1287. budget -= work_done;
  1288. if (budget <= 0)
  1289. goto budget_done;
  1290. remaining_quota = budget;
  1291. }
  1292. tx_mask = tx_mask >> 1;
  1293. ring++;
  1294. }
  1295. /* Process REO Exception ring interrupt */
  1296. if (rx_err_mask) {
  1297. work_done = dp_rx_err_process(int_ctx, soc,
  1298. soc->reo_exception_ring.hal_srng,
  1299. remaining_quota);
  1300. if (work_done) {
  1301. intr_stats->num_rx_err_ring_masks++;
  1302. dp_verbose_debug("REO Exception Ring: work_done %d budget %d",
  1303. work_done, budget);
  1304. }
  1305. budget -= work_done;
  1306. if (budget <= 0) {
  1307. goto budget_done;
  1308. }
  1309. remaining_quota = budget;
  1310. }
  1311. /* Process Rx WBM release ring interrupt */
  1312. if (rx_wbm_rel_mask) {
  1313. work_done = dp_rx_wbm_err_process(int_ctx, soc,
  1314. soc->rx_rel_ring.hal_srng,
  1315. remaining_quota);
  1316. if (work_done) {
  1317. intr_stats->num_rx_wbm_rel_ring_masks++;
  1318. dp_verbose_debug("WBM Release Ring: work_done %d budget %d",
  1319. work_done, budget);
  1320. }
  1321. budget -= work_done;
  1322. if (budget <= 0) {
  1323. goto budget_done;
  1324. }
  1325. remaining_quota = budget;
  1326. }
  1327. /* Process Rx interrupts */
  1328. if (rx_mask) {
  1329. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1330. if (!(rx_mask & (1 << ring)))
  1331. continue;
  1332. work_done = dp_rx_process(int_ctx,
  1333. soc->reo_dest_ring[ring].hal_srng,
  1334. ring,
  1335. remaining_quota);
  1336. if (work_done) {
  1337. intr_stats->num_rx_ring_masks[ring]++;
  1338. dp_verbose_debug("rx mask 0x%x ring %d, work_done %d budget %d",
  1339. rx_mask, ring,
  1340. work_done, budget);
  1341. budget -= work_done;
  1342. if (budget <= 0)
  1343. goto budget_done;
  1344. remaining_quota = budget;
  1345. }
  1346. }
  1347. }
  1348. if (reo_status_mask) {
  1349. if (dp_reo_status_ring_handler(int_ctx, soc))
  1350. int_ctx->intr_stats.num_reo_status_ring_masks++;
  1351. }
  1352. /* Process LMAC interrupts */
  1353. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1354. pdev = soc->pdev_list[ring];
  1355. if (!pdev)
  1356. continue;
  1357. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1358. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1359. pdev->pdev_id);
  1360. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1361. work_done = dp_mon_process(soc, mac_for_pdev,
  1362. remaining_quota);
  1363. if (work_done)
  1364. intr_stats->num_rx_mon_ring_masks++;
  1365. budget -= work_done;
  1366. if (budget <= 0)
  1367. goto budget_done;
  1368. remaining_quota = budget;
  1369. }
  1370. if (int_ctx->rxdma2host_ring_mask &
  1371. (1 << mac_for_pdev)) {
  1372. work_done = dp_rxdma_err_process(int_ctx, soc,
  1373. mac_for_pdev,
  1374. remaining_quota);
  1375. if (work_done)
  1376. intr_stats->num_rxdma2host_ring_masks++;
  1377. budget -= work_done;
  1378. if (budget <= 0)
  1379. goto budget_done;
  1380. remaining_quota = budget;
  1381. }
  1382. if (int_ctx->host2rxdma_ring_mask &
  1383. (1 << mac_for_pdev)) {
  1384. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1385. union dp_rx_desc_list_elem_t *tail = NULL;
  1386. struct dp_srng *rx_refill_buf_ring =
  1387. &pdev->rx_refill_buf_ring;
  1388. intr_stats->num_host2rxdma_ring_masks++;
  1389. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1390. 1);
  1391. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1392. rx_refill_buf_ring,
  1393. &soc->rx_desc_buf[mac_for_pdev],
  1394. 0, &desc_list, &tail);
  1395. }
  1396. }
  1397. }
  1398. qdf_lro_flush(int_ctx->lro_ctx);
  1399. intr_stats->num_masks++;
  1400. budget_done:
  1401. return dp_budget - budget;
  1402. }
  1403. /* dp_interrupt_timer()- timer poll for interrupts
  1404. *
  1405. * @arg: SoC Handle
  1406. *
  1407. * Return:
  1408. *
  1409. */
  1410. static void dp_interrupt_timer(void *arg)
  1411. {
  1412. struct dp_soc *soc = (struct dp_soc *) arg;
  1413. int i;
  1414. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1415. for (i = 0;
  1416. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1417. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1418. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1419. }
  1420. }
  1421. /*
  1422. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1423. * @txrx_soc: DP SOC handle
  1424. *
  1425. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1426. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1427. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1428. *
  1429. * Return: 0 for success, nonzero for failure.
  1430. */
  1431. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1432. {
  1433. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1434. int i;
  1435. soc->intr_mode = DP_INTR_POLL;
  1436. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1437. soc->intr_ctx[i].dp_intr_id = i;
  1438. soc->intr_ctx[i].tx_ring_mask =
  1439. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1440. soc->intr_ctx[i].rx_ring_mask =
  1441. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1442. soc->intr_ctx[i].rx_mon_ring_mask =
  1443. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1444. soc->intr_ctx[i].rx_err_ring_mask =
  1445. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1446. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1447. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1448. soc->intr_ctx[i].reo_status_ring_mask =
  1449. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1450. soc->intr_ctx[i].rxdma2host_ring_mask =
  1451. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1452. soc->intr_ctx[i].soc = soc;
  1453. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1454. }
  1455. qdf_timer_init(soc->osdev, &soc->int_timer,
  1456. dp_interrupt_timer, (void *)soc,
  1457. QDF_TIMER_TYPE_WAKE_APPS);
  1458. return QDF_STATUS_SUCCESS;
  1459. }
  1460. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1461. #if defined(DP_INTR_POLL_BOTH)
  1462. /*
  1463. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1464. * @txrx_soc: DP SOC handle
  1465. *
  1466. * Call the appropriate attach function based on the mode of operation.
  1467. * This is a WAR for enabling monitor mode.
  1468. *
  1469. * Return: 0 for success. nonzero for failure.
  1470. */
  1471. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1472. {
  1473. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1474. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1475. (soc->cdp_soc.ol_ops->get_con_mode &&
  1476. soc->cdp_soc.ol_ops->get_con_mode() ==
  1477. QDF_GLOBAL_MONITOR_MODE)) {
  1478. dp_info("Poll mode");
  1479. return dp_soc_attach_poll(txrx_soc);
  1480. } else {
  1481. dp_info("Interrupt mode");
  1482. return dp_soc_interrupt_attach(txrx_soc);
  1483. }
  1484. }
  1485. #else
  1486. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1487. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1488. {
  1489. return dp_soc_attach_poll(txrx_soc);
  1490. }
  1491. #else
  1492. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1493. {
  1494. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1495. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1496. return dp_soc_attach_poll(txrx_soc);
  1497. else
  1498. return dp_soc_interrupt_attach(txrx_soc);
  1499. }
  1500. #endif
  1501. #endif
  1502. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1503. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1504. {
  1505. int j;
  1506. int num_irq = 0;
  1507. int tx_mask =
  1508. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1509. int rx_mask =
  1510. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1511. int rx_mon_mask =
  1512. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1513. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1514. soc->wlan_cfg_ctx, intr_ctx_num);
  1515. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1516. soc->wlan_cfg_ctx, intr_ctx_num);
  1517. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1518. soc->wlan_cfg_ctx, intr_ctx_num);
  1519. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1520. soc->wlan_cfg_ctx, intr_ctx_num);
  1521. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1522. soc->wlan_cfg_ctx, intr_ctx_num);
  1523. int host2rxdma_mon_ring_mask = wlan_cfg_get_host2rxdma_mon_ring_mask(
  1524. soc->wlan_cfg_ctx, intr_ctx_num);
  1525. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1526. if (tx_mask & (1 << j)) {
  1527. irq_id_map[num_irq++] =
  1528. (wbm2host_tx_completions_ring1 - j);
  1529. }
  1530. if (rx_mask & (1 << j)) {
  1531. irq_id_map[num_irq++] =
  1532. (reo2host_destination_ring1 - j);
  1533. }
  1534. if (rxdma2host_ring_mask & (1 << j)) {
  1535. irq_id_map[num_irq++] =
  1536. rxdma2host_destination_ring_mac1 -
  1537. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1538. }
  1539. if (host2rxdma_ring_mask & (1 << j)) {
  1540. irq_id_map[num_irq++] =
  1541. host2rxdma_host_buf_ring_mac1 -
  1542. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1543. }
  1544. if (host2rxdma_mon_ring_mask & (1 << j)) {
  1545. irq_id_map[num_irq++] =
  1546. host2rxdma_monitor_ring1 -
  1547. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1548. }
  1549. if (rx_mon_mask & (1 << j)) {
  1550. irq_id_map[num_irq++] =
  1551. ppdu_end_interrupts_mac1 -
  1552. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1553. irq_id_map[num_irq++] =
  1554. rxdma2host_monitor_status_ring_mac1 -
  1555. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1556. }
  1557. if (rx_wbm_rel_ring_mask & (1 << j))
  1558. irq_id_map[num_irq++] = wbm2host_rx_release;
  1559. if (rx_err_ring_mask & (1 << j))
  1560. irq_id_map[num_irq++] = reo2host_exception;
  1561. if (reo_status_ring_mask & (1 << j))
  1562. irq_id_map[num_irq++] = reo2host_status;
  1563. }
  1564. *num_irq_r = num_irq;
  1565. }
  1566. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1567. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1568. int msi_vector_count, int msi_vector_start)
  1569. {
  1570. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1571. soc->wlan_cfg_ctx, intr_ctx_num);
  1572. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1573. soc->wlan_cfg_ctx, intr_ctx_num);
  1574. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1575. soc->wlan_cfg_ctx, intr_ctx_num);
  1576. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1577. soc->wlan_cfg_ctx, intr_ctx_num);
  1578. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1579. soc->wlan_cfg_ctx, intr_ctx_num);
  1580. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1581. soc->wlan_cfg_ctx, intr_ctx_num);
  1582. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1583. soc->wlan_cfg_ctx, intr_ctx_num);
  1584. unsigned int vector =
  1585. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1586. int num_irq = 0;
  1587. soc->intr_mode = DP_INTR_MSI;
  1588. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1589. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1590. irq_id_map[num_irq++] =
  1591. pld_get_msi_irq(soc->osdev->dev, vector);
  1592. *num_irq_r = num_irq;
  1593. }
  1594. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1595. int *irq_id_map, int *num_irq)
  1596. {
  1597. int msi_vector_count, ret;
  1598. uint32_t msi_base_data, msi_vector_start;
  1599. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1600. &msi_vector_count,
  1601. &msi_base_data,
  1602. &msi_vector_start);
  1603. if (ret)
  1604. return dp_soc_interrupt_map_calculate_integrated(soc,
  1605. intr_ctx_num, irq_id_map, num_irq);
  1606. else
  1607. dp_soc_interrupt_map_calculate_msi(soc,
  1608. intr_ctx_num, irq_id_map, num_irq,
  1609. msi_vector_count, msi_vector_start);
  1610. }
  1611. /*
  1612. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1613. * @txrx_soc: DP SOC handle
  1614. *
  1615. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1616. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1617. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1618. *
  1619. * Return: 0 for success. nonzero for failure.
  1620. */
  1621. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1622. {
  1623. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1624. int i = 0;
  1625. int num_irq = 0;
  1626. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1627. int ret = 0;
  1628. /* Map of IRQ ids registered with one interrupt context */
  1629. int irq_id_map[HIF_MAX_GRP_IRQ];
  1630. int tx_mask =
  1631. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1632. int rx_mask =
  1633. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1634. int rx_mon_mask =
  1635. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1636. int rx_err_ring_mask =
  1637. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1638. int rx_wbm_rel_ring_mask =
  1639. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1640. int reo_status_ring_mask =
  1641. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1642. int rxdma2host_ring_mask =
  1643. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1644. int host2rxdma_ring_mask =
  1645. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1646. int host2rxdma_mon_ring_mask =
  1647. wlan_cfg_get_host2rxdma_mon_ring_mask(
  1648. soc->wlan_cfg_ctx, i);
  1649. soc->intr_ctx[i].dp_intr_id = i;
  1650. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1651. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1652. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1653. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1654. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1655. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1656. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1657. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1658. soc->intr_ctx[i].host2rxdma_mon_ring_mask =
  1659. host2rxdma_mon_ring_mask;
  1660. soc->intr_ctx[i].soc = soc;
  1661. num_irq = 0;
  1662. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1663. &num_irq);
  1664. ret = hif_register_ext_group(soc->hif_handle,
  1665. num_irq, irq_id_map, dp_service_srngs,
  1666. &soc->intr_ctx[i], "dp_intr",
  1667. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1668. if (ret) {
  1669. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1670. FL("failed, ret = %d"), ret);
  1671. return QDF_STATUS_E_FAILURE;
  1672. }
  1673. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1674. }
  1675. hif_configure_ext_group_interrupts(soc->hif_handle);
  1676. return QDF_STATUS_SUCCESS;
  1677. }
  1678. /*
  1679. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1680. * @txrx_soc: DP SOC handle
  1681. *
  1682. * Return: void
  1683. */
  1684. static void dp_soc_interrupt_detach(void *txrx_soc)
  1685. {
  1686. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1687. int i;
  1688. if (soc->intr_mode == DP_INTR_POLL) {
  1689. qdf_timer_stop(&soc->int_timer);
  1690. qdf_timer_free(&soc->int_timer);
  1691. } else {
  1692. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1693. }
  1694. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1695. soc->intr_ctx[i].tx_ring_mask = 0;
  1696. soc->intr_ctx[i].rx_ring_mask = 0;
  1697. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1698. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1699. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1700. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1701. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1702. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1703. soc->intr_ctx[i].host2rxdma_mon_ring_mask = 0;
  1704. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1705. }
  1706. }
  1707. #define AVG_MAX_MPDUS_PER_TID 128
  1708. #define AVG_TIDS_PER_CLIENT 2
  1709. #define AVG_FLOWS_PER_TID 2
  1710. #define AVG_MSDUS_PER_FLOW 128
  1711. #define AVG_MSDUS_PER_MPDU 4
  1712. /*
  1713. * Allocate and setup link descriptor pool that will be used by HW for
  1714. * various link and queue descriptors and managed by WBM
  1715. */
  1716. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1717. {
  1718. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1719. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1720. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1721. uint32_t num_mpdus_per_link_desc =
  1722. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1723. uint32_t num_msdus_per_link_desc =
  1724. hal_num_msdus_per_link_desc(soc->hal_soc);
  1725. uint32_t num_mpdu_links_per_queue_desc =
  1726. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1727. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1728. uint32_t total_link_descs, total_mem_size;
  1729. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1730. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1731. uint32_t num_link_desc_banks;
  1732. uint32_t last_bank_size = 0;
  1733. uint32_t entry_size, num_entries;
  1734. int i;
  1735. uint32_t desc_id = 0;
  1736. qdf_dma_addr_t *baseaddr = NULL;
  1737. /* Only Tx queue descriptors are allocated from common link descriptor
  1738. * pool Rx queue descriptors are not included in this because (REO queue
  1739. * extension descriptors) they are expected to be allocated contiguously
  1740. * with REO queue descriptors
  1741. */
  1742. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1743. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1744. num_mpdu_queue_descs = num_mpdu_link_descs /
  1745. num_mpdu_links_per_queue_desc;
  1746. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1747. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1748. num_msdus_per_link_desc;
  1749. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1750. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1751. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1752. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1753. /* Round up to power of 2 */
  1754. total_link_descs = 1;
  1755. while (total_link_descs < num_entries)
  1756. total_link_descs <<= 1;
  1757. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1758. FL("total_link_descs: %u, link_desc_size: %d"),
  1759. total_link_descs, link_desc_size);
  1760. total_mem_size = total_link_descs * link_desc_size;
  1761. total_mem_size += link_desc_align;
  1762. if (total_mem_size <= max_alloc_size) {
  1763. num_link_desc_banks = 0;
  1764. last_bank_size = total_mem_size;
  1765. } else {
  1766. num_link_desc_banks = (total_mem_size) /
  1767. (max_alloc_size - link_desc_align);
  1768. last_bank_size = total_mem_size %
  1769. (max_alloc_size - link_desc_align);
  1770. }
  1771. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1772. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1773. total_mem_size, num_link_desc_banks);
  1774. for (i = 0; i < num_link_desc_banks; i++) {
  1775. if (!dp_is_soc_reinit(soc)) {
  1776. baseaddr = &soc->link_desc_banks[i].
  1777. base_paddr_unaligned;
  1778. soc->link_desc_banks[i].base_vaddr_unaligned =
  1779. qdf_mem_alloc_consistent(soc->osdev,
  1780. soc->osdev->dev,
  1781. max_alloc_size,
  1782. baseaddr);
  1783. }
  1784. soc->link_desc_banks[i].size = max_alloc_size;
  1785. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1786. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1787. ((unsigned long)(
  1788. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1789. link_desc_align));
  1790. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1791. soc->link_desc_banks[i].base_paddr_unaligned) +
  1792. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1793. (unsigned long)(
  1794. soc->link_desc_banks[i].base_vaddr_unaligned));
  1795. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1796. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1797. FL("Link descriptor memory alloc failed"));
  1798. goto fail;
  1799. }
  1800. if (!dp_is_soc_reinit(soc)) {
  1801. qdf_minidump_log(soc->link_desc_banks[i].base_vaddr,
  1802. soc->link_desc_banks[i].size,
  1803. "link_desc_bank");
  1804. }
  1805. qdf_minidump_log((soc->link_desc_banks[i].base_vaddr),
  1806. soc->link_desc_banks[i].size,
  1807. "link_desc_bank");
  1808. }
  1809. if (last_bank_size) {
  1810. /* Allocate last bank in case total memory required is not exact
  1811. * multiple of max_alloc_size
  1812. */
  1813. if (!dp_is_soc_reinit(soc)) {
  1814. baseaddr = &soc->link_desc_banks[i].
  1815. base_paddr_unaligned;
  1816. soc->link_desc_banks[i].base_vaddr_unaligned =
  1817. qdf_mem_alloc_consistent(soc->osdev,
  1818. soc->osdev->dev,
  1819. last_bank_size,
  1820. baseaddr);
  1821. }
  1822. soc->link_desc_banks[i].size = last_bank_size;
  1823. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1824. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1825. ((unsigned long)(
  1826. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1827. link_desc_align));
  1828. soc->link_desc_banks[i].base_paddr =
  1829. (unsigned long)(
  1830. soc->link_desc_banks[i].base_paddr_unaligned) +
  1831. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1832. (unsigned long)(
  1833. soc->link_desc_banks[i].base_vaddr_unaligned));
  1834. if (!dp_is_soc_reinit(soc)) {
  1835. qdf_minidump_log(soc->link_desc_banks[i].base_vaddr,
  1836. soc->link_desc_banks[i].size,
  1837. "link_desc_bank");
  1838. }
  1839. qdf_minidump_log((soc->link_desc_banks[i].base_vaddr),
  1840. soc->link_desc_banks[i].size,
  1841. "link_desc_bank");
  1842. }
  1843. /* Allocate and setup link descriptor idle list for HW internal use */
  1844. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1845. total_mem_size = entry_size * total_link_descs;
  1846. if (total_mem_size <= max_alloc_size) {
  1847. void *desc;
  1848. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1849. WBM_IDLE_LINK, 0, 0, total_link_descs, 0)) {
  1850. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1851. FL("Link desc idle ring setup failed"));
  1852. goto fail;
  1853. }
  1854. qdf_minidump_log(soc->wbm_idle_link_ring.base_vaddr_unaligned,
  1855. soc->wbm_idle_link_ring.alloc_size,
  1856. "wbm_idle_link_ring");
  1857. hal_srng_access_start_unlocked(soc->hal_soc,
  1858. soc->wbm_idle_link_ring.hal_srng);
  1859. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1860. soc->link_desc_banks[i].base_paddr; i++) {
  1861. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1862. ((unsigned long)(
  1863. soc->link_desc_banks[i].base_vaddr) -
  1864. (unsigned long)(
  1865. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1866. / link_desc_size;
  1867. unsigned long paddr = (unsigned long)(
  1868. soc->link_desc_banks[i].base_paddr);
  1869. while (num_entries && (desc = hal_srng_src_get_next(
  1870. soc->hal_soc,
  1871. soc->wbm_idle_link_ring.hal_srng))) {
  1872. hal_set_link_desc_addr(desc,
  1873. LINK_DESC_COOKIE(desc_id, i), paddr);
  1874. num_entries--;
  1875. desc_id++;
  1876. paddr += link_desc_size;
  1877. }
  1878. }
  1879. hal_srng_access_end_unlocked(soc->hal_soc,
  1880. soc->wbm_idle_link_ring.hal_srng);
  1881. } else {
  1882. uint32_t num_scatter_bufs;
  1883. uint32_t num_entries_per_buf;
  1884. uint32_t rem_entries;
  1885. uint8_t *scatter_buf_ptr;
  1886. uint16_t scatter_buf_num;
  1887. uint32_t buf_size = 0;
  1888. soc->wbm_idle_scatter_buf_size =
  1889. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1890. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1891. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1892. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1893. soc->hal_soc, total_mem_size,
  1894. soc->wbm_idle_scatter_buf_size);
  1895. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1896. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1897. FL("scatter bufs size out of bounds"));
  1898. goto fail;
  1899. }
  1900. for (i = 0; i < num_scatter_bufs; i++) {
  1901. baseaddr = &soc->wbm_idle_scatter_buf_base_paddr[i];
  1902. if (!dp_is_soc_reinit(soc)) {
  1903. buf_size = soc->wbm_idle_scatter_buf_size;
  1904. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1905. qdf_mem_alloc_consistent(soc->osdev,
  1906. soc->osdev->
  1907. dev,
  1908. buf_size,
  1909. baseaddr);
  1910. }
  1911. if (!soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1912. QDF_TRACE(QDF_MODULE_ID_DP,
  1913. QDF_TRACE_LEVEL_ERROR,
  1914. FL("Scatter lst memory alloc fail"));
  1915. goto fail;
  1916. }
  1917. }
  1918. /* Populate idle list scatter buffers with link descriptor
  1919. * pointers
  1920. */
  1921. scatter_buf_num = 0;
  1922. scatter_buf_ptr = (uint8_t *)(
  1923. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1924. rem_entries = num_entries_per_buf;
  1925. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1926. soc->link_desc_banks[i].base_paddr; i++) {
  1927. uint32_t num_link_descs =
  1928. (soc->link_desc_banks[i].size -
  1929. ((unsigned long)(
  1930. soc->link_desc_banks[i].base_vaddr) -
  1931. (unsigned long)(
  1932. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1933. / link_desc_size;
  1934. unsigned long paddr = (unsigned long)(
  1935. soc->link_desc_banks[i].base_paddr);
  1936. while (num_link_descs) {
  1937. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1938. LINK_DESC_COOKIE(desc_id, i), paddr);
  1939. num_link_descs--;
  1940. desc_id++;
  1941. paddr += link_desc_size;
  1942. rem_entries--;
  1943. if (rem_entries) {
  1944. scatter_buf_ptr += entry_size;
  1945. } else {
  1946. rem_entries = num_entries_per_buf;
  1947. scatter_buf_num++;
  1948. if (scatter_buf_num >= num_scatter_bufs)
  1949. break;
  1950. scatter_buf_ptr = (uint8_t *)(
  1951. soc->wbm_idle_scatter_buf_base_vaddr[
  1952. scatter_buf_num]);
  1953. }
  1954. }
  1955. }
  1956. /* Setup link descriptor idle list in HW */
  1957. hal_setup_link_idle_list(soc->hal_soc,
  1958. soc->wbm_idle_scatter_buf_base_paddr,
  1959. soc->wbm_idle_scatter_buf_base_vaddr,
  1960. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1961. (uint32_t)(scatter_buf_ptr -
  1962. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1963. scatter_buf_num-1])), total_link_descs);
  1964. }
  1965. return 0;
  1966. fail:
  1967. if (soc->wbm_idle_link_ring.hal_srng) {
  1968. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1969. WBM_IDLE_LINK, 0);
  1970. }
  1971. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1972. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1973. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1974. soc->wbm_idle_scatter_buf_size,
  1975. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1976. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1977. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1978. }
  1979. }
  1980. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1981. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1982. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1983. soc->link_desc_banks[i].size,
  1984. soc->link_desc_banks[i].base_vaddr_unaligned,
  1985. soc->link_desc_banks[i].base_paddr_unaligned,
  1986. 0);
  1987. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1988. }
  1989. }
  1990. return QDF_STATUS_E_FAILURE;
  1991. }
  1992. /*
  1993. * Free link descriptor pool that was setup HW
  1994. */
  1995. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1996. {
  1997. int i;
  1998. if (soc->wbm_idle_link_ring.hal_srng) {
  1999. qdf_minidump_remove(
  2000. soc->wbm_idle_link_ring.base_vaddr_unaligned);
  2001. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  2002. WBM_IDLE_LINK, 0);
  2003. }
  2004. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  2005. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  2006. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  2007. soc->wbm_idle_scatter_buf_size,
  2008. soc->wbm_idle_scatter_buf_base_vaddr[i],
  2009. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  2010. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  2011. }
  2012. }
  2013. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  2014. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  2015. qdf_minidump_remove(soc->link_desc_banks[i].base_vaddr);
  2016. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  2017. soc->link_desc_banks[i].size,
  2018. soc->link_desc_banks[i].base_vaddr_unaligned,
  2019. soc->link_desc_banks[i].base_paddr_unaligned,
  2020. 0);
  2021. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  2022. }
  2023. }
  2024. }
  2025. #ifdef IPA_OFFLOAD
  2026. #define REO_DST_RING_SIZE_QCA6290 1023
  2027. #ifndef QCA_WIFI_QCA8074_VP
  2028. #define REO_DST_RING_SIZE_QCA8074 1023
  2029. #define REO_DST_RING_SIZE_QCN9000 2048
  2030. #else
  2031. #define REO_DST_RING_SIZE_QCA8074 8
  2032. #define REO_DST_RING_SIZE_QCN9000 8
  2033. #endif /* QCA_WIFI_QCA8074_VP */
  2034. #else
  2035. #define REO_DST_RING_SIZE_QCA6290 1024
  2036. #ifndef QCA_WIFI_QCA8074_VP
  2037. #define REO_DST_RING_SIZE_QCA8074 2048
  2038. #define REO_DST_RING_SIZE_QCN9000 2048
  2039. #else
  2040. #define REO_DST_RING_SIZE_QCA8074 8
  2041. #define REO_DST_RING_SIZE_QCN9000 8
  2042. #endif /* QCA_WIFI_QCA8074_VP */
  2043. #endif /* IPA_OFFLOAD */
  2044. #ifndef FEATURE_WDS
  2045. static void dp_soc_wds_attach(struct dp_soc *soc)
  2046. {
  2047. }
  2048. static void dp_soc_wds_detach(struct dp_soc *soc)
  2049. {
  2050. }
  2051. #endif
  2052. /*
  2053. * dp_soc_reset_ring_map() - Reset cpu ring map
  2054. * @soc: Datapath soc handler
  2055. *
  2056. * This api resets the default cpu ring map
  2057. */
  2058. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  2059. {
  2060. uint8_t i;
  2061. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2062. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  2063. switch (nss_config) {
  2064. case dp_nss_cfg_first_radio:
  2065. /*
  2066. * Setting Tx ring map for one nss offloaded radio
  2067. */
  2068. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  2069. break;
  2070. case dp_nss_cfg_second_radio:
  2071. /*
  2072. * Setting Tx ring for two nss offloaded radios
  2073. */
  2074. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  2075. break;
  2076. case dp_nss_cfg_dbdc:
  2077. /*
  2078. * Setting Tx ring map for 2 nss offloaded radios
  2079. */
  2080. soc->tx_ring_map[i] =
  2081. dp_cpu_ring_map[DP_NSS_DBDC_OFFLOADED_MAP][i];
  2082. break;
  2083. case dp_nss_cfg_dbtc:
  2084. /*
  2085. * Setting Tx ring map for 3 nss offloaded radios
  2086. */
  2087. soc->tx_ring_map[i] =
  2088. dp_cpu_ring_map[DP_NSS_DBTC_OFFLOADED_MAP][i];
  2089. break;
  2090. default:
  2091. dp_err("tx_ring_map failed due to invalid nss cfg");
  2092. break;
  2093. }
  2094. }
  2095. }
  2096. /*
  2097. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  2098. * @dp_soc - DP soc handle
  2099. * @ring_type - ring type
  2100. * @ring_num - ring_num
  2101. *
  2102. * return 0 or 1
  2103. */
  2104. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  2105. {
  2106. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2107. uint8_t status = 0;
  2108. switch (ring_type) {
  2109. case WBM2SW_RELEASE:
  2110. case REO_DST:
  2111. case RXDMA_BUF:
  2112. status = ((nss_config) & (1 << ring_num));
  2113. break;
  2114. default:
  2115. break;
  2116. }
  2117. return status;
  2118. }
  2119. /*
  2120. * dp_soc_disable_mac2_intr_mask() - reset interrupt mask for WMAC2 hw rings
  2121. * @dp_soc - DP Soc handle
  2122. *
  2123. * Return: Return void
  2124. */
  2125. static void dp_soc_disable_mac2_intr_mask(struct dp_soc *soc)
  2126. {
  2127. int *grp_mask = NULL;
  2128. int group_number;
  2129. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2130. group_number = dp_srng_find_ring_in_mask(0x2, grp_mask);
  2131. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2132. group_number, 0x0);
  2133. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  2134. group_number = dp_srng_find_ring_in_mask(0x2, grp_mask);
  2135. wlan_cfg_set_rx_mon_ring_mask(soc->wlan_cfg_ctx,
  2136. group_number, 0x0);
  2137. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  2138. group_number = dp_srng_find_ring_in_mask(0x2, grp_mask);
  2139. wlan_cfg_set_rxdma2host_ring_mask(soc->wlan_cfg_ctx,
  2140. group_number, 0x0);
  2141. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_mon_ring_mask[0];
  2142. group_number = dp_srng_find_ring_in_mask(0x2, grp_mask);
  2143. wlan_cfg_set_host2rxdma_mon_ring_mask(soc->wlan_cfg_ctx,
  2144. group_number, 0x0);
  2145. }
  2146. /*
  2147. * dp_soc_reset_intr_mask() - reset interrupt mask
  2148. * @dp_soc - DP Soc handle
  2149. *
  2150. * Return: Return void
  2151. */
  2152. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  2153. {
  2154. uint8_t j;
  2155. int *grp_mask = NULL;
  2156. int group_number, mask, num_ring;
  2157. /* number of tx ring */
  2158. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  2159. /*
  2160. * group mask for tx completion ring.
  2161. */
  2162. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  2163. /* loop and reset the mask for only offloaded ring */
  2164. for (j = 0; j < num_ring; j++) {
  2165. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  2166. continue;
  2167. }
  2168. /*
  2169. * Group number corresponding to tx offloaded ring.
  2170. */
  2171. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2172. if (group_number < 0) {
  2173. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2174. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2175. WBM2SW_RELEASE, j);
  2176. return;
  2177. }
  2178. /* reset the tx mask for offloaded ring */
  2179. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2180. mask &= (~(1 << j));
  2181. /*
  2182. * reset the interrupt mask for offloaded ring.
  2183. */
  2184. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2185. }
  2186. /* number of rx rings */
  2187. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2188. /*
  2189. * group mask for reo destination ring.
  2190. */
  2191. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  2192. /* loop and reset the mask for only offloaded ring */
  2193. for (j = 0; j < num_ring; j++) {
  2194. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  2195. continue;
  2196. }
  2197. /*
  2198. * Group number corresponding to rx offloaded ring.
  2199. */
  2200. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2201. if (group_number < 0) {
  2202. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2203. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2204. REO_DST, j);
  2205. return;
  2206. }
  2207. /* set the interrupt mask for offloaded ring */
  2208. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  2209. mask &= (~(1 << j));
  2210. /*
  2211. * set the interrupt mask to zero for rx offloaded radio.
  2212. */
  2213. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  2214. }
  2215. /*
  2216. * group mask for Rx buffer refill ring
  2217. */
  2218. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  2219. /* loop and reset the mask for only offloaded ring */
  2220. for (j = 0; j < MAX_PDEV_CNT; j++) {
  2221. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  2222. continue;
  2223. }
  2224. /*
  2225. * Group number corresponding to rx offloaded ring.
  2226. */
  2227. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  2228. if (group_number < 0) {
  2229. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  2230. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  2231. REO_DST, j);
  2232. return;
  2233. }
  2234. /* set the interrupt mask for offloaded ring */
  2235. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2236. group_number);
  2237. mask &= (~(1 << j));
  2238. /*
  2239. * set the interrupt mask to zero for rx offloaded radio.
  2240. */
  2241. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  2242. group_number, mask);
  2243. }
  2244. }
  2245. #ifdef IPA_OFFLOAD
  2246. /**
  2247. * dp_reo_remap_config() - configure reo remap register value based
  2248. * nss configuration.
  2249. * based on offload_radio value below remap configuration
  2250. * get applied.
  2251. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  2252. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  2253. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  2254. * 3 - both Radios handled by NSS (remap not required)
  2255. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  2256. *
  2257. * @remap1: output parameter indicates reo remap 1 register value
  2258. * @remap2: output parameter indicates reo remap 2 register value
  2259. * Return: bool type, true if remap is configured else false.
  2260. */
  2261. bool dp_reo_remap_config(struct dp_soc *soc, uint32_t *remap1, uint32_t *remap2)
  2262. {
  2263. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  2264. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  2265. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  2266. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  2267. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  2268. return true;
  2269. }
  2270. #else
  2271. static bool dp_reo_remap_config(struct dp_soc *soc,
  2272. uint32_t *remap1,
  2273. uint32_t *remap2)
  2274. {
  2275. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2276. switch (offload_radio) {
  2277. case dp_nss_cfg_default:
  2278. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2279. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2280. (0x3 << 18) | (0x4 << 21)) << 8;
  2281. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  2282. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  2283. (0x3 << 18) | (0x4 << 21)) << 8;
  2284. break;
  2285. case dp_nss_cfg_first_radio:
  2286. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2287. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2288. (0x2 << 18) | (0x3 << 21)) << 8;
  2289. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2290. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2291. (0x4 << 18) | (0x2 << 21)) << 8;
  2292. break;
  2293. case dp_nss_cfg_second_radio:
  2294. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2295. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2296. (0x1 << 18) | (0x3 << 21)) << 8;
  2297. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2298. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2299. (0x4 << 18) | (0x1 << 21)) << 8;
  2300. break;
  2301. case dp_nss_cfg_dbdc:
  2302. case dp_nss_cfg_dbtc:
  2303. /* return false if both or all are offloaded to NSS */
  2304. return false;
  2305. }
  2306. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2307. *remap1, *remap2, offload_radio);
  2308. return true;
  2309. }
  2310. #endif
  2311. /*
  2312. * dp_reo_frag_dst_set() - configure reo register to set the
  2313. * fragment destination ring
  2314. * @soc : Datapath soc
  2315. * @frag_dst_ring : output parameter to set fragment destination ring
  2316. *
  2317. * Based on offload_radio below fragment destination rings is selected
  2318. * 0 - TCL
  2319. * 1 - SW1
  2320. * 2 - SW2
  2321. * 3 - SW3
  2322. * 4 - SW4
  2323. * 5 - Release
  2324. * 6 - FW
  2325. * 7 - alternate select
  2326. *
  2327. * return: void
  2328. */
  2329. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2330. {
  2331. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2332. switch (offload_radio) {
  2333. case dp_nss_cfg_default:
  2334. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2335. break;
  2336. case dp_nss_cfg_first_radio:
  2337. /*
  2338. * This configuration is valid for single band radio which
  2339. * is also NSS offload.
  2340. */
  2341. case dp_nss_cfg_dbdc:
  2342. case dp_nss_cfg_dbtc:
  2343. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2344. break;
  2345. default:
  2346. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2347. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2348. break;
  2349. }
  2350. }
  2351. #ifdef ENABLE_VERBOSE_DEBUG
  2352. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2353. {
  2354. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2355. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2356. if (soc_cfg_ctx->per_pkt_trace & dp_verbose_debug_mask)
  2357. is_dp_verbose_debug_enabled = true;
  2358. if (soc_cfg_ctx->per_pkt_trace & hal_verbose_debug_mask)
  2359. hal_set_verbose_debug(true);
  2360. else
  2361. hal_set_verbose_debug(false);
  2362. }
  2363. #else
  2364. static void dp_enable_verbose_debug(struct dp_soc *soc)
  2365. {
  2366. }
  2367. #endif
  2368. /*
  2369. * dp_soc_cmn_setup() - Common SoC level initializion
  2370. * @soc: Datapath SOC handle
  2371. *
  2372. * This is an internal function used to setup common SOC data structures,
  2373. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2374. */
  2375. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2376. {
  2377. int i, cached;
  2378. struct hal_reo_params reo_params;
  2379. int tx_ring_size;
  2380. int tx_comp_ring_size;
  2381. int reo_dst_ring_size;
  2382. uint32_t entries;
  2383. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2384. if (qdf_atomic_read(&soc->cmn_init_done))
  2385. return 0;
  2386. if (dp_hw_link_desc_pool_setup(soc))
  2387. goto fail1;
  2388. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2389. dp_enable_verbose_debug(soc);
  2390. /* Setup SRNG rings */
  2391. /* Common rings */
  2392. entries = wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx);
  2393. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2394. entries, 0)) {
  2395. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2396. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2397. goto fail1;
  2398. }
  2399. qdf_minidump_log(soc->wbm_desc_rel_ring.base_vaddr_unaligned,
  2400. soc->wbm_desc_rel_ring.alloc_size,
  2401. "wbm_desc_rel_ring");
  2402. soc->num_tcl_data_rings = 0;
  2403. /* Tx data rings */
  2404. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2405. soc->num_tcl_data_rings =
  2406. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2407. tx_comp_ring_size =
  2408. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2409. tx_ring_size =
  2410. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2411. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2412. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2413. TCL_DATA, i, 0, tx_ring_size, 0)) {
  2414. QDF_TRACE(QDF_MODULE_ID_DP,
  2415. QDF_TRACE_LEVEL_ERROR,
  2416. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2417. goto fail1;
  2418. }
  2419. /* Disable cached desc if NSS offload is enabled */
  2420. cached = WLAN_CFG_DST_RING_CACHED_DESC;
  2421. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  2422. cached = 0;
  2423. /*
  2424. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2425. * count
  2426. */
  2427. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2428. WBM2SW_RELEASE, i, 0,
  2429. tx_comp_ring_size,
  2430. cached)) {
  2431. QDF_TRACE(QDF_MODULE_ID_DP,
  2432. QDF_TRACE_LEVEL_ERROR,
  2433. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2434. goto fail1;
  2435. }
  2436. }
  2437. } else {
  2438. /* This will be incremented during per pdev ring setup */
  2439. soc->num_tcl_data_rings = 0;
  2440. }
  2441. if (dp_tx_soc_attach(soc)) {
  2442. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2443. FL("dp_tx_soc_attach failed"));
  2444. goto fail1;
  2445. }
  2446. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2447. /* TCL command and status rings */
  2448. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2449. entries, 0)) {
  2450. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2451. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2452. goto fail1;
  2453. }
  2454. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2455. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2456. entries, 0)) {
  2457. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2458. FL("dp_srng_setup failed for tcl_status_ring"));
  2459. goto fail1;
  2460. }
  2461. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2462. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2463. * descriptors
  2464. */
  2465. /* Rx data rings */
  2466. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2467. soc->num_reo_dest_rings =
  2468. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2469. QDF_TRACE(QDF_MODULE_ID_DP,
  2470. QDF_TRACE_LEVEL_INFO,
  2471. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2472. /* Disable cached desc if NSS offload is enabled */
  2473. cached = WLAN_CFG_DST_RING_CACHED_DESC;
  2474. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx))
  2475. cached = 0;
  2476. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2477. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2478. i, 0, reo_dst_ring_size, cached)) {
  2479. QDF_TRACE(QDF_MODULE_ID_DP,
  2480. QDF_TRACE_LEVEL_ERROR,
  2481. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2482. goto fail1;
  2483. }
  2484. }
  2485. } else {
  2486. /* This will be incremented during per pdev ring setup */
  2487. soc->num_reo_dest_rings = 0;
  2488. }
  2489. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2490. /* LMAC RxDMA to SW Rings configuration */
  2491. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2492. /* Only valid for MCL */
  2493. struct dp_pdev *pdev = soc->pdev_list[0];
  2494. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2495. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2496. RXDMA_DST, 0, i, entries, 0)) {
  2497. QDF_TRACE(QDF_MODULE_ID_DP,
  2498. QDF_TRACE_LEVEL_ERROR,
  2499. FL(RNG_ERR "rxdma_err_dst_ring"));
  2500. goto fail1;
  2501. }
  2502. }
  2503. }
  2504. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2505. /* REO reinjection ring */
  2506. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2507. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2508. entries, 0)) {
  2509. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2510. FL("dp_srng_setup failed for reo_reinject_ring"));
  2511. goto fail1;
  2512. }
  2513. /* Rx release ring */
  2514. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2515. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx),
  2516. 0)) {
  2517. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2518. FL("dp_srng_setup failed for rx_rel_ring"));
  2519. goto fail1;
  2520. }
  2521. /* Rx exception ring */
  2522. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2523. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2524. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries, 0)) {
  2525. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2526. FL("dp_srng_setup failed for reo_exception_ring"));
  2527. goto fail1;
  2528. }
  2529. /* REO command and status rings */
  2530. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2531. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx),
  2532. 0)) {
  2533. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2534. FL("dp_srng_setup failed for reo_cmd_ring"));
  2535. goto fail1;
  2536. }
  2537. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2538. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2539. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2540. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2541. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx),
  2542. 0)) {
  2543. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2544. FL("dp_srng_setup failed for reo_status_ring"));
  2545. goto fail1;
  2546. }
  2547. /*
  2548. * Skip registering hw ring interrupts for WMAC2 on IPQ6018
  2549. * WMAC2 is not there in IPQ6018 platform.
  2550. */
  2551. if (hal_get_target_type(soc->hal_soc) == TARGET_TYPE_QCA6018) {
  2552. dp_soc_disable_mac2_intr_mask(soc);
  2553. }
  2554. /* Reset the cpu ring map if radio is NSS offloaded */
  2555. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2556. dp_soc_reset_cpu_ring_map(soc);
  2557. dp_soc_reset_intr_mask(soc);
  2558. }
  2559. /* Setup HW REO */
  2560. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2561. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2562. /*
  2563. * Reo ring remap is not required if both radios
  2564. * are offloaded to NSS
  2565. */
  2566. if (!dp_reo_remap_config(soc,
  2567. &reo_params.remap1,
  2568. &reo_params.remap2))
  2569. goto out;
  2570. reo_params.rx_hash_enabled = true;
  2571. }
  2572. /* setup the global rx defrag waitlist */
  2573. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2574. soc->rx.defrag.timeout_ms =
  2575. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2576. soc->rx.defrag.next_flush_ms = 0;
  2577. soc->rx.flags.defrag_timeout_check =
  2578. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2579. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2580. out:
  2581. /*
  2582. * set the fragment destination ring
  2583. */
  2584. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2585. hal_reo_setup(soc->hal_soc, &reo_params);
  2586. qdf_atomic_set(&soc->cmn_init_done, 1);
  2587. dp_soc_wds_attach(soc);
  2588. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2589. return 0;
  2590. fail1:
  2591. /*
  2592. * Cleanup will be done as part of soc_detach, which will
  2593. * be called on pdev attach failure
  2594. */
  2595. return QDF_STATUS_E_FAILURE;
  2596. }
  2597. /*
  2598. * dp_soc_cmn_cleanup() - Common SoC level De-initializion
  2599. *
  2600. * @soc: Datapath SOC handle
  2601. *
  2602. * This function is responsible for cleaning up DP resource of Soc
  2603. * initialled in dp_pdev_attach_wifi3-->dp_soc_cmn_setup, since
  2604. * dp_soc_detach_wifi3 could not identify some of them
  2605. * whether they have done initialized or not accurately.
  2606. *
  2607. */
  2608. static void dp_soc_cmn_cleanup(struct dp_soc *soc)
  2609. {
  2610. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2611. dp_reo_cmdlist_destroy(soc);
  2612. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2613. }
  2614. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2615. static QDF_STATUS dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2616. {
  2617. struct cdp_lro_hash_config lro_hash;
  2618. QDF_STATUS status;
  2619. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2620. !wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx) &&
  2621. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2622. dp_err("LRO, GRO and RX hash disabled");
  2623. return QDF_STATUS_E_FAILURE;
  2624. }
  2625. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2626. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) ||
  2627. wlan_cfg_is_gro_enabled(soc->wlan_cfg_ctx)) {
  2628. lro_hash.lro_enable = 1;
  2629. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2630. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2631. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2632. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2633. }
  2634. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2635. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2636. LRO_IPV4_SEED_ARR_SZ));
  2637. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2638. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2639. LRO_IPV6_SEED_ARR_SZ));
  2640. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2641. if (!soc->cdp_soc.ol_ops->lro_hash_config) {
  2642. QDF_BUG(0);
  2643. dp_err("lro_hash_config not configured");
  2644. return QDF_STATUS_E_FAILURE;
  2645. }
  2646. status = soc->cdp_soc.ol_ops->lro_hash_config(pdev->ctrl_pdev,
  2647. &lro_hash);
  2648. if (!QDF_IS_STATUS_SUCCESS(status)) {
  2649. dp_err("failed to send lro_hash_config to FW %u", status);
  2650. return status;
  2651. }
  2652. dp_info("LRO CMD config: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2653. lro_hash.lro_enable, lro_hash.tcp_flag,
  2654. lro_hash.tcp_flag_mask);
  2655. dp_info("toeplitz_hash_ipv4:");
  2656. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2657. lro_hash.toeplitz_hash_ipv4,
  2658. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2659. LRO_IPV4_SEED_ARR_SZ));
  2660. dp_info("toeplitz_hash_ipv6:");
  2661. qdf_trace_hex_dump(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2662. lro_hash.toeplitz_hash_ipv6,
  2663. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2664. LRO_IPV6_SEED_ARR_SZ));
  2665. return status;
  2666. }
  2667. /*
  2668. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2669. * @soc: data path SoC handle
  2670. * @pdev: Physical device handle
  2671. *
  2672. * Return: 0 - success, > 0 - failure
  2673. */
  2674. #ifdef QCA_HOST2FW_RXBUF_RING
  2675. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2676. struct dp_pdev *pdev)
  2677. {
  2678. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2679. int max_mac_rings;
  2680. int i;
  2681. int ring_size;
  2682. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2683. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2684. ring_size = wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx);
  2685. for (i = 0; i < max_mac_rings; i++) {
  2686. dp_verbose_debug("pdev_id %d mac_id %d", pdev->pdev_id, i);
  2687. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2688. RXDMA_BUF, 1, i, ring_size, 0)) {
  2689. QDF_TRACE(QDF_MODULE_ID_DP,
  2690. QDF_TRACE_LEVEL_ERROR,
  2691. FL("failed rx mac ring setup"));
  2692. return QDF_STATUS_E_FAILURE;
  2693. }
  2694. }
  2695. return QDF_STATUS_SUCCESS;
  2696. }
  2697. #else
  2698. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2699. struct dp_pdev *pdev)
  2700. {
  2701. return QDF_STATUS_SUCCESS;
  2702. }
  2703. #endif
  2704. /**
  2705. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2706. * @pdev - DP_PDEV handle
  2707. *
  2708. * Return: void
  2709. */
  2710. static inline void
  2711. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2712. {
  2713. uint8_t map_id;
  2714. struct dp_soc *soc = pdev->soc;
  2715. if (!soc)
  2716. return;
  2717. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2718. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2719. default_dscp_tid_map,
  2720. sizeof(default_dscp_tid_map));
  2721. }
  2722. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2723. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2724. default_dscp_tid_map,
  2725. map_id);
  2726. }
  2727. }
  2728. /**
  2729. * dp_pcp_tid_map_setup(): Initialize the pcp-tid maps
  2730. * @pdev - DP_PDEV handle
  2731. *
  2732. * Return: void
  2733. */
  2734. static inline void
  2735. dp_pcp_tid_map_setup(struct dp_pdev *pdev)
  2736. {
  2737. struct dp_soc *soc = pdev->soc;
  2738. if (!soc)
  2739. return;
  2740. qdf_mem_copy(soc->pcp_tid_map, default_pcp_tid_map,
  2741. sizeof(default_pcp_tid_map));
  2742. hal_tx_set_pcp_tid_map_default(soc->hal_soc, default_pcp_tid_map);
  2743. }
  2744. #ifdef IPA_OFFLOAD
  2745. /**
  2746. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2747. * @soc: data path instance
  2748. * @pdev: core txrx pdev context
  2749. *
  2750. * Return: QDF_STATUS_SUCCESS: success
  2751. * QDF_STATUS_E_RESOURCES: Error return
  2752. */
  2753. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2754. struct dp_pdev *pdev)
  2755. {
  2756. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2757. int entries;
  2758. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2759. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2760. /* Setup second Rx refill buffer ring */
  2761. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2762. IPA_RX_REFILL_BUF_RING_IDX, pdev->pdev_id, entries, 0)
  2763. ) {
  2764. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2765. FL("dp_srng_setup failed second rx refill ring"));
  2766. return QDF_STATUS_E_FAILURE;
  2767. }
  2768. return QDF_STATUS_SUCCESS;
  2769. }
  2770. /**
  2771. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2772. * @soc: data path instance
  2773. * @pdev: core txrx pdev context
  2774. *
  2775. * Return: void
  2776. */
  2777. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2778. struct dp_pdev *pdev)
  2779. {
  2780. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2781. IPA_RX_REFILL_BUF_RING_IDX);
  2782. }
  2783. #else
  2784. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2785. struct dp_pdev *pdev)
  2786. {
  2787. return QDF_STATUS_SUCCESS;
  2788. }
  2789. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2790. struct dp_pdev *pdev)
  2791. {
  2792. }
  2793. #endif
  2794. #if !defined(DISABLE_MON_CONFIG)
  2795. /**
  2796. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2797. * @soc: soc handle
  2798. * @pdev: physical device handle
  2799. *
  2800. * Return: nonzero on failure and zero on success
  2801. */
  2802. static
  2803. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2804. {
  2805. int mac_id = 0;
  2806. int pdev_id = pdev->pdev_id;
  2807. int entries;
  2808. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2809. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2810. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2811. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2812. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2813. entries =
  2814. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2815. if (dp_srng_setup(soc,
  2816. &pdev->rxdma_mon_buf_ring[mac_id],
  2817. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2818. entries, 0)) {
  2819. QDF_TRACE(QDF_MODULE_ID_DP,
  2820. QDF_TRACE_LEVEL_ERROR,
  2821. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2822. return QDF_STATUS_E_NOMEM;
  2823. }
  2824. entries =
  2825. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2826. if (dp_srng_setup(soc,
  2827. &pdev->rxdma_mon_dst_ring[mac_id],
  2828. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2829. entries, 0)) {
  2830. QDF_TRACE(QDF_MODULE_ID_DP,
  2831. QDF_TRACE_LEVEL_ERROR,
  2832. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2833. return QDF_STATUS_E_NOMEM;
  2834. }
  2835. entries =
  2836. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2837. if (dp_srng_setup(soc,
  2838. &pdev->rxdma_mon_status_ring[mac_id],
  2839. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2840. entries, 0)) {
  2841. QDF_TRACE(QDF_MODULE_ID_DP,
  2842. QDF_TRACE_LEVEL_ERROR,
  2843. FL(RNG_ERR "rxdma_mon_status_ring"));
  2844. return QDF_STATUS_E_NOMEM;
  2845. }
  2846. entries =
  2847. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2848. if (dp_srng_setup(soc,
  2849. &pdev->rxdma_mon_desc_ring[mac_id],
  2850. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2851. entries, 0)) {
  2852. QDF_TRACE(QDF_MODULE_ID_DP,
  2853. QDF_TRACE_LEVEL_ERROR,
  2854. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2855. return QDF_STATUS_E_NOMEM;
  2856. }
  2857. } else {
  2858. entries =
  2859. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2860. if (dp_srng_setup(soc,
  2861. &pdev->rxdma_mon_status_ring[mac_id],
  2862. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2863. entries, 0)) {
  2864. QDF_TRACE(QDF_MODULE_ID_DP,
  2865. QDF_TRACE_LEVEL_ERROR,
  2866. FL(RNG_ERR "rxdma_mon_status_ring"));
  2867. return QDF_STATUS_E_NOMEM;
  2868. }
  2869. }
  2870. }
  2871. return QDF_STATUS_SUCCESS;
  2872. }
  2873. #else
  2874. static
  2875. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2876. {
  2877. return QDF_STATUS_SUCCESS;
  2878. }
  2879. #endif
  2880. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2881. * @pdev_hdl: pdev handle
  2882. */
  2883. #ifdef ATH_SUPPORT_EXT_STAT
  2884. void dp_iterate_update_peer_list(struct cdp_pdev *pdev_hdl)
  2885. {
  2886. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2887. struct dp_soc *soc = pdev->soc;
  2888. struct dp_vdev *vdev = NULL;
  2889. struct dp_peer *peer = NULL;
  2890. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2891. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2892. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2893. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2894. dp_cal_client_update_peer_stats(&peer->stats);
  2895. }
  2896. }
  2897. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2898. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2899. }
  2900. #else
  2901. void dp_iterate_update_peer_list(struct cdp_pdev *pdev_hdl)
  2902. {
  2903. }
  2904. #endif
  2905. /*
  2906. * dp_htt_ppdu_stats_attach() - attach resources for HTT PPDU stats processing
  2907. * @pdev: Datapath PDEV handle
  2908. *
  2909. * Return: QDF_STATUS_SUCCESS: Success
  2910. * QDF_STATUS_E_NOMEM: Error
  2911. */
  2912. static QDF_STATUS dp_htt_ppdu_stats_attach(struct dp_pdev *pdev)
  2913. {
  2914. pdev->ppdu_tlv_buf = qdf_mem_malloc(HTT_T2H_MAX_MSG_SIZE);
  2915. if (!pdev->ppdu_tlv_buf) {
  2916. QDF_TRACE_ERROR(QDF_MODULE_ID_DP, "ppdu_tlv_buf alloc fail");
  2917. return QDF_STATUS_E_NOMEM;
  2918. }
  2919. return QDF_STATUS_SUCCESS;
  2920. }
  2921. /*
  2922. * dp_pdev_attach_wifi3() - attach txrx pdev
  2923. * @ctrl_pdev: Opaque PDEV object
  2924. * @txrx_soc: Datapath SOC handle
  2925. * @htc_handle: HTC handle for host-target interface
  2926. * @qdf_osdev: QDF OS device
  2927. * @pdev_id: PDEV ID
  2928. *
  2929. * Return: DP PDEV handle on success, NULL on failure
  2930. */
  2931. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2932. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2933. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2934. {
  2935. int ring_size;
  2936. int entries;
  2937. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2938. int nss_cfg;
  2939. void *sojourn_buf;
  2940. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2941. struct dp_pdev *pdev = NULL;
  2942. if (dp_is_soc_reinit(soc)) {
  2943. pdev = soc->pdev_list[pdev_id];
  2944. } else {
  2945. pdev = qdf_mem_malloc(sizeof(*pdev));
  2946. qdf_minidump_log(pdev, sizeof(*pdev), "dp_pdev");
  2947. }
  2948. if (!pdev) {
  2949. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2950. FL("DP PDEV memory allocation failed"));
  2951. goto fail0;
  2952. }
  2953. /*
  2954. * Variable to prevent double pdev deinitialization during
  2955. * radio detach execution .i.e. in the absence of any vdev.
  2956. */
  2957. pdev->pdev_deinit = 0;
  2958. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2959. if (!pdev->invalid_peer) {
  2960. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2961. FL("Invalid peer memory allocation failed"));
  2962. qdf_mem_free(pdev);
  2963. goto fail0;
  2964. }
  2965. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2966. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2967. if (!pdev->wlan_cfg_ctx) {
  2968. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2969. FL("pdev cfg_attach failed"));
  2970. qdf_mem_free(pdev->invalid_peer);
  2971. qdf_mem_free(pdev);
  2972. goto fail0;
  2973. }
  2974. /*
  2975. * set nss pdev config based on soc config
  2976. */
  2977. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2978. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2979. (nss_cfg & (1 << pdev_id)));
  2980. pdev->soc = soc;
  2981. pdev->ctrl_pdev = ctrl_pdev;
  2982. pdev->pdev_id = pdev_id;
  2983. soc->pdev_list[pdev_id] = pdev;
  2984. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2985. soc->pdev_count++;
  2986. TAILQ_INIT(&pdev->vdev_list);
  2987. qdf_spinlock_create(&pdev->vdev_list_lock);
  2988. pdev->vdev_count = 0;
  2989. qdf_spinlock_create(&pdev->tx_mutex);
  2990. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2991. TAILQ_INIT(&pdev->neighbour_peers_list);
  2992. pdev->neighbour_peers_added = false;
  2993. pdev->monitor_configured = false;
  2994. if (dp_soc_cmn_setup(soc)) {
  2995. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2996. FL("dp_soc_cmn_setup failed"));
  2997. goto fail1;
  2998. }
  2999. /* Setup per PDEV TCL rings if configured */
  3000. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3001. ring_size =
  3002. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  3003. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  3004. pdev_id, pdev_id, ring_size, 0)) {
  3005. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3006. FL("dp_srng_setup failed for tcl_data_ring"));
  3007. goto fail1;
  3008. }
  3009. ring_size =
  3010. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  3011. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  3012. WBM2SW_RELEASE, pdev_id, pdev_id,
  3013. ring_size, 0)) {
  3014. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3015. FL("dp_srng_setup failed for tx_comp_ring"));
  3016. goto fail1;
  3017. }
  3018. soc->num_tcl_data_rings++;
  3019. }
  3020. /* Tx specific init */
  3021. if (dp_tx_pdev_attach(pdev)) {
  3022. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3023. FL("dp_tx_pdev_attach failed"));
  3024. goto fail1;
  3025. }
  3026. ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  3027. /* Setup per PDEV REO rings if configured */
  3028. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  3029. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  3030. pdev_id, pdev_id, ring_size, 0)) {
  3031. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3032. FL("dp_srng_setup failed for reo_dest_ringn"));
  3033. goto fail1;
  3034. }
  3035. soc->num_reo_dest_rings++;
  3036. }
  3037. ring_size =
  3038. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc->wlan_cfg_ctx);
  3039. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  3040. ring_size, 0)) {
  3041. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3042. FL("dp_srng_setup failed rx refill ring"));
  3043. goto fail1;
  3044. }
  3045. if (dp_rxdma_ring_setup(soc, pdev)) {
  3046. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3047. FL("RXDMA ring config failed"));
  3048. goto fail1;
  3049. }
  3050. if (dp_mon_rings_setup(soc, pdev)) {
  3051. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3052. FL("MONITOR rings setup failed"));
  3053. goto fail1;
  3054. }
  3055. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  3056. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  3057. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  3058. 0, pdev_id, entries, 0)) {
  3059. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3060. FL(RNG_ERR "rxdma_err_dst_ring"));
  3061. goto fail1;
  3062. }
  3063. }
  3064. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  3065. goto fail1;
  3066. if (dp_ipa_ring_resource_setup(soc, pdev))
  3067. goto fail1;
  3068. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  3069. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3070. FL("dp_ipa_uc_attach failed"));
  3071. goto fail1;
  3072. }
  3073. /* Rx specific init */
  3074. if (dp_rx_pdev_attach(pdev)) {
  3075. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3076. FL("dp_rx_pdev_attach failed"));
  3077. goto fail2;
  3078. }
  3079. DP_STATS_INIT(pdev);
  3080. /* Monitor filter init */
  3081. pdev->mon_filter_mode = MON_FILTER_ALL;
  3082. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  3083. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  3084. pdev->fp_data_filter = FILTER_DATA_ALL;
  3085. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  3086. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  3087. pdev->mo_data_filter = FILTER_DATA_ALL;
  3088. dp_local_peer_id_pool_init(pdev);
  3089. dp_dscp_tid_map_setup(pdev);
  3090. dp_pcp_tid_map_setup(pdev);
  3091. /* Rx monitor mode specific init */
  3092. if (dp_rx_pdev_mon_attach(pdev)) {
  3093. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3094. "dp_rx_pdev_mon_attach failed");
  3095. goto fail2;
  3096. }
  3097. if (dp_wdi_event_attach(pdev)) {
  3098. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3099. "dp_wdi_evet_attach failed");
  3100. goto wdi_attach_fail;
  3101. }
  3102. /* set the reo destination during initialization */
  3103. pdev->reo_dest = pdev->pdev_id + 1;
  3104. /*
  3105. * initialize ppdu tlv list
  3106. */
  3107. TAILQ_INIT(&pdev->ppdu_info_list);
  3108. pdev->tlv_count = 0;
  3109. pdev->list_depth = 0;
  3110. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  3111. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  3112. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  3113. TRUE);
  3114. if (pdev->sojourn_buf) {
  3115. sojourn_buf = qdf_nbuf_data(pdev->sojourn_buf);
  3116. qdf_mem_zero(sojourn_buf, sizeof(struct cdp_tx_sojourn_stats));
  3117. }
  3118. /* initlialize cal client timer */
  3119. dp_cal_client_attach(&pdev->cal_client_ctx,
  3120. dp_pdev_to_cdp_pdev(pdev),
  3121. pdev->soc->osdev,
  3122. &dp_iterate_update_peer_list);
  3123. qdf_event_create(&pdev->fw_peer_stats_event);
  3124. pdev->num_tx_allowed = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  3125. if (dp_htt_ppdu_stats_attach(pdev) != QDF_STATUS_SUCCESS)
  3126. goto fail1;
  3127. dp_tx_ppdu_stats_attach(pdev);
  3128. return (struct cdp_pdev *)pdev;
  3129. wdi_attach_fail:
  3130. /*
  3131. * dp_mon_link_desc_pool_cleanup is done in dp_pdev_detach
  3132. * and hence need not to be done here.
  3133. */
  3134. dp_rx_pdev_mon_detach(pdev);
  3135. fail2:
  3136. dp_rx_pdev_detach(pdev);
  3137. fail1:
  3138. if (pdev->invalid_peer)
  3139. qdf_mem_free(pdev->invalid_peer);
  3140. dp_pdev_detach((struct cdp_pdev *)pdev, 0);
  3141. fail0:
  3142. return NULL;
  3143. }
  3144. /*
  3145. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  3146. * @soc: data path SoC handle
  3147. * @pdev: Physical device handle
  3148. *
  3149. * Return: void
  3150. */
  3151. #ifdef QCA_HOST2FW_RXBUF_RING
  3152. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3153. struct dp_pdev *pdev)
  3154. {
  3155. int i;
  3156. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  3157. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  3158. RXDMA_BUF, 1);
  3159. qdf_timer_free(&soc->mon_reap_timer);
  3160. }
  3161. #else
  3162. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  3163. struct dp_pdev *pdev)
  3164. {
  3165. }
  3166. #endif
  3167. /*
  3168. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  3169. * @pdev: device object
  3170. *
  3171. * Return: void
  3172. */
  3173. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  3174. {
  3175. struct dp_neighbour_peer *peer = NULL;
  3176. struct dp_neighbour_peer *temp_peer = NULL;
  3177. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  3178. neighbour_peer_list_elem, temp_peer) {
  3179. /* delete this peer from the list */
  3180. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3181. peer, neighbour_peer_list_elem);
  3182. qdf_mem_free(peer);
  3183. }
  3184. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  3185. }
  3186. /**
  3187. * dp_htt_ppdu_stats_detach() - detach stats resources
  3188. * @pdev: Datapath PDEV handle
  3189. *
  3190. * Return: void
  3191. */
  3192. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  3193. {
  3194. struct ppdu_info *ppdu_info, *ppdu_info_next;
  3195. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  3196. ppdu_info_list_elem, ppdu_info_next) {
  3197. if (!ppdu_info)
  3198. break;
  3199. qdf_assert_always(ppdu_info->nbuf);
  3200. qdf_nbuf_free(ppdu_info->nbuf);
  3201. qdf_mem_free(ppdu_info);
  3202. }
  3203. if (pdev->ppdu_tlv_buf)
  3204. qdf_mem_free(pdev->ppdu_tlv_buf);
  3205. }
  3206. #if !defined(DISABLE_MON_CONFIG)
  3207. static
  3208. void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3209. int mac_id)
  3210. {
  3211. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3212. dp_srng_cleanup(soc,
  3213. &pdev->rxdma_mon_buf_ring[mac_id],
  3214. RXDMA_MONITOR_BUF, 0);
  3215. dp_srng_cleanup(soc,
  3216. &pdev->rxdma_mon_dst_ring[mac_id],
  3217. RXDMA_MONITOR_DST, 0);
  3218. dp_srng_cleanup(soc,
  3219. &pdev->rxdma_mon_status_ring[mac_id],
  3220. RXDMA_MONITOR_STATUS, 0);
  3221. dp_srng_cleanup(soc,
  3222. &pdev->rxdma_mon_desc_ring[mac_id],
  3223. RXDMA_MONITOR_DESC, 0);
  3224. dp_srng_cleanup(soc,
  3225. &pdev->rxdma_err_dst_ring[mac_id],
  3226. RXDMA_DST, 0);
  3227. } else {
  3228. dp_srng_cleanup(soc,
  3229. &pdev->rxdma_mon_status_ring[mac_id],
  3230. RXDMA_MONITOR_STATUS, 0);
  3231. dp_srng_cleanup(soc,
  3232. &pdev->rxdma_err_dst_ring[mac_id],
  3233. RXDMA_DST, 0);
  3234. }
  3235. }
  3236. #else
  3237. static void dp_mon_ring_cleanup(struct dp_soc *soc, struct dp_pdev *pdev,
  3238. int mac_id)
  3239. {
  3240. }
  3241. #endif
  3242. /**
  3243. * dp_mon_ring_deinit() - Placeholder to deinitialize Monitor rings
  3244. *
  3245. * @soc: soc handle
  3246. * @pdev: datapath physical dev handle
  3247. * @mac_id: mac number
  3248. *
  3249. * Return: None
  3250. */
  3251. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  3252. int mac_id)
  3253. {
  3254. }
  3255. /**
  3256. * dp_pdev_mem_reset() - Reset txrx pdev memory
  3257. * @pdev: dp pdev handle
  3258. *
  3259. * Return: None
  3260. */
  3261. static void dp_pdev_mem_reset(struct dp_pdev *pdev)
  3262. {
  3263. uint16_t len = 0;
  3264. uint8_t *dp_pdev_offset = (uint8_t *)pdev;
  3265. len = sizeof(struct dp_pdev) -
  3266. offsetof(struct dp_pdev, pdev_deinit) -
  3267. sizeof(pdev->pdev_deinit);
  3268. dp_pdev_offset = dp_pdev_offset +
  3269. offsetof(struct dp_pdev, pdev_deinit) +
  3270. sizeof(pdev->pdev_deinit);
  3271. qdf_mem_zero(dp_pdev_offset, len);
  3272. }
  3273. /**
  3274. * dp_pdev_deinit() - Deinit txrx pdev
  3275. * @txrx_pdev: Datapath PDEV handle
  3276. * @force: Force deinit
  3277. *
  3278. * Return: None
  3279. */
  3280. static void dp_pdev_deinit(struct cdp_pdev *txrx_pdev, int force)
  3281. {
  3282. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3283. struct dp_soc *soc = pdev->soc;
  3284. qdf_nbuf_t curr_nbuf, next_nbuf;
  3285. int mac_id;
  3286. /*
  3287. * Prevent double pdev deinitialization during radio detach
  3288. * execution .i.e. in the absence of any vdev
  3289. */
  3290. if (pdev->pdev_deinit)
  3291. return;
  3292. pdev->pdev_deinit = 1;
  3293. dp_wdi_event_detach(pdev);
  3294. dp_tx_pdev_detach(pdev);
  3295. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3296. dp_srng_deinit(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3297. TCL_DATA, pdev->pdev_id);
  3298. dp_srng_deinit(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3299. WBM2SW_RELEASE, pdev->pdev_id);
  3300. }
  3301. dp_pktlogmod_exit(pdev);
  3302. dp_rx_fst_detach(soc, pdev);
  3303. dp_rx_pdev_detach(pdev);
  3304. dp_rx_pdev_mon_detach(pdev);
  3305. dp_neighbour_peers_detach(pdev);
  3306. qdf_spinlock_destroy(&pdev->tx_mutex);
  3307. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  3308. dp_ipa_uc_detach(soc, pdev);
  3309. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3310. /* Cleanup per PDEV REO rings if configured */
  3311. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3312. dp_srng_deinit(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3313. REO_DST, pdev->pdev_id);
  3314. }
  3315. dp_srng_deinit(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3316. dp_rxdma_ring_cleanup(soc, pdev);
  3317. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3318. dp_mon_ring_deinit(soc, pdev, mac_id);
  3319. dp_srng_deinit(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3320. RXDMA_DST, 0);
  3321. }
  3322. curr_nbuf = pdev->invalid_peer_head_msdu;
  3323. while (curr_nbuf) {
  3324. next_nbuf = qdf_nbuf_next(curr_nbuf);
  3325. qdf_nbuf_free(curr_nbuf);
  3326. curr_nbuf = next_nbuf;
  3327. }
  3328. pdev->invalid_peer_head_msdu = NULL;
  3329. pdev->invalid_peer_tail_msdu = NULL;
  3330. dp_htt_ppdu_stats_detach(pdev);
  3331. dp_tx_ppdu_stats_detach(pdev);
  3332. qdf_nbuf_free(pdev->sojourn_buf);
  3333. qdf_nbuf_queue_free(&pdev->rx_ppdu_buf_q);
  3334. dp_cal_client_detach(&pdev->cal_client_ctx);
  3335. soc->pdev_count--;
  3336. /* only do soc common cleanup when last pdev do detach */
  3337. if (!(soc->pdev_count))
  3338. dp_soc_cmn_cleanup(soc);
  3339. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3340. if (pdev->invalid_peer)
  3341. qdf_mem_free(pdev->invalid_peer);
  3342. qdf_mem_free(pdev->dp_txrx_handle);
  3343. dp_pdev_mem_reset(pdev);
  3344. }
  3345. /**
  3346. * dp_pdev_deinit_wifi3() - Deinit txrx pdev
  3347. * @txrx_pdev: Datapath PDEV handle
  3348. * @force: Force deinit
  3349. *
  3350. * Return: None
  3351. */
  3352. static void dp_pdev_deinit_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3353. {
  3354. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3355. struct dp_soc *soc = pdev->soc;
  3356. soc->dp_soc_reinit = TRUE;
  3357. dp_pdev_deinit(txrx_pdev, force);
  3358. }
  3359. /*
  3360. * dp_pdev_detach() - Complete rest of pdev detach
  3361. * @txrx_pdev: Datapath PDEV handle
  3362. * @force: Force deinit
  3363. *
  3364. * Return: None
  3365. */
  3366. static void dp_pdev_detach(struct cdp_pdev *txrx_pdev, int force)
  3367. {
  3368. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3369. struct dp_soc *soc = pdev->soc;
  3370. struct rx_desc_pool *rx_desc_pool;
  3371. int mac_id, mac_for_pdev;
  3372. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3373. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  3374. TCL_DATA, pdev->pdev_id);
  3375. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  3376. WBM2SW_RELEASE, pdev->pdev_id);
  3377. }
  3378. dp_mon_link_free(pdev);
  3379. /* Cleanup per PDEV REO rings if configured */
  3380. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3381. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  3382. REO_DST, pdev->pdev_id);
  3383. }
  3384. dp_rxdma_ring_cleanup(soc, pdev);
  3385. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  3386. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  3387. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  3388. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3389. dp_mon_ring_cleanup(soc, pdev, mac_id);
  3390. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  3391. RXDMA_DST, 0);
  3392. if (dp_is_soc_reinit(soc)) {
  3393. mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3394. pdev->pdev_id);
  3395. rx_desc_pool = &soc->rx_desc_status[mac_for_pdev];
  3396. dp_rx_desc_pool_free(soc, rx_desc_pool);
  3397. rx_desc_pool = &soc->rx_desc_mon[mac_for_pdev];
  3398. dp_rx_desc_pool_free(soc, rx_desc_pool);
  3399. }
  3400. }
  3401. if (dp_is_soc_reinit(soc)) {
  3402. rx_desc_pool = &soc->rx_desc_buf[pdev->pdev_id];
  3403. dp_rx_desc_pool_free(soc, rx_desc_pool);
  3404. }
  3405. soc->pdev_list[pdev->pdev_id] = NULL;
  3406. qdf_minidump_remove(pdev);
  3407. qdf_mem_free(pdev);
  3408. }
  3409. /*
  3410. * dp_pdev_detach_wifi3() - detach txrx pdev
  3411. * @txrx_pdev: Datapath PDEV handle
  3412. * @force: Force detach
  3413. *
  3414. * Return: None
  3415. */
  3416. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  3417. {
  3418. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3419. struct dp_soc *soc = pdev->soc;
  3420. if (dp_is_soc_reinit(soc)) {
  3421. dp_pdev_detach(txrx_pdev, force);
  3422. } else {
  3423. dp_pdev_deinit(txrx_pdev, force);
  3424. dp_pdev_detach(txrx_pdev, force);
  3425. }
  3426. }
  3427. /*
  3428. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  3429. * @soc: DP SOC handle
  3430. */
  3431. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  3432. {
  3433. struct reo_desc_list_node *desc;
  3434. struct dp_rx_tid *rx_tid;
  3435. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  3436. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  3437. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  3438. rx_tid = &desc->rx_tid;
  3439. qdf_mem_unmap_nbytes_single(soc->osdev,
  3440. rx_tid->hw_qdesc_paddr,
  3441. QDF_DMA_BIDIRECTIONAL,
  3442. rx_tid->hw_qdesc_alloc_size);
  3443. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  3444. qdf_mem_free(desc);
  3445. }
  3446. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  3447. qdf_list_destroy(&soc->reo_desc_freelist);
  3448. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  3449. }
  3450. /**
  3451. * dp_soc_mem_reset() - Reset Dp Soc memory
  3452. * @soc: DP handle
  3453. *
  3454. * Return: None
  3455. */
  3456. static void dp_soc_mem_reset(struct dp_soc *soc)
  3457. {
  3458. uint16_t len = 0;
  3459. uint8_t *dp_soc_offset = (uint8_t *)soc;
  3460. len = sizeof(struct dp_soc) -
  3461. offsetof(struct dp_soc, dp_soc_reinit) -
  3462. sizeof(soc->dp_soc_reinit);
  3463. dp_soc_offset = dp_soc_offset +
  3464. offsetof(struct dp_soc, dp_soc_reinit) +
  3465. sizeof(soc->dp_soc_reinit);
  3466. qdf_mem_zero(dp_soc_offset, len);
  3467. }
  3468. /**
  3469. * dp_soc_deinit() - Deinitialize txrx SOC
  3470. * @txrx_soc: Opaque DP SOC handle
  3471. *
  3472. * Return: None
  3473. */
  3474. static void dp_soc_deinit(void *txrx_soc)
  3475. {
  3476. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3477. int i;
  3478. qdf_atomic_set(&soc->cmn_init_done, 0);
  3479. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3480. if (soc->pdev_list[i])
  3481. dp_pdev_deinit((struct cdp_pdev *)
  3482. soc->pdev_list[i], 1);
  3483. }
  3484. qdf_flush_work(&soc->htt_stats.work);
  3485. qdf_disable_work(&soc->htt_stats.work);
  3486. /* Free pending htt stats messages */
  3487. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  3488. dp_peer_find_detach(soc);
  3489. /* Free the ring memories */
  3490. /* Common rings */
  3491. dp_srng_deinit(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3492. /* Tx data rings */
  3493. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3494. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3495. dp_srng_deinit(soc, &soc->tcl_data_ring[i],
  3496. TCL_DATA, i);
  3497. dp_srng_deinit(soc, &soc->tx_comp_ring[i],
  3498. WBM2SW_RELEASE, i);
  3499. }
  3500. }
  3501. /* TCL command and status rings */
  3502. dp_srng_deinit(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3503. dp_srng_deinit(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3504. /* Rx data rings */
  3505. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3506. soc->num_reo_dest_rings =
  3507. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3508. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3509. /* TODO: Get number of rings and ring sizes
  3510. * from wlan_cfg
  3511. */
  3512. dp_srng_deinit(soc, &soc->reo_dest_ring[i],
  3513. REO_DST, i);
  3514. }
  3515. }
  3516. /* REO reinjection ring */
  3517. dp_srng_deinit(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3518. /* Rx release ring */
  3519. dp_srng_deinit(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3520. /* Rx exception ring */
  3521. /* TODO: Better to store ring_type and ring_num in
  3522. * dp_srng during setup
  3523. */
  3524. dp_srng_deinit(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3525. /* REO command and status rings */
  3526. dp_srng_deinit(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3527. dp_srng_deinit(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3528. dp_soc_wds_detach(soc);
  3529. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  3530. qdf_spinlock_destroy(&soc->htt_stats.lock);
  3531. htt_soc_htc_dealloc(soc->htt_handle);
  3532. dp_reo_desc_freelist_destroy(soc);
  3533. qdf_spinlock_destroy(&soc->ast_lock);
  3534. dp_soc_mem_reset(soc);
  3535. }
  3536. /**
  3537. * dp_soc_deinit_wifi3() - Deinitialize txrx SOC
  3538. * @txrx_soc: Opaque DP SOC handle
  3539. *
  3540. * Return: None
  3541. */
  3542. static void dp_soc_deinit_wifi3(void *txrx_soc)
  3543. {
  3544. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3545. soc->dp_soc_reinit = 1;
  3546. dp_soc_deinit(txrx_soc);
  3547. }
  3548. /*
  3549. * dp_soc_detach() - Detach rest of txrx SOC
  3550. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3551. *
  3552. * Return: None
  3553. */
  3554. static void dp_soc_detach(void *txrx_soc)
  3555. {
  3556. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3557. int i;
  3558. qdf_atomic_set(&soc->cmn_init_done, 0);
  3559. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  3560. * SW descriptors
  3561. */
  3562. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3563. if (soc->pdev_list[i])
  3564. dp_pdev_detach((struct cdp_pdev *)
  3565. soc->pdev_list[i], 1);
  3566. }
  3567. /* Free the ring memories */
  3568. /* Common rings */
  3569. qdf_minidump_remove(soc->wbm_desc_rel_ring.base_vaddr_unaligned);
  3570. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  3571. dp_tx_soc_detach(soc);
  3572. /* Tx data rings */
  3573. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  3574. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  3575. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  3576. TCL_DATA, i);
  3577. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  3578. WBM2SW_RELEASE, i);
  3579. }
  3580. }
  3581. /* TCL command and status rings */
  3582. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  3583. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  3584. /* Rx data rings */
  3585. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  3586. soc->num_reo_dest_rings =
  3587. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  3588. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  3589. /* TODO: Get number of rings and ring sizes
  3590. * from wlan_cfg
  3591. */
  3592. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  3593. REO_DST, i);
  3594. }
  3595. }
  3596. /* REO reinjection ring */
  3597. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  3598. /* Rx release ring */
  3599. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  3600. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3);
  3601. /* Rx exception ring */
  3602. /* TODO: Better to store ring_type and ring_num in
  3603. * dp_srng during setup
  3604. */
  3605. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  3606. /* REO command and status rings */
  3607. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  3608. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  3609. dp_hw_link_desc_pool_cleanup(soc);
  3610. htt_soc_detach(soc->htt_handle);
  3611. soc->dp_soc_reinit = 0;
  3612. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  3613. qdf_minidump_remove(soc);
  3614. qdf_mem_free(soc);
  3615. }
  3616. /*
  3617. * dp_soc_detach_wifi3() - Detach txrx SOC
  3618. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  3619. *
  3620. * Return: None
  3621. */
  3622. static void dp_soc_detach_wifi3(void *txrx_soc)
  3623. {
  3624. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3625. if (dp_is_soc_reinit(soc)) {
  3626. dp_soc_detach(txrx_soc);
  3627. } else {
  3628. dp_soc_deinit(txrx_soc);
  3629. dp_soc_detach(txrx_soc);
  3630. }
  3631. }
  3632. #if !defined(DISABLE_MON_CONFIG)
  3633. /**
  3634. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  3635. * @soc: soc handle
  3636. * @pdev: physical device handle
  3637. * @mac_id: ring number
  3638. * @mac_for_pdev: mac_id
  3639. *
  3640. * Return: non-zero for failure, zero for success
  3641. */
  3642. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3643. struct dp_pdev *pdev,
  3644. int mac_id,
  3645. int mac_for_pdev)
  3646. {
  3647. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3648. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  3649. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3650. pdev->rxdma_mon_buf_ring[mac_id]
  3651. .hal_srng,
  3652. RXDMA_MONITOR_BUF);
  3653. if (status != QDF_STATUS_SUCCESS) {
  3654. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3655. return status;
  3656. }
  3657. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3658. pdev->rxdma_mon_dst_ring[mac_id]
  3659. .hal_srng,
  3660. RXDMA_MONITOR_DST);
  3661. if (status != QDF_STATUS_SUCCESS) {
  3662. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3663. return status;
  3664. }
  3665. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3666. pdev->rxdma_mon_status_ring[mac_id]
  3667. .hal_srng,
  3668. RXDMA_MONITOR_STATUS);
  3669. if (status != QDF_STATUS_SUCCESS) {
  3670. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3671. return status;
  3672. }
  3673. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3674. pdev->rxdma_mon_desc_ring[mac_id]
  3675. .hal_srng,
  3676. RXDMA_MONITOR_DESC);
  3677. if (status != QDF_STATUS_SUCCESS) {
  3678. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3679. return status;
  3680. }
  3681. } else {
  3682. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3683. pdev->rxdma_mon_status_ring[mac_id]
  3684. .hal_srng,
  3685. RXDMA_MONITOR_STATUS);
  3686. if (status != QDF_STATUS_SUCCESS) {
  3687. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3688. return status;
  3689. }
  3690. }
  3691. return status;
  3692. }
  3693. #else
  3694. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3695. struct dp_pdev *pdev,
  3696. int mac_id,
  3697. int mac_for_pdev)
  3698. {
  3699. return QDF_STATUS_SUCCESS;
  3700. }
  3701. #endif
  3702. /*
  3703. * dp_rxdma_ring_config() - configure the RX DMA rings
  3704. *
  3705. * This function is used to configure the MAC rings.
  3706. * On MCL host provides buffers in Host2FW ring
  3707. * FW refills (copies) buffers to the ring and updates
  3708. * ring_idx in register
  3709. *
  3710. * @soc: data path SoC handle
  3711. *
  3712. * Return: zero on success, non-zero on failure
  3713. */
  3714. #ifdef QCA_HOST2FW_RXBUF_RING
  3715. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3716. {
  3717. int i;
  3718. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3719. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3720. struct dp_pdev *pdev = soc->pdev_list[i];
  3721. if (pdev) {
  3722. int mac_id;
  3723. bool dbs_enable = 0;
  3724. int max_mac_rings =
  3725. wlan_cfg_get_num_mac_rings
  3726. (pdev->wlan_cfg_ctx);
  3727. htt_srng_setup(soc->htt_handle, 0,
  3728. pdev->rx_refill_buf_ring.hal_srng,
  3729. RXDMA_BUF);
  3730. if (pdev->rx_refill_buf_ring2.hal_srng)
  3731. htt_srng_setup(soc->htt_handle, 0,
  3732. pdev->rx_refill_buf_ring2.hal_srng,
  3733. RXDMA_BUF);
  3734. if (soc->cdp_soc.ol_ops->
  3735. is_hw_dbs_2x2_capable) {
  3736. dbs_enable = soc->cdp_soc.ol_ops->
  3737. is_hw_dbs_2x2_capable(
  3738. (void *)soc->ctrl_psoc);
  3739. }
  3740. if (dbs_enable) {
  3741. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3742. QDF_TRACE_LEVEL_ERROR,
  3743. FL("DBS enabled max_mac_rings %d"),
  3744. max_mac_rings);
  3745. } else {
  3746. max_mac_rings = 1;
  3747. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3748. QDF_TRACE_LEVEL_ERROR,
  3749. FL("DBS disabled, max_mac_rings %d"),
  3750. max_mac_rings);
  3751. }
  3752. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3753. FL("pdev_id %d max_mac_rings %d"),
  3754. pdev->pdev_id, max_mac_rings);
  3755. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3756. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3757. mac_id, pdev->pdev_id);
  3758. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3759. QDF_TRACE_LEVEL_ERROR,
  3760. FL("mac_id %d"), mac_for_pdev);
  3761. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3762. pdev->rx_mac_buf_ring[mac_id]
  3763. .hal_srng,
  3764. RXDMA_BUF);
  3765. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3766. pdev->rxdma_err_dst_ring[mac_id]
  3767. .hal_srng,
  3768. RXDMA_DST);
  3769. /* Configure monitor mode rings */
  3770. status = dp_mon_htt_srng_setup(soc, pdev,
  3771. mac_id,
  3772. mac_for_pdev);
  3773. if (status != QDF_STATUS_SUCCESS) {
  3774. dp_err("Failed to send htt monitor messages to target");
  3775. return status;
  3776. }
  3777. }
  3778. }
  3779. }
  3780. /*
  3781. * Timer to reap rxdma status rings.
  3782. * Needed until we enable ppdu end interrupts
  3783. */
  3784. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3785. dp_service_mon_rings, (void *)soc,
  3786. QDF_TIMER_TYPE_WAKE_APPS);
  3787. soc->reap_timer_init = 1;
  3788. return status;
  3789. }
  3790. #else
  3791. /* This is only for WIN */
  3792. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3793. {
  3794. int i;
  3795. int mac_id;
  3796. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3797. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3798. struct dp_pdev *pdev = soc->pdev_list[i];
  3799. if (!pdev)
  3800. continue;
  3801. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3802. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3803. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3804. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3805. #ifndef DISABLE_MON_CONFIG
  3806. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3807. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3808. RXDMA_MONITOR_BUF);
  3809. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3810. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3811. RXDMA_MONITOR_DST);
  3812. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3813. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3814. RXDMA_MONITOR_STATUS);
  3815. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3816. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3817. RXDMA_MONITOR_DESC);
  3818. #endif
  3819. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3820. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3821. RXDMA_DST);
  3822. }
  3823. }
  3824. return status;
  3825. }
  3826. #endif
  3827. #ifdef NO_RX_PKT_HDR_TLV
  3828. static QDF_STATUS
  3829. dp_rxdma_ring_sel_cfg(struct dp_soc *soc)
  3830. {
  3831. int i;
  3832. int mac_id;
  3833. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  3834. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3835. htt_tlv_filter.mpdu_start = 1;
  3836. htt_tlv_filter.msdu_start = 1;
  3837. htt_tlv_filter.mpdu_end = 1;
  3838. htt_tlv_filter.msdu_end = 1;
  3839. htt_tlv_filter.attention = 1;
  3840. htt_tlv_filter.packet = 1;
  3841. htt_tlv_filter.packet_header = 0;
  3842. htt_tlv_filter.ppdu_start = 0;
  3843. htt_tlv_filter.ppdu_end = 0;
  3844. htt_tlv_filter.ppdu_end_user_stats = 0;
  3845. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3846. htt_tlv_filter.ppdu_end_status_done = 0;
  3847. htt_tlv_filter.enable_fp = 1;
  3848. htt_tlv_filter.enable_md = 0;
  3849. htt_tlv_filter.enable_md = 0;
  3850. htt_tlv_filter.enable_mo = 0;
  3851. htt_tlv_filter.fp_mgmt_filter = 0;
  3852. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_BA_REQ;
  3853. htt_tlv_filter.fp_data_filter = (FILTER_DATA_UCAST |
  3854. FILTER_DATA_MCAST |
  3855. FILTER_DATA_DATA);
  3856. htt_tlv_filter.mo_mgmt_filter = 0;
  3857. htt_tlv_filter.mo_ctrl_filter = 0;
  3858. htt_tlv_filter.mo_data_filter = 0;
  3859. htt_tlv_filter.md_data_filter = 0;
  3860. htt_tlv_filter.offset_valid = true;
  3861. htt_tlv_filter.rx_packet_offset = RX_PKT_TLVS_LEN;
  3862. /*Not subscribing rx_pkt_header*/
  3863. htt_tlv_filter.rx_header_offset = 0;
  3864. htt_tlv_filter.rx_mpdu_start_offset =
  3865. HAL_RX_PKT_TLV_MPDU_START_OFFSET(soc->hal_soc);
  3866. htt_tlv_filter.rx_mpdu_end_offset =
  3867. HAL_RX_PKT_TLV_MPDU_END_OFFSET(soc->hal_soc);
  3868. htt_tlv_filter.rx_msdu_start_offset =
  3869. HAL_RX_PKT_TLV_MSDU_START_OFFSET(soc->hal_soc);
  3870. htt_tlv_filter.rx_msdu_end_offset =
  3871. HAL_RX_PKT_TLV_MSDU_END_OFFSET(soc->hal_soc);
  3872. htt_tlv_filter.rx_attn_offset =
  3873. HAL_RX_PKT_TLV_ATTN_OFFSET(soc->hal_soc);
  3874. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3875. struct dp_pdev *pdev = soc->pdev_list[i];
  3876. if (!pdev)
  3877. continue;
  3878. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3879. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  3880. pdev->pdev_id);
  3881. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  3882. pdev->rx_refill_buf_ring.hal_srng,
  3883. RXDMA_BUF, RX_BUFFER_SIZE,
  3884. &htt_tlv_filter);
  3885. }
  3886. }
  3887. return status;
  3888. }
  3889. #else
  3890. static QDF_STATUS
  3891. dp_rxdma_ring_sel_cfg(struct dp_soc *soc)
  3892. {
  3893. return QDF_STATUS_SUCCESS;
  3894. }
  3895. #endif
  3896. /*
  3897. * dp_rx_target_fst_config() - configure the RXOLE Flow Search Engine
  3898. *
  3899. * This function is used to configure the FSE HW block in RX OLE on a
  3900. * per pdev basis. Here, we will be programming parameters related to
  3901. * the Flow Search Table.
  3902. *
  3903. * @soc: data path SoC handle
  3904. *
  3905. * Return: zero on success, non-zero on failure
  3906. */
  3907. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  3908. static QDF_STATUS
  3909. dp_rx_target_fst_config(struct dp_soc *soc)
  3910. {
  3911. int i;
  3912. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3913. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3914. struct dp_pdev *pdev = soc->pdev_list[i];
  3915. /* Flow search is not enabled if NSS offload is enabled */
  3916. if (pdev &&
  3917. !wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx)) {
  3918. status = dp_rx_flow_send_fst_fw_setup(pdev->soc, pdev);
  3919. if (status != QDF_STATUS_SUCCESS)
  3920. break;
  3921. }
  3922. }
  3923. return status;
  3924. }
  3925. #else
  3926. /**
  3927. * dp_rx_target_fst_config() - Configure RX OLE FSE engine in HW
  3928. * @soc: SoC handle
  3929. *
  3930. * Return: Success
  3931. */
  3932. static inline QDF_STATUS
  3933. dp_rx_target_fst_config(struct dp_soc *soc)
  3934. {
  3935. return QDF_STATUS_SUCCESS;
  3936. }
  3937. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  3938. /*
  3939. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3940. * @cdp_soc: Opaque Datapath SOC handle
  3941. *
  3942. * Return: zero on success, non-zero on failure
  3943. */
  3944. static QDF_STATUS
  3945. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3946. {
  3947. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3948. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3949. htt_soc_attach_target(soc->htt_handle);
  3950. status = dp_rxdma_ring_config(soc);
  3951. if (status != QDF_STATUS_SUCCESS) {
  3952. dp_err("Failed to send htt srng setup messages to target");
  3953. return status;
  3954. }
  3955. status = dp_rxdma_ring_sel_cfg(soc);
  3956. if (status != QDF_STATUS_SUCCESS) {
  3957. dp_err("Failed to send htt ring config message to target");
  3958. return status;
  3959. }
  3960. status = dp_rx_target_fst_config(soc);
  3961. if (status != QDF_STATUS_SUCCESS) {
  3962. dp_err("Failed to send htt fst setup config message to target");
  3963. return status;
  3964. }
  3965. DP_STATS_INIT(soc);
  3966. /* initialize work queue for stats processing */
  3967. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3968. qdf_minidump_log(soc, sizeof(*soc), "dp_soc");
  3969. return QDF_STATUS_SUCCESS;
  3970. }
  3971. /*
  3972. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3973. * @txrx_soc: Datapath SOC handle
  3974. */
  3975. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3976. {
  3977. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3978. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3979. }
  3980. /*
  3981. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3982. * @txrx_soc: Datapath SOC handle
  3983. * @nss_cfg: nss config
  3984. */
  3985. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3986. {
  3987. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3988. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3989. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3990. /*
  3991. * TODO: masked out based on the per offloaded radio
  3992. */
  3993. switch (config) {
  3994. case dp_nss_cfg_default:
  3995. break;
  3996. case dp_nss_cfg_first_radio:
  3997. /*
  3998. * This configuration is valid for single band radio which
  3999. * is also NSS offload.
  4000. */
  4001. case dp_nss_cfg_dbdc:
  4002. case dp_nss_cfg_dbtc:
  4003. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  4004. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  4005. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  4006. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  4007. break;
  4008. default:
  4009. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4010. "Invalid offload config %d", config);
  4011. }
  4012. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4013. FL("nss-wifi<0> nss config is enabled"));
  4014. }
  4015. /*
  4016. * dp_vdev_attach_wifi3() - attach txrx vdev
  4017. * @txrx_pdev: Datapath PDEV handle
  4018. * @vdev_mac_addr: MAC address of the virtual interface
  4019. * @vdev_id: VDEV Id
  4020. * @wlan_op_mode: VDEV operating mode
  4021. *
  4022. * Return: DP VDEV handle on success, NULL on failure
  4023. */
  4024. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  4025. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  4026. {
  4027. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  4028. struct dp_soc *soc = pdev->soc;
  4029. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  4030. if (!vdev) {
  4031. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4032. FL("DP VDEV memory allocation failed"));
  4033. goto fail0;
  4034. }
  4035. vdev->pdev = pdev;
  4036. vdev->vdev_id = vdev_id;
  4037. vdev->opmode = op_mode;
  4038. vdev->osdev = soc->osdev;
  4039. vdev->osif_rx = NULL;
  4040. vdev->osif_rsim_rx_decap = NULL;
  4041. vdev->osif_get_key = NULL;
  4042. vdev->osif_rx_mon = NULL;
  4043. vdev->osif_tx_free_ext = NULL;
  4044. vdev->osif_vdev = NULL;
  4045. vdev->delete.pending = 0;
  4046. vdev->safemode = 0;
  4047. vdev->drop_unenc = 1;
  4048. vdev->sec_type = cdp_sec_type_none;
  4049. #ifdef notyet
  4050. vdev->filters_num = 0;
  4051. #endif
  4052. qdf_mem_copy(
  4053. &vdev->mac_addr.raw[0], vdev_mac_addr, QDF_MAC_ADDR_SIZE);
  4054. /* TODO: Initialize default HTT meta data that will be used in
  4055. * TCL descriptors for packets transmitted from this VDEV
  4056. */
  4057. TAILQ_INIT(&vdev->peer_list);
  4058. dp_peer_multipass_list_init(vdev);
  4059. if ((soc->intr_mode == DP_INTR_POLL) &&
  4060. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  4061. if ((pdev->vdev_count == 0) ||
  4062. (wlan_op_mode_monitor == vdev->opmode))
  4063. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  4064. }
  4065. if (wlan_op_mode_monitor == vdev->opmode) {
  4066. pdev->monitor_vdev = vdev;
  4067. return (struct cdp_vdev *)vdev;
  4068. }
  4069. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  4070. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  4071. vdev->dscp_tid_map_id = 0;
  4072. vdev->mcast_enhancement_en = 0;
  4073. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  4074. vdev->prev_tx_enq_tstamp = 0;
  4075. vdev->prev_rx_deliver_tstamp = 0;
  4076. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4077. /* add this vdev into the pdev's list */
  4078. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  4079. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4080. pdev->vdev_count++;
  4081. if (wlan_op_mode_sta != vdev->opmode)
  4082. vdev->ap_bridge_enabled = true;
  4083. else
  4084. vdev->ap_bridge_enabled = false;
  4085. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4086. "%s: wlan_cfg_ap_bridge_enabled %d",
  4087. __func__, vdev->ap_bridge_enabled);
  4088. dp_tx_vdev_attach(vdev);
  4089. if (pdev->vdev_count == 1)
  4090. dp_lro_hash_setup(soc, pdev);
  4091. dp_info("Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  4092. DP_STATS_INIT(vdev);
  4093. if (wlan_op_mode_sta == vdev->opmode)
  4094. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  4095. vdev->mac_addr.raw,
  4096. NULL);
  4097. return (struct cdp_vdev *)vdev;
  4098. fail0:
  4099. return NULL;
  4100. }
  4101. /**
  4102. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  4103. * @vdev: Datapath VDEV handle
  4104. * @osif_vdev: OSIF vdev handle
  4105. * @ctrl_vdev: UMAC vdev handle
  4106. * @txrx_ops: Tx and Rx operations
  4107. *
  4108. * Return: DP VDEV handle on success, NULL on failure
  4109. */
  4110. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  4111. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  4112. struct ol_txrx_ops *txrx_ops)
  4113. {
  4114. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4115. vdev->osif_vdev = osif_vdev;
  4116. vdev->ctrl_vdev = ctrl_vdev;
  4117. vdev->osif_rx = txrx_ops->rx.rx;
  4118. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  4119. vdev->osif_gro_flush = txrx_ops->rx.rx_gro_flush;
  4120. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  4121. vdev->osif_get_key = txrx_ops->get_key;
  4122. vdev->osif_rx_mon = txrx_ops->rx.mon;
  4123. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  4124. vdev->tx_comp = txrx_ops->tx.tx_comp;
  4125. #ifdef notyet
  4126. #if ATH_SUPPORT_WAPI
  4127. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  4128. #endif
  4129. #endif
  4130. #ifdef UMAC_SUPPORT_PROXY_ARP
  4131. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  4132. #endif
  4133. vdev->me_convert = txrx_ops->me_convert;
  4134. /* TODO: Enable the following once Tx code is integrated */
  4135. if (vdev->mesh_vdev)
  4136. txrx_ops->tx.tx = dp_tx_send_mesh;
  4137. else
  4138. txrx_ops->tx.tx = dp_tx_send;
  4139. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  4140. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  4141. "DP Vdev Register success");
  4142. }
  4143. /**
  4144. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  4145. * @vdev: Datapath VDEV handle
  4146. * @unmap_only: Flag to indicate "only unmap"
  4147. *
  4148. * Return: void
  4149. */
  4150. static void dp_vdev_flush_peers(struct cdp_vdev *vdev_handle, bool unmap_only)
  4151. {
  4152. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4153. struct dp_pdev *pdev = vdev->pdev;
  4154. struct dp_soc *soc = pdev->soc;
  4155. struct dp_peer *peer;
  4156. uint16_t *peer_ids;
  4157. struct dp_ast_entry *ase, *tmp_ase;
  4158. uint8_t i = 0, j = 0;
  4159. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  4160. if (!peer_ids) {
  4161. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4162. "DP alloc failure - unable to flush peers");
  4163. return;
  4164. }
  4165. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4166. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4167. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4168. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  4169. if (j < soc->max_peers)
  4170. peer_ids[j++] = peer->peer_ids[i];
  4171. }
  4172. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4173. for (i = 0; i < j ; i++) {
  4174. if (unmap_only) {
  4175. peer = __dp_peer_find_by_id(soc, peer_ids[i]);
  4176. if (peer) {
  4177. if (soc->is_peer_map_unmap_v2) {
  4178. /* free AST entries of peer before
  4179. * release peer reference
  4180. */
  4181. DP_PEER_ITERATE_ASE_LIST(peer, ase,
  4182. tmp_ase) {
  4183. dp_rx_peer_unmap_handler
  4184. (soc, peer_ids[i],
  4185. vdev->vdev_id,
  4186. ase->mac_addr.raw,
  4187. 1);
  4188. }
  4189. }
  4190. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  4191. vdev->vdev_id,
  4192. peer->mac_addr.raw,
  4193. 0);
  4194. }
  4195. } else {
  4196. peer = __dp_peer_find_by_id(soc, peer_ids[i]);
  4197. if (peer) {
  4198. dp_info("peer: %pM is getting flush",
  4199. peer->mac_addr.raw);
  4200. if (soc->is_peer_map_unmap_v2) {
  4201. /* free AST entries of peer before
  4202. * release peer reference
  4203. */
  4204. DP_PEER_ITERATE_ASE_LIST(peer, ase,
  4205. tmp_ase) {
  4206. dp_rx_peer_unmap_handler
  4207. (soc, peer_ids[i],
  4208. vdev->vdev_id,
  4209. ase->mac_addr.raw,
  4210. 1);
  4211. }
  4212. }
  4213. dp_peer_delete_wifi3(peer, 0);
  4214. /*
  4215. * we need to call dp_peer_unref_del_find_by_id
  4216. * to remove additional ref count incremented
  4217. * by dp_peer_find_by_id() call.
  4218. *
  4219. * Hold the ref count while executing
  4220. * dp_peer_delete_wifi3() call.
  4221. *
  4222. */
  4223. dp_peer_unref_del_find_by_id(peer);
  4224. dp_rx_peer_unmap_handler(soc, peer_ids[i],
  4225. vdev->vdev_id,
  4226. peer->mac_addr.raw, 0);
  4227. }
  4228. }
  4229. }
  4230. qdf_mem_free(peer_ids);
  4231. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4232. FL("Flushed peers for vdev object %pK "), vdev);
  4233. }
  4234. /*
  4235. * dp_vdev_detach_wifi3() - Detach txrx vdev
  4236. * @txrx_vdev: Datapath VDEV handle
  4237. * @callback: Callback OL_IF on completion of detach
  4238. * @cb_context: Callback context
  4239. *
  4240. */
  4241. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  4242. ol_txrx_vdev_delete_cb callback, void *cb_context)
  4243. {
  4244. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4245. struct dp_pdev *pdev;
  4246. struct dp_soc *soc;
  4247. struct dp_neighbour_peer *peer = NULL;
  4248. struct dp_neighbour_peer *temp_peer = NULL;
  4249. /* preconditions */
  4250. qdf_assert_always(vdev);
  4251. pdev = vdev->pdev;
  4252. soc = pdev->soc;
  4253. if (wlan_op_mode_monitor == vdev->opmode)
  4254. goto free_vdev;
  4255. if (wlan_op_mode_sta == vdev->opmode)
  4256. dp_peer_delete_wifi3(vdev->vap_self_peer, 0);
  4257. /*
  4258. * If Target is hung, flush all peers before detaching vdev
  4259. * this will free all references held due to missing
  4260. * unmap commands from Target
  4261. */
  4262. if (!hif_is_target_ready(HIF_GET_SOFTC(soc->hif_handle)))
  4263. dp_vdev_flush_peers((struct cdp_vdev *)vdev, false);
  4264. /*
  4265. * Use peer_ref_mutex while accessing peer_list, in case
  4266. * a peer is in the process of being removed from the list.
  4267. */
  4268. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4269. /* check that the vdev has no peers allocated */
  4270. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  4271. /* debug print - will be removed later */
  4272. dp_warn("not deleting vdev object %pK (%pM) until deletion finishes for all its peers",
  4273. vdev, vdev->mac_addr.raw);
  4274. /* indicate that the vdev needs to be deleted */
  4275. vdev->delete.pending = 1;
  4276. vdev->delete.callback = callback;
  4277. vdev->delete.context = cb_context;
  4278. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4279. return;
  4280. }
  4281. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4282. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4283. if (!soc->hw_nac_monitor_support) {
  4284. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4285. neighbour_peer_list_elem) {
  4286. QDF_ASSERT(peer->vdev != vdev);
  4287. }
  4288. } else {
  4289. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  4290. neighbour_peer_list_elem, temp_peer) {
  4291. if (peer->vdev == vdev) {
  4292. TAILQ_REMOVE(&pdev->neighbour_peers_list, peer,
  4293. neighbour_peer_list_elem);
  4294. qdf_mem_free(peer);
  4295. }
  4296. }
  4297. }
  4298. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4299. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4300. dp_tx_vdev_detach(vdev);
  4301. /* remove the vdev from its parent pdev's list */
  4302. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4303. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4304. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  4305. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4306. free_vdev:
  4307. if (wlan_op_mode_monitor == vdev->opmode)
  4308. pdev->monitor_vdev = NULL;
  4309. qdf_mem_free(vdev);
  4310. if (callback)
  4311. callback(cb_context);
  4312. }
  4313. #ifdef FEATURE_AST
  4314. /*
  4315. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  4316. * @soc - datapath soc handle
  4317. * @peer - datapath peer handle
  4318. *
  4319. * Delete the AST entries belonging to a peer
  4320. */
  4321. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4322. struct dp_peer *peer)
  4323. {
  4324. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  4325. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  4326. dp_peer_del_ast(soc, ast_entry);
  4327. peer->self_ast_entry = NULL;
  4328. }
  4329. #else
  4330. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  4331. struct dp_peer *peer)
  4332. {
  4333. }
  4334. #endif
  4335. #if ATH_SUPPORT_WRAP
  4336. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4337. uint8_t *peer_mac_addr)
  4338. {
  4339. struct dp_peer *peer;
  4340. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4341. 0, vdev->vdev_id);
  4342. if (!peer)
  4343. return NULL;
  4344. if (peer->bss_peer)
  4345. return peer;
  4346. dp_peer_unref_delete(peer);
  4347. return NULL;
  4348. }
  4349. #else
  4350. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  4351. uint8_t *peer_mac_addr)
  4352. {
  4353. struct dp_peer *peer;
  4354. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  4355. 0, vdev->vdev_id);
  4356. if (!peer)
  4357. return NULL;
  4358. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  4359. return peer;
  4360. dp_peer_unref_delete(peer);
  4361. return NULL;
  4362. }
  4363. #endif
  4364. #ifdef FEATURE_AST
  4365. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  4366. struct dp_pdev *pdev,
  4367. uint8_t *peer_mac_addr)
  4368. {
  4369. struct dp_ast_entry *ast_entry;
  4370. qdf_spin_lock_bh(&soc->ast_lock);
  4371. if (soc->ast_override_support)
  4372. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, peer_mac_addr,
  4373. pdev->pdev_id);
  4374. else
  4375. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  4376. if (ast_entry && ast_entry->next_hop && !ast_entry->delete_in_progress)
  4377. dp_peer_del_ast(soc, ast_entry);
  4378. qdf_spin_unlock_bh(&soc->ast_lock);
  4379. }
  4380. #endif
  4381. #ifdef PEER_CACHE_RX_PKTS
  4382. static inline void dp_peer_rx_bufq_resources_init(struct dp_peer *peer)
  4383. {
  4384. qdf_spinlock_create(&peer->bufq_info.bufq_lock);
  4385. peer->bufq_info.thresh = DP_RX_CACHED_BUFQ_THRESH;
  4386. qdf_list_create(&peer->bufq_info.cached_bufq, DP_RX_CACHED_BUFQ_THRESH);
  4387. }
  4388. #else
  4389. static inline void dp_peer_rx_bufq_resources_init(struct dp_peer *peer)
  4390. {
  4391. }
  4392. #endif
  4393. /*
  4394. * dp_peer_create_wifi3() - attach txrx peer
  4395. * @txrx_vdev: Datapath VDEV handle
  4396. * @peer_mac_addr: Peer MAC address
  4397. *
  4398. * Return: DP peeer handle on success, NULL on failure
  4399. */
  4400. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  4401. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  4402. {
  4403. struct dp_peer *peer;
  4404. int i;
  4405. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4406. struct dp_pdev *pdev;
  4407. struct dp_soc *soc;
  4408. struct cdp_peer_cookie peer_cookie;
  4409. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  4410. /* preconditions */
  4411. qdf_assert(vdev);
  4412. qdf_assert(peer_mac_addr);
  4413. pdev = vdev->pdev;
  4414. soc = pdev->soc;
  4415. /*
  4416. * If a peer entry with given MAC address already exists,
  4417. * reuse the peer and reset the state of peer.
  4418. */
  4419. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  4420. if (peer) {
  4421. qdf_atomic_init(&peer->is_default_route_set);
  4422. dp_peer_cleanup(vdev, peer, true);
  4423. qdf_spin_lock_bh(&soc->ast_lock);
  4424. dp_peer_delete_ast_entries(soc, peer);
  4425. peer->delete_in_progress = false;
  4426. qdf_spin_unlock_bh(&soc->ast_lock);
  4427. if ((vdev->opmode == wlan_op_mode_sta) &&
  4428. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4429. QDF_MAC_ADDR_SIZE)) {
  4430. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4431. }
  4432. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4433. /*
  4434. * Control path maintains a node count which is incremented
  4435. * for every new peer create command. Since new peer is not being
  4436. * created and earlier reference is reused here,
  4437. * peer_unref_delete event is sent to control path to
  4438. * increment the count back.
  4439. */
  4440. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  4441. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4442. peer->mac_addr.raw, vdev->mac_addr.raw,
  4443. vdev->opmode, peer->ctrl_peer, ctrl_peer);
  4444. }
  4445. peer->ctrl_peer = ctrl_peer;
  4446. dp_local_peer_id_alloc(pdev, peer);
  4447. qdf_spinlock_create(&peer->peer_info_lock);
  4448. dp_peer_rx_bufq_resources_init(peer);
  4449. DP_STATS_INIT(peer);
  4450. DP_STATS_UPD(peer, rx.avg_rssi, INVALID_RSSI);
  4451. return (void *)peer;
  4452. } else {
  4453. /*
  4454. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  4455. * need to remove the AST entry which was earlier added as a WDS
  4456. * entry.
  4457. * If an AST entry exists, but no peer entry exists with a given
  4458. * MAC addresses, we could deduce it as a WDS entry
  4459. */
  4460. dp_peer_ast_handle_roam_del(soc, pdev, peer_mac_addr);
  4461. }
  4462. #ifdef notyet
  4463. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  4464. soc->mempool_ol_ath_peer);
  4465. #else
  4466. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  4467. #endif
  4468. if (!peer)
  4469. return NULL; /* failure */
  4470. qdf_mem_zero(peer, sizeof(struct dp_peer));
  4471. TAILQ_INIT(&peer->ast_entry_list);
  4472. /* store provided params */
  4473. peer->vdev = vdev;
  4474. peer->ctrl_peer = ctrl_peer;
  4475. if ((vdev->opmode == wlan_op_mode_sta) &&
  4476. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  4477. QDF_MAC_ADDR_SIZE)) {
  4478. ast_type = CDP_TXRX_AST_TYPE_SELF;
  4479. }
  4480. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  4481. qdf_spinlock_create(&peer->peer_info_lock);
  4482. dp_peer_rx_bufq_resources_init(peer);
  4483. qdf_mem_copy(
  4484. &peer->mac_addr.raw[0], peer_mac_addr, QDF_MAC_ADDR_SIZE);
  4485. /* TODO: See of rx_opt_proc is really required */
  4486. peer->rx_opt_proc = soc->rx_opt_proc;
  4487. /* initialize the peer_id */
  4488. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  4489. peer->peer_ids[i] = HTT_INVALID_PEER;
  4490. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4491. qdf_atomic_init(&peer->ref_cnt);
  4492. /* keep one reference for attach */
  4493. qdf_atomic_inc(&peer->ref_cnt);
  4494. /* add this peer into the vdev's list */
  4495. if (wlan_op_mode_sta == vdev->opmode)
  4496. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  4497. else
  4498. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  4499. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4500. /* TODO: See if hash based search is required */
  4501. dp_peer_find_hash_add(soc, peer);
  4502. /* Initialize the peer state */
  4503. peer->state = OL_TXRX_PEER_STATE_DISC;
  4504. dp_info("vdev %pK created peer %pK (%pM) ref_cnt: %d",
  4505. vdev, peer, peer->mac_addr.raw,
  4506. qdf_atomic_read(&peer->ref_cnt));
  4507. /*
  4508. * For every peer MAp message search and set if bss_peer
  4509. */
  4510. if (qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  4511. QDF_MAC_ADDR_SIZE) == 0 &&
  4512. (wlan_op_mode_sta != vdev->opmode)) {
  4513. dp_info("vdev bss_peer!!");
  4514. peer->bss_peer = 1;
  4515. vdev->vap_bss_peer = peer;
  4516. }
  4517. if (wlan_op_mode_sta == vdev->opmode &&
  4518. qdf_mem_cmp(peer->mac_addr.raw, vdev->mac_addr.raw,
  4519. QDF_MAC_ADDR_SIZE) == 0) {
  4520. vdev->vap_self_peer = peer;
  4521. }
  4522. for (i = 0; i < DP_MAX_TIDS; i++)
  4523. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  4524. peer->valid = 1;
  4525. dp_local_peer_id_alloc(pdev, peer);
  4526. DP_STATS_INIT(peer);
  4527. DP_STATS_UPD(peer, rx.avg_rssi, INVALID_RSSI);
  4528. qdf_mem_copy(peer_cookie.mac_addr, peer->mac_addr.raw,
  4529. QDF_MAC_ADDR_SIZE);
  4530. peer_cookie.ctx = NULL;
  4531. peer_cookie.cookie = pdev->next_peer_cookie++;
  4532. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4533. dp_wdi_event_handler(WDI_EVENT_PEER_CREATE, pdev->soc,
  4534. (void *)&peer_cookie,
  4535. peer->peer_ids[0], WDI_NO_VAL, pdev->pdev_id);
  4536. #endif
  4537. if (soc->wlanstats_enabled) {
  4538. if (!peer_cookie.ctx) {
  4539. pdev->next_peer_cookie--;
  4540. qdf_err("Failed to initialize peer rate stats");
  4541. } else {
  4542. peer->wlanstats_ctx = (struct cdp_peer_rate_stats_ctx *)
  4543. peer_cookie.ctx;
  4544. }
  4545. }
  4546. return (void *)peer;
  4547. }
  4548. /*
  4549. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  4550. * @vdev: Datapath VDEV handle
  4551. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4552. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4553. *
  4554. * Return: None
  4555. */
  4556. static
  4557. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  4558. enum cdp_host_reo_dest_ring *reo_dest,
  4559. bool *hash_based)
  4560. {
  4561. struct dp_soc *soc;
  4562. struct dp_pdev *pdev;
  4563. pdev = vdev->pdev;
  4564. soc = pdev->soc;
  4565. /*
  4566. * hash based steering is disabled for Radios which are offloaded
  4567. * to NSS
  4568. */
  4569. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  4570. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  4571. /*
  4572. * Below line of code will ensure the proper reo_dest ring is chosen
  4573. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  4574. */
  4575. *reo_dest = pdev->reo_dest;
  4576. }
  4577. #ifdef IPA_OFFLOAD
  4578. /*
  4579. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4580. * @vdev: Datapath VDEV handle
  4581. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4582. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4583. *
  4584. * If IPA is enabled in ini, for SAP mode, disable hash based
  4585. * steering, use default reo_dst ring for RX. Use config values for other modes.
  4586. * Return: None
  4587. */
  4588. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4589. enum cdp_host_reo_dest_ring *reo_dest,
  4590. bool *hash_based)
  4591. {
  4592. struct dp_soc *soc;
  4593. struct dp_pdev *pdev;
  4594. pdev = vdev->pdev;
  4595. soc = pdev->soc;
  4596. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4597. /*
  4598. * If IPA is enabled, disable hash-based flow steering and set
  4599. * reo_dest_ring_4 as the REO ring to receive packets on.
  4600. * IPA is configured to reap reo_dest_ring_4.
  4601. *
  4602. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  4603. * value enum value is from 1 - 4.
  4604. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  4605. */
  4606. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  4607. if (vdev->opmode == wlan_op_mode_ap) {
  4608. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4609. *hash_based = 0;
  4610. } else if (vdev->opmode == wlan_op_mode_sta &&
  4611. dp_ipa_is_mdm_platform()) {
  4612. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  4613. }
  4614. }
  4615. }
  4616. #else
  4617. /*
  4618. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  4619. * @vdev: Datapath VDEV handle
  4620. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  4621. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  4622. *
  4623. * Use system config values for hash based steering.
  4624. * Return: None
  4625. */
  4626. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  4627. enum cdp_host_reo_dest_ring *reo_dest,
  4628. bool *hash_based)
  4629. {
  4630. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  4631. }
  4632. #endif /* IPA_OFFLOAD */
  4633. /*
  4634. * dp_peer_setup_wifi3() - initialize the peer
  4635. * @vdev_hdl: virtual device object
  4636. * @peer: Peer object
  4637. *
  4638. * Return: void
  4639. */
  4640. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  4641. {
  4642. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  4643. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4644. struct dp_pdev *pdev;
  4645. struct dp_soc *soc;
  4646. bool hash_based = 0;
  4647. enum cdp_host_reo_dest_ring reo_dest;
  4648. /* preconditions */
  4649. qdf_assert(vdev);
  4650. qdf_assert(peer);
  4651. pdev = vdev->pdev;
  4652. soc = pdev->soc;
  4653. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  4654. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  4655. pdev->pdev_id, vdev->vdev_id,
  4656. vdev->opmode, hash_based, reo_dest);
  4657. /*
  4658. * There are corner cases where the AD1 = AD2 = "VAPs address"
  4659. * i.e both the devices have same MAC address. In these
  4660. * cases we want such pkts to be processed in NULL Q handler
  4661. * which is REO2TCL ring. for this reason we should
  4662. * not setup reo_queues and default route for bss_peer.
  4663. */
  4664. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  4665. return;
  4666. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  4667. /* TODO: Check the destination ring number to be passed to FW */
  4668. soc->cdp_soc.ol_ops->peer_set_default_routing(
  4669. pdev->ctrl_pdev, peer->mac_addr.raw,
  4670. peer->vdev->vdev_id, hash_based, reo_dest);
  4671. }
  4672. qdf_atomic_set(&peer->is_default_route_set, 1);
  4673. dp_peer_rx_init(pdev, peer);
  4674. dp_peer_tx_init(pdev, peer);
  4675. dp_peer_ppdu_delayed_ba_init(peer);
  4676. return;
  4677. }
  4678. /*
  4679. * dp_cp_peer_del_resp_handler - Handle the peer delete response
  4680. * @soc_hdl: Datapath SOC handle
  4681. * @vdev_hdl: virtual device object
  4682. * @mac_addr: Mac address of the peer
  4683. *
  4684. * Return: void
  4685. */
  4686. static void dp_cp_peer_del_resp_handler(struct cdp_soc_t *soc_hdl,
  4687. struct cdp_vdev *vdev_hdl,
  4688. uint8_t *mac_addr)
  4689. {
  4690. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  4691. struct dp_ast_entry *ast_entry = NULL;
  4692. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4693. txrx_ast_free_cb cb = NULL;
  4694. void *cookie;
  4695. qdf_spin_lock_bh(&soc->ast_lock);
  4696. if (soc->ast_override_support)
  4697. ast_entry =
  4698. dp_peer_ast_hash_find_by_pdevid(soc, mac_addr,
  4699. vdev->pdev->pdev_id);
  4700. else
  4701. ast_entry = dp_peer_ast_hash_find_soc(soc, mac_addr);
  4702. /* in case of qwrap we have multiple BSS peers
  4703. * with same mac address
  4704. *
  4705. * AST entry for this mac address will be created
  4706. * only for one peer hence it will be NULL here
  4707. */
  4708. if (!ast_entry || ast_entry->peer || !ast_entry->delete_in_progress) {
  4709. qdf_spin_unlock_bh(&soc->ast_lock);
  4710. return;
  4711. }
  4712. if (ast_entry->is_mapped)
  4713. soc->ast_table[ast_entry->ast_idx] = NULL;
  4714. DP_STATS_INC(soc, ast.deleted, 1);
  4715. dp_peer_ast_hash_remove(soc, ast_entry);
  4716. cb = ast_entry->callback;
  4717. cookie = ast_entry->cookie;
  4718. ast_entry->callback = NULL;
  4719. ast_entry->cookie = NULL;
  4720. soc->num_ast_entries--;
  4721. qdf_spin_unlock_bh(&soc->ast_lock);
  4722. if (cb) {
  4723. cb(soc->ctrl_psoc,
  4724. dp_soc_to_cdp_soc(soc),
  4725. cookie,
  4726. CDP_TXRX_AST_DELETED);
  4727. }
  4728. qdf_mem_free(ast_entry);
  4729. }
  4730. /*
  4731. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  4732. * @vdev_handle: virtual device object
  4733. * @htt_pkt_type: type of pkt
  4734. *
  4735. * Return: void
  4736. */
  4737. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  4738. enum htt_cmn_pkt_type val)
  4739. {
  4740. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4741. vdev->tx_encap_type = val;
  4742. }
  4743. /*
  4744. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  4745. * @vdev_handle: virtual device object
  4746. * @htt_pkt_type: type of pkt
  4747. *
  4748. * Return: void
  4749. */
  4750. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  4751. enum htt_cmn_pkt_type val)
  4752. {
  4753. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4754. vdev->rx_decap_type = val;
  4755. }
  4756. /*
  4757. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  4758. * @txrx_soc: cdp soc handle
  4759. * @ac: Access category
  4760. * @value: timeout value in millisec
  4761. *
  4762. * Return: void
  4763. */
  4764. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4765. uint8_t ac, uint32_t value)
  4766. {
  4767. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4768. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  4769. }
  4770. /*
  4771. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  4772. * @txrx_soc: cdp soc handle
  4773. * @ac: access category
  4774. * @value: timeout value in millisec
  4775. *
  4776. * Return: void
  4777. */
  4778. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  4779. uint8_t ac, uint32_t *value)
  4780. {
  4781. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  4782. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  4783. }
  4784. /*
  4785. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  4786. * @pdev_handle: physical device object
  4787. * @val: reo destination ring index (1 - 4)
  4788. *
  4789. * Return: void
  4790. */
  4791. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  4792. enum cdp_host_reo_dest_ring val)
  4793. {
  4794. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4795. if (pdev)
  4796. pdev->reo_dest = val;
  4797. }
  4798. /*
  4799. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  4800. * @pdev_handle: physical device object
  4801. *
  4802. * Return: reo destination ring index
  4803. */
  4804. static enum cdp_host_reo_dest_ring
  4805. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  4806. {
  4807. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4808. if (pdev)
  4809. return pdev->reo_dest;
  4810. else
  4811. return cdp_host_reo_dest_ring_unknown;
  4812. }
  4813. /*
  4814. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  4815. * @pdev_handle: device object
  4816. * @val: value to be set
  4817. *
  4818. * Return: void
  4819. */
  4820. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  4821. uint32_t val)
  4822. {
  4823. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4824. /* Enable/Disable smart mesh filtering. This flag will be checked
  4825. * during rx processing to check if packets are from NAC clients.
  4826. */
  4827. pdev->filter_neighbour_peers = val;
  4828. return 0;
  4829. }
  4830. /*
  4831. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  4832. * address for smart mesh filtering
  4833. * @vdev_handle: virtual device object
  4834. * @cmd: Add/Del command
  4835. * @macaddr: nac client mac address
  4836. *
  4837. * Return: void
  4838. */
  4839. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  4840. uint32_t cmd, uint8_t *macaddr)
  4841. {
  4842. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4843. struct dp_pdev *pdev = vdev->pdev;
  4844. struct dp_neighbour_peer *peer = NULL;
  4845. if (!macaddr)
  4846. goto fail0;
  4847. /* Store address of NAC (neighbour peer) which will be checked
  4848. * against TA of received packets.
  4849. */
  4850. if (cmd == DP_NAC_PARAM_ADD) {
  4851. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  4852. sizeof(*peer));
  4853. if (!peer) {
  4854. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4855. FL("DP neighbour peer node memory allocation failed"));
  4856. goto fail0;
  4857. }
  4858. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  4859. macaddr, QDF_MAC_ADDR_SIZE);
  4860. peer->vdev = vdev;
  4861. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4862. /* add this neighbour peer into the list */
  4863. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  4864. neighbour_peer_list_elem);
  4865. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4866. /* first neighbour */
  4867. if (!pdev->neighbour_peers_added) {
  4868. pdev->neighbour_peers_added = true;
  4869. dp_ppdu_ring_cfg(pdev);
  4870. }
  4871. return 1;
  4872. } else if (cmd == DP_NAC_PARAM_DEL) {
  4873. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  4874. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  4875. neighbour_peer_list_elem) {
  4876. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  4877. macaddr, QDF_MAC_ADDR_SIZE)) {
  4878. /* delete this peer from the list */
  4879. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  4880. peer, neighbour_peer_list_elem);
  4881. qdf_mem_free(peer);
  4882. break;
  4883. }
  4884. }
  4885. /* last neighbour deleted */
  4886. if (TAILQ_EMPTY(&pdev->neighbour_peers_list)) {
  4887. pdev->neighbour_peers_added = false;
  4888. dp_ppdu_ring_cfg(pdev);
  4889. }
  4890. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  4891. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  4892. !pdev->enhanced_stats_en)
  4893. dp_ppdu_ring_reset(pdev);
  4894. return 1;
  4895. }
  4896. fail0:
  4897. return 0;
  4898. }
  4899. /*
  4900. * dp_get_sec_type() - Get the security type
  4901. * @peer: Datapath peer handle
  4902. * @sec_idx: Security id (mcast, ucast)
  4903. *
  4904. * return sec_type: Security type
  4905. */
  4906. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  4907. {
  4908. struct dp_peer *dpeer = (struct dp_peer *)peer;
  4909. return dpeer->security[sec_idx].sec_type;
  4910. }
  4911. /*
  4912. * dp_peer_authorize() - authorize txrx peer
  4913. * @peer_handle: Datapath peer handle
  4914. * @authorize
  4915. *
  4916. */
  4917. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  4918. {
  4919. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4920. struct dp_soc *soc;
  4921. if (peer) {
  4922. soc = peer->vdev->pdev->soc;
  4923. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4924. peer->authorize = authorize ? 1 : 0;
  4925. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4926. }
  4927. }
  4928. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  4929. struct dp_pdev *pdev,
  4930. struct dp_peer *peer,
  4931. struct dp_vdev *vdev)
  4932. {
  4933. struct dp_peer *bss_peer = NULL;
  4934. uint8_t *m_addr = NULL;
  4935. if (!vdev) {
  4936. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4937. "vdev is NULL");
  4938. } else {
  4939. if (vdev->vap_bss_peer == peer)
  4940. vdev->vap_bss_peer = NULL;
  4941. m_addr = peer->mac_addr.raw;
  4942. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4943. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4944. m_addr, vdev->mac_addr.raw, vdev->opmode,
  4945. peer->ctrl_peer, NULL);
  4946. if (vdev && vdev->vap_bss_peer) {
  4947. bss_peer = vdev->vap_bss_peer;
  4948. DP_UPDATE_STATS(vdev, peer);
  4949. }
  4950. }
  4951. /*
  4952. * Peer AST list hast to be empty here
  4953. */
  4954. DP_AST_ASSERT(TAILQ_EMPTY(&peer->ast_entry_list));
  4955. qdf_mem_free(peer);
  4956. }
  4957. /**
  4958. * dp_delete_pending_vdev() - check and process vdev delete
  4959. * @pdev: DP specific pdev pointer
  4960. * @vdev: DP specific vdev pointer
  4961. * @vdev_id: vdev id corresponding to vdev
  4962. *
  4963. * This API does following:
  4964. * 1) It releases tx flow pools buffers as vdev is
  4965. * going down and no peers are associated.
  4966. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4967. */
  4968. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4969. uint8_t vdev_id)
  4970. {
  4971. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4972. void *vdev_delete_context = NULL;
  4973. vdev_delete_cb = vdev->delete.callback;
  4974. vdev_delete_context = vdev->delete.context;
  4975. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4976. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4977. vdev, vdev->mac_addr.raw);
  4978. /* all peers are gone, go ahead and delete it */
  4979. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4980. FLOW_TYPE_VDEV, vdev_id);
  4981. dp_tx_vdev_detach(vdev);
  4982. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4983. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4984. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4985. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4986. FL("deleting vdev object %pK (%pM)"),
  4987. vdev, vdev->mac_addr.raw);
  4988. qdf_mem_free(vdev);
  4989. vdev = NULL;
  4990. if (vdev_delete_cb)
  4991. vdev_delete_cb(vdev_delete_context);
  4992. }
  4993. /*
  4994. * dp_peer_unref_delete() - unref and delete peer
  4995. * @peer_handle: Datapath peer handle
  4996. *
  4997. */
  4998. void dp_peer_unref_delete(struct dp_peer *peer)
  4999. {
  5000. struct dp_vdev *vdev = peer->vdev;
  5001. struct dp_pdev *pdev = vdev->pdev;
  5002. struct dp_soc *soc = pdev->soc;
  5003. struct dp_peer *tmppeer;
  5004. int found = 0;
  5005. uint16_t peer_id;
  5006. uint16_t vdev_id;
  5007. bool delete_vdev;
  5008. struct cdp_peer_cookie peer_cookie;
  5009. /*
  5010. * Hold the lock all the way from checking if the peer ref count
  5011. * is zero until the peer references are removed from the hash
  5012. * table and vdev list (if the peer ref count is zero).
  5013. * This protects against a new HL tx operation starting to use the
  5014. * peer object just after this function concludes it's done being used.
  5015. * Furthermore, the lock needs to be held while checking whether the
  5016. * vdev's list of peers is empty, to make sure that list is not modified
  5017. * concurrently with the empty check.
  5018. */
  5019. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5020. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  5021. peer_id = peer->peer_ids[0];
  5022. vdev_id = vdev->vdev_id;
  5023. /*
  5024. * Make sure that the reference to the peer in
  5025. * peer object map is removed
  5026. */
  5027. if (peer_id != HTT_INVALID_PEER)
  5028. soc->peer_id_to_obj_map[peer_id] = NULL;
  5029. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  5030. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  5031. /* remove the reference to the peer from the hash table */
  5032. dp_peer_find_hash_remove(soc, peer);
  5033. qdf_spin_lock_bh(&soc->ast_lock);
  5034. if (peer->self_ast_entry) {
  5035. dp_peer_del_ast(soc, peer->self_ast_entry);
  5036. peer->self_ast_entry = NULL;
  5037. }
  5038. qdf_spin_unlock_bh(&soc->ast_lock);
  5039. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  5040. if (tmppeer == peer) {
  5041. found = 1;
  5042. break;
  5043. }
  5044. }
  5045. if (found) {
  5046. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  5047. peer_list_elem);
  5048. } else {
  5049. /*Ignoring the remove operation as peer not found*/
  5050. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  5051. "peer:%pK not found in vdev:%pK peerlist:%pK",
  5052. peer, vdev, &peer->vdev->peer_list);
  5053. }
  5054. /* send peer destroy event to upper layer */
  5055. qdf_mem_copy(peer_cookie.mac_addr, peer->mac_addr.raw,
  5056. QDF_MAC_ADDR_SIZE);
  5057. peer_cookie.ctx = NULL;
  5058. peer_cookie.ctx = (struct cdp_stats_cookie *)
  5059. peer->wlanstats_ctx;
  5060. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5061. dp_wdi_event_handler(WDI_EVENT_PEER_DESTROY,
  5062. pdev->soc,
  5063. (void *)&peer_cookie,
  5064. peer->peer_ids[0],
  5065. WDI_NO_VAL,
  5066. pdev->pdev_id);
  5067. #endif
  5068. peer->wlanstats_ctx = NULL;
  5069. /* cleanup the peer data */
  5070. dp_peer_cleanup(vdev, peer, false);
  5071. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5072. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev);
  5073. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5074. /* check whether the parent vdev has no peers left */
  5075. if (TAILQ_EMPTY(&vdev->peer_list)) {
  5076. /*
  5077. * capture vdev delete pending flag's status
  5078. * while holding peer_ref_mutex lock
  5079. */
  5080. delete_vdev = vdev->delete.pending;
  5081. /*
  5082. * Now that there are no references to the peer, we can
  5083. * release the peer reference lock.
  5084. */
  5085. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5086. /*
  5087. * Check if the parent vdev was waiting for its peers
  5088. * to be deleted, in order for it to be deleted too.
  5089. */
  5090. if (delete_vdev)
  5091. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  5092. } else {
  5093. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5094. }
  5095. } else {
  5096. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5097. }
  5098. }
  5099. #ifdef PEER_CACHE_RX_PKTS
  5100. static inline void dp_peer_rx_bufq_resources_deinit(struct dp_peer *peer)
  5101. {
  5102. dp_rx_flush_rx_cached(peer, true);
  5103. qdf_list_destroy(&peer->bufq_info.cached_bufq);
  5104. qdf_spinlock_destroy(&peer->bufq_info.bufq_lock);
  5105. }
  5106. #else
  5107. static inline void dp_peer_rx_bufq_resources_deinit(struct dp_peer *peer)
  5108. {
  5109. }
  5110. #endif
  5111. /*
  5112. * dp_peer_detach_wifi3() – Detach txrx peer
  5113. * @peer_handle: Datapath peer handle
  5114. * @bitmap: bitmap indicating special handling of request.
  5115. *
  5116. */
  5117. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  5118. {
  5119. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5120. /* redirect the peer's rx delivery function to point to a
  5121. * discard func
  5122. */
  5123. peer->rx_opt_proc = dp_rx_discard;
  5124. /* Do not make ctrl_peer to NULL for connected sta peers.
  5125. * We need ctrl_peer to release the reference during dp
  5126. * peer free. This reference was held for
  5127. * obj_mgr peer during the creation of dp peer.
  5128. */
  5129. if (!(peer->vdev && (peer->vdev->opmode != wlan_op_mode_sta) &&
  5130. !peer->bss_peer))
  5131. peer->ctrl_peer = NULL;
  5132. peer->valid = 0;
  5133. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  5134. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  5135. dp_local_peer_id_free(peer->vdev->pdev, peer);
  5136. dp_peer_rx_bufq_resources_deinit(peer);
  5137. qdf_spinlock_destroy(&peer->peer_info_lock);
  5138. dp_peer_multipass_list_remove(peer);
  5139. /*
  5140. * Remove the reference added during peer_attach.
  5141. * The peer will still be left allocated until the
  5142. * PEER_UNMAP message arrives to remove the other
  5143. * reference, added by the PEER_MAP message.
  5144. */
  5145. dp_peer_unref_delete(peer_handle);
  5146. }
  5147. /*
  5148. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  5149. * @peer_handle: Datapath peer handle
  5150. *
  5151. */
  5152. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  5153. {
  5154. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  5155. return vdev->mac_addr.raw;
  5156. }
  5157. /*
  5158. * dp_vdev_set_wds() - Enable per packet stats
  5159. * @vdev_handle: DP VDEV handle
  5160. * @val: value
  5161. *
  5162. * Return: none
  5163. */
  5164. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  5165. {
  5166. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5167. vdev->wds_enabled = val;
  5168. return 0;
  5169. }
  5170. /*
  5171. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  5172. * @peer_handle: Datapath peer handle
  5173. *
  5174. */
  5175. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  5176. uint8_t vdev_id)
  5177. {
  5178. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  5179. struct dp_vdev *vdev = NULL;
  5180. if (qdf_unlikely(!pdev))
  5181. return NULL;
  5182. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5183. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5184. if (vdev->delete.pending)
  5185. continue;
  5186. if (vdev->vdev_id == vdev_id)
  5187. break;
  5188. }
  5189. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5190. return (struct cdp_vdev *)vdev;
  5191. }
  5192. /*
  5193. * dp_get_mon_vdev_from_pdev_wifi3() - Get vdev handle of monitor mode
  5194. * @dev: PDEV handle
  5195. *
  5196. * Return: VDEV handle of monitor mode
  5197. */
  5198. static struct cdp_vdev *dp_get_mon_vdev_from_pdev_wifi3(struct cdp_pdev *dev)
  5199. {
  5200. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  5201. if (qdf_unlikely(!pdev))
  5202. return NULL;
  5203. return (struct cdp_vdev *)pdev->monitor_vdev;
  5204. }
  5205. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  5206. {
  5207. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5208. return vdev->opmode;
  5209. }
  5210. static
  5211. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  5212. ol_txrx_rx_fp *stack_fn_p,
  5213. ol_osif_vdev_handle *osif_vdev_p)
  5214. {
  5215. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  5216. qdf_assert(vdev);
  5217. *stack_fn_p = vdev->osif_rx_stack;
  5218. *osif_vdev_p = vdev->osif_vdev;
  5219. }
  5220. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  5221. {
  5222. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  5223. struct dp_pdev *pdev = vdev->pdev;
  5224. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  5225. }
  5226. /**
  5227. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  5228. * ring based on target
  5229. * @soc: soc handle
  5230. * @mac_for_pdev: pdev_id
  5231. * @pdev: physical device handle
  5232. * @ring_num: mac id
  5233. * @htt_tlv_filter: tlv filter
  5234. *
  5235. * Return: zero on success, non-zero on failure
  5236. */
  5237. static inline
  5238. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  5239. struct dp_pdev *pdev, uint8_t ring_num,
  5240. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  5241. {
  5242. QDF_STATUS status;
  5243. if (soc->wlan_cfg_ctx->rxdma1_enable)
  5244. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5245. pdev->rxdma_mon_buf_ring[ring_num]
  5246. .hal_srng,
  5247. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  5248. &htt_tlv_filter);
  5249. else
  5250. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5251. pdev->rx_mac_buf_ring[ring_num]
  5252. .hal_srng,
  5253. RXDMA_BUF, RX_BUFFER_SIZE,
  5254. &htt_tlv_filter);
  5255. return status;
  5256. }
  5257. /**
  5258. * dp_reset_monitor_mode() - Disable monitor mode
  5259. * @pdev_handle: Datapath PDEV handle
  5260. *
  5261. * Return: QDF_STATUS
  5262. */
  5263. QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  5264. {
  5265. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5266. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5267. struct dp_soc *soc = pdev->soc;
  5268. uint8_t pdev_id;
  5269. int mac_id;
  5270. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5271. pdev_id = pdev->pdev_id;
  5272. soc = pdev->soc;
  5273. qdf_spin_lock_bh(&pdev->mon_lock);
  5274. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5275. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5276. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5277. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5278. pdev, mac_id,
  5279. htt_tlv_filter);
  5280. if (status != QDF_STATUS_SUCCESS) {
  5281. dp_err("Failed to send tlv filter for monitor mode rings");
  5282. qdf_spin_unlock_bh(&pdev->mon_lock);
  5283. return status;
  5284. }
  5285. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5286. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5287. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  5288. &htt_tlv_filter);
  5289. }
  5290. pdev->monitor_vdev = NULL;
  5291. pdev->mcopy_mode = 0;
  5292. pdev->monitor_configured = false;
  5293. qdf_spin_unlock_bh(&pdev->mon_lock);
  5294. return QDF_STATUS_SUCCESS;
  5295. }
  5296. /**
  5297. * dp_set_nac() - set peer_nac
  5298. * @peer_handle: Datapath PEER handle
  5299. *
  5300. * Return: void
  5301. */
  5302. static void dp_set_nac(struct cdp_peer *peer_handle)
  5303. {
  5304. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5305. peer->nac = 1;
  5306. }
  5307. /**
  5308. * dp_get_tx_pending() - read pending tx
  5309. * @pdev_handle: Datapath PDEV handle
  5310. *
  5311. * Return: outstanding tx
  5312. */
  5313. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  5314. {
  5315. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5316. return qdf_atomic_read(&pdev->num_tx_outstanding);
  5317. }
  5318. /**
  5319. * dp_get_peer_mac_from_peer_id() - get peer mac
  5320. * @pdev_handle: Datapath PDEV handle
  5321. * @peer_id: Peer ID
  5322. * @peer_mac: MAC addr of PEER
  5323. *
  5324. * Return: void
  5325. */
  5326. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  5327. uint32_t peer_id, uint8_t *peer_mac)
  5328. {
  5329. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5330. struct dp_peer *peer;
  5331. if (pdev && peer_mac) {
  5332. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  5333. if (peer) {
  5334. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  5335. QDF_MAC_ADDR_SIZE);
  5336. dp_peer_unref_del_find_by_id(peer);
  5337. }
  5338. }
  5339. }
  5340. /**
  5341. * dp_pdev_configure_monitor_rings() - configure monitor rings
  5342. * @vdev_handle: Datapath VDEV handle
  5343. *
  5344. * Return: QDF_STATUS
  5345. */
  5346. QDF_STATUS dp_pdev_configure_monitor_rings(struct dp_pdev *pdev)
  5347. {
  5348. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5349. struct dp_soc *soc;
  5350. uint8_t pdev_id;
  5351. int mac_id;
  5352. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5353. pdev_id = pdev->pdev_id;
  5354. soc = pdev->soc;
  5355. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5356. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5357. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5358. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5359. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5360. pdev->mo_data_filter);
  5361. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5362. htt_tlv_filter.mpdu_start = 1;
  5363. htt_tlv_filter.msdu_start = 1;
  5364. htt_tlv_filter.packet = 1;
  5365. htt_tlv_filter.msdu_end = 1;
  5366. htt_tlv_filter.mpdu_end = 1;
  5367. htt_tlv_filter.packet_header = 1;
  5368. htt_tlv_filter.attention = 1;
  5369. htt_tlv_filter.ppdu_start = 0;
  5370. htt_tlv_filter.ppdu_end = 0;
  5371. htt_tlv_filter.ppdu_end_user_stats = 0;
  5372. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5373. htt_tlv_filter.ppdu_end_status_done = 0;
  5374. htt_tlv_filter.header_per_msdu = 1;
  5375. htt_tlv_filter.enable_fp =
  5376. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5377. htt_tlv_filter.enable_md = 0;
  5378. htt_tlv_filter.enable_mo =
  5379. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5380. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5381. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5382. if (pdev->mcopy_mode) {
  5383. htt_tlv_filter.fp_data_filter = 0;
  5384. htt_tlv_filter.mo_data_filter = 0;
  5385. } else {
  5386. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5387. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5388. }
  5389. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5390. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5391. htt_tlv_filter.offset_valid = false;
  5392. if ((pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) ||
  5393. (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU_MSDU)) {
  5394. htt_tlv_filter.fp_mgmt_filter = 0;
  5395. htt_tlv_filter.fp_ctrl_filter = 0;
  5396. htt_tlv_filter.fp_data_filter = 0;
  5397. htt_tlv_filter.mo_mgmt_filter = 0;
  5398. htt_tlv_filter.mo_ctrl_filter = 0;
  5399. htt_tlv_filter.mo_data_filter = 0;
  5400. }
  5401. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5402. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5403. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5404. pdev, mac_id,
  5405. htt_tlv_filter);
  5406. if (status != QDF_STATUS_SUCCESS) {
  5407. dp_err("Failed to send tlv filter for monitor mode rings");
  5408. return status;
  5409. }
  5410. }
  5411. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5412. htt_tlv_filter.mpdu_start = 1;
  5413. htt_tlv_filter.msdu_start = 0;
  5414. htt_tlv_filter.packet = 0;
  5415. htt_tlv_filter.msdu_end = 0;
  5416. htt_tlv_filter.mpdu_end = 0;
  5417. if ((pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) ||
  5418. (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU_MSDU)) {
  5419. htt_tlv_filter.mpdu_end = 1;
  5420. }
  5421. htt_tlv_filter.attention = 0;
  5422. htt_tlv_filter.ppdu_start = 1;
  5423. htt_tlv_filter.ppdu_end = 1;
  5424. htt_tlv_filter.ppdu_end_user_stats = 1;
  5425. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5426. htt_tlv_filter.ppdu_end_status_done = 1;
  5427. htt_tlv_filter.enable_fp = 1;
  5428. htt_tlv_filter.enable_md = 0;
  5429. htt_tlv_filter.enable_mo = 1;
  5430. if (pdev->mcopy_mode ||
  5431. (pdev->rx_enh_capture_mode != CDP_RX_ENH_CAPTURE_DISABLED)) {
  5432. htt_tlv_filter.packet_header = 1;
  5433. if (pdev->rx_enh_capture_mode == CDP_RX_ENH_CAPTURE_MPDU) {
  5434. htt_tlv_filter.header_per_msdu = 0;
  5435. htt_tlv_filter.enable_mo = 0;
  5436. } else if (pdev->rx_enh_capture_mode ==
  5437. CDP_RX_ENH_CAPTURE_MPDU_MSDU) {
  5438. bool is_rx_mon_proto_flow_tag_enabled =
  5439. wlan_cfg_is_rx_mon_protocol_flow_tag_enabled(
  5440. soc->wlan_cfg_ctx);
  5441. htt_tlv_filter.header_per_msdu = 1;
  5442. htt_tlv_filter.enable_mo = 0;
  5443. if (pdev->is_rx_enh_capture_trailer_enabled ||
  5444. is_rx_mon_proto_flow_tag_enabled)
  5445. htt_tlv_filter.msdu_end = 1;
  5446. }
  5447. }
  5448. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5449. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5450. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5451. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5452. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5453. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5454. htt_tlv_filter.offset_valid = false;
  5455. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5456. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5457. pdev->pdev_id);
  5458. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5459. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5460. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5461. }
  5462. return status;
  5463. }
  5464. /**
  5465. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  5466. * @vdev_handle: Datapath VDEV handle
  5467. * @smart_monitor: Flag to denote if its smart monitor mode
  5468. *
  5469. * Return: 0 on success, not 0 on failure
  5470. */
  5471. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  5472. uint8_t special_monitor)
  5473. {
  5474. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5475. struct dp_pdev *pdev;
  5476. qdf_assert(vdev);
  5477. pdev = vdev->pdev;
  5478. pdev->monitor_vdev = vdev;
  5479. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5480. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  5481. pdev, pdev->pdev_id, pdev->soc, vdev);
  5482. /*
  5483. * do not configure monitor buf ring and filter for smart and
  5484. * lite monitor
  5485. * for smart monitor filters are added along with first NAC
  5486. * for lite monitor required configuration done through
  5487. * dp_set_pdev_param
  5488. */
  5489. if (special_monitor)
  5490. return QDF_STATUS_SUCCESS;
  5491. /*Check if current pdev's monitor_vdev exists */
  5492. if (pdev->monitor_configured) {
  5493. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  5494. "monitor vap already created vdev=%pK\n", vdev);
  5495. return QDF_STATUS_E_RESOURCES;
  5496. }
  5497. pdev->monitor_configured = true;
  5498. dp_mon_buf_delayed_replenish(pdev);
  5499. return dp_pdev_configure_monitor_rings(pdev);
  5500. }
  5501. /**
  5502. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  5503. * @pdev_handle: Datapath PDEV handle
  5504. * @filter_val: Flag to select Filter for monitor mode
  5505. * Return: 0 on success, not 0 on failure
  5506. */
  5507. static QDF_STATUS
  5508. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  5509. struct cdp_monitor_filter *filter_val)
  5510. {
  5511. /* Many monitor VAPs can exists in a system but only one can be up at
  5512. * anytime
  5513. */
  5514. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5515. struct dp_vdev *vdev = pdev->monitor_vdev;
  5516. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5517. struct dp_soc *soc;
  5518. uint8_t pdev_id;
  5519. int mac_id;
  5520. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5521. pdev_id = pdev->pdev_id;
  5522. soc = pdev->soc;
  5523. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  5524. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  5525. pdev, pdev_id, soc, vdev);
  5526. /*Check if current pdev's monitor_vdev exists */
  5527. if (!pdev->monitor_vdev) {
  5528. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5529. "vdev=%pK", vdev);
  5530. qdf_assert(vdev);
  5531. }
  5532. /* update filter mode, type in pdev structure */
  5533. pdev->mon_filter_mode = filter_val->mode;
  5534. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  5535. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  5536. pdev->fp_data_filter = filter_val->fp_data;
  5537. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  5538. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  5539. pdev->mo_data_filter = filter_val->mo_data;
  5540. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  5541. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  5542. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  5543. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  5544. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  5545. pdev->mo_data_filter);
  5546. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5547. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5548. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5549. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5550. pdev, mac_id,
  5551. htt_tlv_filter);
  5552. if (status != QDF_STATUS_SUCCESS) {
  5553. dp_err("Failed to send tlv filter for monitor mode rings");
  5554. return status;
  5555. }
  5556. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5557. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5558. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5559. }
  5560. htt_tlv_filter.mpdu_start = 1;
  5561. htt_tlv_filter.msdu_start = 1;
  5562. htt_tlv_filter.packet = 1;
  5563. htt_tlv_filter.msdu_end = 1;
  5564. htt_tlv_filter.mpdu_end = 1;
  5565. htt_tlv_filter.packet_header = 1;
  5566. htt_tlv_filter.attention = 1;
  5567. htt_tlv_filter.ppdu_start = 0;
  5568. htt_tlv_filter.ppdu_end = 0;
  5569. htt_tlv_filter.ppdu_end_user_stats = 0;
  5570. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  5571. htt_tlv_filter.ppdu_end_status_done = 0;
  5572. htt_tlv_filter.header_per_msdu = 1;
  5573. htt_tlv_filter.enable_fp =
  5574. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  5575. htt_tlv_filter.enable_md = 0;
  5576. htt_tlv_filter.enable_mo =
  5577. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  5578. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  5579. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  5580. if (pdev->mcopy_mode)
  5581. htt_tlv_filter.fp_data_filter = 0;
  5582. else
  5583. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  5584. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  5585. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  5586. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  5587. htt_tlv_filter.offset_valid = false;
  5588. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5589. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  5590. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  5591. pdev, mac_id,
  5592. htt_tlv_filter);
  5593. if (status != QDF_STATUS_SUCCESS) {
  5594. dp_err("Failed to send tlv filter for monitor mode rings");
  5595. return status;
  5596. }
  5597. }
  5598. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  5599. htt_tlv_filter.mpdu_start = 1;
  5600. htt_tlv_filter.msdu_start = 0;
  5601. htt_tlv_filter.packet = 0;
  5602. htt_tlv_filter.msdu_end = 0;
  5603. htt_tlv_filter.mpdu_end = 0;
  5604. htt_tlv_filter.attention = 0;
  5605. htt_tlv_filter.ppdu_start = 1;
  5606. htt_tlv_filter.ppdu_end = 1;
  5607. htt_tlv_filter.ppdu_end_user_stats = 1;
  5608. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5609. htt_tlv_filter.ppdu_end_status_done = 1;
  5610. htt_tlv_filter.enable_fp = 1;
  5611. htt_tlv_filter.enable_md = 0;
  5612. htt_tlv_filter.enable_mo = 1;
  5613. if (pdev->mcopy_mode) {
  5614. htt_tlv_filter.packet_header = 1;
  5615. }
  5616. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5617. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5618. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5619. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5620. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5621. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5622. htt_tlv_filter.offset_valid = false;
  5623. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5624. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5625. pdev->pdev_id);
  5626. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  5627. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5628. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5629. }
  5630. return QDF_STATUS_SUCCESS;
  5631. }
  5632. /**
  5633. * dp_pdev_set_monitor_channel() - set monitor channel num in pdev
  5634. * @pdev_handle: Datapath PDEV handle
  5635. *
  5636. * Return: None
  5637. */
  5638. static
  5639. void dp_pdev_set_monitor_channel(struct cdp_pdev *pdev_handle, int chan_num)
  5640. {
  5641. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5642. pdev->mon_chan_num = chan_num;
  5643. }
  5644. /**
  5645. * dp_deliver_tx_mgmt() - Deliver mgmt frame for tx capture
  5646. * @pdev_handle: Datapath PDEV handle
  5647. * @nbuf: Management frame buffer
  5648. */
  5649. static void
  5650. dp_deliver_tx_mgmt(struct cdp_pdev *pdev_handle, qdf_nbuf_t nbuf)
  5651. {
  5652. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5653. dp_deliver_mgmt_frm(pdev, nbuf);
  5654. }
  5655. /**
  5656. * dp_get_pdev_id_frm_pdev() - get pdev_id
  5657. * @pdev_handle: Datapath PDEV handle
  5658. *
  5659. * Return: pdev_id
  5660. */
  5661. static
  5662. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  5663. {
  5664. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5665. return pdev->pdev_id;
  5666. }
  5667. /**
  5668. * dp_get_delay_stats_flag() - get delay stats flag
  5669. * @pdev_handle: Datapath PDEV handle
  5670. *
  5671. * Return: 0 if flag is disabled else 1
  5672. */
  5673. static
  5674. bool dp_get_delay_stats_flag(struct cdp_pdev *pdev_handle)
  5675. {
  5676. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5677. return pdev->delay_stats_flag;
  5678. }
  5679. /**
  5680. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  5681. * @pdev_handle: Datapath PDEV handle
  5682. * @chan_noise_floor: Channel Noise Floor
  5683. *
  5684. * Return: void
  5685. */
  5686. static
  5687. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  5688. int16_t chan_noise_floor)
  5689. {
  5690. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5691. pdev->chan_noise_floor = chan_noise_floor;
  5692. }
  5693. /**
  5694. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  5695. * @vdev_handle: Datapath VDEV handle
  5696. * Return: true on ucast filter flag set
  5697. */
  5698. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  5699. {
  5700. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5701. struct dp_pdev *pdev;
  5702. pdev = vdev->pdev;
  5703. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  5704. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  5705. return true;
  5706. return false;
  5707. }
  5708. /**
  5709. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  5710. * @vdev_handle: Datapath VDEV handle
  5711. * Return: true on mcast filter flag set
  5712. */
  5713. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  5714. {
  5715. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5716. struct dp_pdev *pdev;
  5717. pdev = vdev->pdev;
  5718. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  5719. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  5720. return true;
  5721. return false;
  5722. }
  5723. /**
  5724. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  5725. * @vdev_handle: Datapath VDEV handle
  5726. * Return: true on non data filter flag set
  5727. */
  5728. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  5729. {
  5730. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5731. struct dp_pdev *pdev;
  5732. pdev = vdev->pdev;
  5733. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  5734. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  5735. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  5736. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  5737. return true;
  5738. }
  5739. }
  5740. return false;
  5741. }
  5742. #ifdef MESH_MODE_SUPPORT
  5743. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  5744. {
  5745. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5746. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5747. FL("val %d"), val);
  5748. vdev->mesh_vdev = val;
  5749. }
  5750. /*
  5751. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  5752. * @vdev_hdl: virtual device object
  5753. * @val: value to be set
  5754. *
  5755. * Return: void
  5756. */
  5757. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  5758. {
  5759. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  5760. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5761. FL("val %d"), val);
  5762. vdev->mesh_rx_filter = val;
  5763. }
  5764. #endif
  5765. bool dp_check_pdev_exists(struct dp_soc *soc, struct dp_pdev *data)
  5766. {
  5767. uint8_t pdev_count;
  5768. for (pdev_count = 0; pdev_count < MAX_PDEV_CNT; pdev_count++) {
  5769. if (soc->pdev_list[pdev_count] &&
  5770. soc->pdev_list[pdev_count] == data)
  5771. return true;
  5772. }
  5773. return false;
  5774. }
  5775. /**
  5776. * dp_rx_bar_stats_cb(): BAR received stats callback
  5777. * @soc: SOC handle
  5778. * @cb_ctxt: Call back context
  5779. * @reo_status: Reo status
  5780. *
  5781. * return: void
  5782. */
  5783. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  5784. union hal_reo_status *reo_status)
  5785. {
  5786. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  5787. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  5788. if (!dp_check_pdev_exists(soc, pdev)) {
  5789. dp_err_rl("pdev doesn't exist");
  5790. return;
  5791. }
  5792. if (!qdf_atomic_read(&soc->cmn_init_done))
  5793. return;
  5794. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  5795. DP_PRINT_STATS("REO stats failure %d",
  5796. queue_status->header.status);
  5797. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5798. return;
  5799. }
  5800. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  5801. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  5802. }
  5803. /**
  5804. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  5805. * @vdev: DP VDEV handle
  5806. *
  5807. * return: void
  5808. */
  5809. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  5810. struct cdp_vdev_stats *vdev_stats)
  5811. {
  5812. struct dp_peer *peer = NULL;
  5813. struct dp_soc *soc = NULL;
  5814. if (!vdev || !vdev->pdev)
  5815. return;
  5816. soc = vdev->pdev->soc;
  5817. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5818. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  5819. dp_update_vdev_stats(vdev_stats, peer);
  5820. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5821. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5822. vdev_stats, vdev->vdev_id,
  5823. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5824. #endif
  5825. }
  5826. void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  5827. {
  5828. struct dp_vdev *vdev = NULL;
  5829. struct dp_soc *soc;
  5830. struct cdp_vdev_stats *vdev_stats =
  5831. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5832. if (!vdev_stats) {
  5833. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5834. "DP alloc failure - unable to get alloc vdev stats");
  5835. return;
  5836. }
  5837. qdf_mem_zero(&pdev->stats.tx, sizeof(pdev->stats.tx));
  5838. qdf_mem_zero(&pdev->stats.rx, sizeof(pdev->stats.rx));
  5839. qdf_mem_zero(&pdev->stats.tx_i, sizeof(pdev->stats.tx_i));
  5840. if (pdev->mcopy_mode)
  5841. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  5842. soc = pdev->soc;
  5843. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5844. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  5845. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  5846. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5847. dp_update_pdev_stats(pdev, vdev_stats);
  5848. dp_update_pdev_ingress_stats(pdev, vdev);
  5849. }
  5850. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  5851. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5852. qdf_mem_free(vdev_stats);
  5853. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5854. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  5855. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  5856. #endif
  5857. }
  5858. /**
  5859. * dp_vdev_getstats() - get vdev packet level stats
  5860. * @vdev_handle: Datapath VDEV handle
  5861. * @stats: cdp network device stats structure
  5862. *
  5863. * Return: void
  5864. */
  5865. static void dp_vdev_getstats(void *vdev_handle,
  5866. struct cdp_dev_stats *stats)
  5867. {
  5868. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5869. struct dp_pdev *pdev;
  5870. struct dp_soc *soc;
  5871. struct cdp_vdev_stats *vdev_stats;
  5872. if (!vdev)
  5873. return;
  5874. pdev = vdev->pdev;
  5875. if (!pdev)
  5876. return;
  5877. soc = pdev->soc;
  5878. vdev_stats = qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  5879. if (!vdev_stats) {
  5880. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5881. "DP alloc failure - unable to get alloc vdev stats");
  5882. return;
  5883. }
  5884. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  5885. dp_aggregate_vdev_stats(vdev, vdev_stats);
  5886. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  5887. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  5888. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  5889. stats->tx_errors = vdev_stats->tx.tx_failed +
  5890. vdev_stats->tx_i.dropped.dropped_pkt.num;
  5891. stats->tx_dropped = stats->tx_errors;
  5892. stats->rx_packets = vdev_stats->rx.unicast.num +
  5893. vdev_stats->rx.multicast.num +
  5894. vdev_stats->rx.bcast.num;
  5895. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  5896. vdev_stats->rx.multicast.bytes +
  5897. vdev_stats->rx.bcast.bytes;
  5898. qdf_mem_free(vdev_stats);
  5899. }
  5900. /**
  5901. * dp_pdev_getstats() - get pdev packet level stats
  5902. * @pdev_handle: Datapath PDEV handle
  5903. * @stats: cdp network device stats structure
  5904. *
  5905. * Return: void
  5906. */
  5907. static void dp_pdev_getstats(void *pdev_handle,
  5908. struct cdp_dev_stats *stats)
  5909. {
  5910. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5911. dp_aggregate_pdev_stats(pdev);
  5912. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  5913. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  5914. stats->tx_errors = pdev->stats.tx.tx_failed +
  5915. pdev->stats.tx_i.dropped.dropped_pkt.num;
  5916. stats->tx_dropped = stats->tx_errors;
  5917. stats->rx_packets = pdev->stats.rx.unicast.num +
  5918. pdev->stats.rx.multicast.num +
  5919. pdev->stats.rx.bcast.num;
  5920. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  5921. pdev->stats.rx.multicast.bytes +
  5922. pdev->stats.rx.bcast.bytes;
  5923. stats->rx_errors = pdev->stats.err.desc_alloc_fail +
  5924. pdev->stats.err.ip_csum_err +
  5925. pdev->stats.err.tcp_udp_csum_err +
  5926. pdev->stats.rx.err.mic_err +
  5927. pdev->stats.rx.err.decrypt_err +
  5928. pdev->stats.err.rxdma_error +
  5929. pdev->stats.err.reo_error;
  5930. stats->rx_dropped = pdev->stats.dropped.msdu_not_done +
  5931. pdev->stats.dropped.mec +
  5932. pdev->stats.dropped.mesh_filter +
  5933. pdev->stats.dropped.wifi_parse +
  5934. pdev->stats.dropped.mon_rx_drop +
  5935. pdev->stats.dropped.mon_radiotap_update_err;
  5936. }
  5937. /**
  5938. * dp_get_device_stats() - get interface level packet stats
  5939. * @handle: device handle
  5940. * @stats: cdp network device stats structure
  5941. * @type: device type pdev/vdev
  5942. *
  5943. * Return: void
  5944. */
  5945. static void dp_get_device_stats(void *handle,
  5946. struct cdp_dev_stats *stats, uint8_t type)
  5947. {
  5948. switch (type) {
  5949. case UPDATE_VDEV_STATS:
  5950. dp_vdev_getstats(handle, stats);
  5951. break;
  5952. case UPDATE_PDEV_STATS:
  5953. dp_pdev_getstats(handle, stats);
  5954. break;
  5955. default:
  5956. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5957. "apstats cannot be updated for this input "
  5958. "type %d", type);
  5959. break;
  5960. }
  5961. }
  5962. const
  5963. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5964. {
  5965. switch (ring_type) {
  5966. case REO_DST:
  5967. return "Reo_dst";
  5968. case REO_EXCEPTION:
  5969. return "Reo_exception";
  5970. case REO_CMD:
  5971. return "Reo_cmd";
  5972. case REO_REINJECT:
  5973. return "Reo_reinject";
  5974. case REO_STATUS:
  5975. return "Reo_status";
  5976. case WBM2SW_RELEASE:
  5977. return "wbm2sw_release";
  5978. case TCL_DATA:
  5979. return "tcl_data";
  5980. case TCL_CMD:
  5981. return "tcl_cmd";
  5982. case TCL_STATUS:
  5983. return "tcl_status";
  5984. case SW2WBM_RELEASE:
  5985. return "sw2wbm_release";
  5986. case RXDMA_BUF:
  5987. return "Rxdma_buf";
  5988. case RXDMA_DST:
  5989. return "Rxdma_dst";
  5990. case RXDMA_MONITOR_BUF:
  5991. return "Rxdma_monitor_buf";
  5992. case RXDMA_MONITOR_DESC:
  5993. return "Rxdma_monitor_desc";
  5994. case RXDMA_MONITOR_STATUS:
  5995. return "Rxdma_monitor_status";
  5996. default:
  5997. dp_err("Invalid ring type");
  5998. break;
  5999. }
  6000. return "Invalid";
  6001. }
  6002. /*
  6003. * dp_print_napi_stats(): NAPI stats
  6004. * @soc - soc handle
  6005. */
  6006. void dp_print_napi_stats(struct dp_soc *soc)
  6007. {
  6008. hif_print_napi_stats(soc->hif_handle);
  6009. }
  6010. /**
  6011. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  6012. * @vdev: DP_VDEV handle
  6013. *
  6014. * Return:void
  6015. */
  6016. static inline void
  6017. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  6018. {
  6019. struct dp_peer *peer = NULL;
  6020. if (!vdev || !vdev->pdev)
  6021. return;
  6022. DP_STATS_CLR(vdev->pdev);
  6023. DP_STATS_CLR(vdev->pdev->soc);
  6024. DP_STATS_CLR(vdev);
  6025. hif_clear_napi_stats(vdev->pdev->soc->hif_handle);
  6026. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6027. if (!peer)
  6028. return;
  6029. DP_STATS_CLR(peer);
  6030. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  6031. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  6032. &peer->stats, peer->peer_ids[0],
  6033. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  6034. #endif
  6035. }
  6036. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  6037. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  6038. &vdev->stats, vdev->vdev_id,
  6039. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  6040. #endif
  6041. }
  6042. /*
  6043. * dp_get_host_peer_stats()- function to print peer stats
  6044. * @pdev_handle: DP_PDEV handle
  6045. * @mac_addr: mac address of the peer
  6046. *
  6047. * Return: void
  6048. */
  6049. static void
  6050. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  6051. {
  6052. struct dp_peer *peer;
  6053. uint8_t local_id;
  6054. if (!mac_addr) {
  6055. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6056. "Invalid MAC address\n");
  6057. return;
  6058. }
  6059. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  6060. &local_id);
  6061. if (!peer) {
  6062. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6063. "%s: Invalid peer\n", __func__);
  6064. return;
  6065. }
  6066. /* Making sure the peer is for the specific pdev */
  6067. if ((struct dp_pdev *)pdev_handle != peer->vdev->pdev) {
  6068. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  6069. "%s: Peer is not for this pdev\n", __func__);
  6070. return;
  6071. }
  6072. dp_print_peer_stats(peer);
  6073. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  6074. }
  6075. /**
  6076. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  6077. *
  6078. * Return: None
  6079. */
  6080. static void dp_txrx_stats_help(void)
  6081. {
  6082. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  6083. dp_info("stats_option:");
  6084. dp_info(" 1 -- HTT Tx Statistics");
  6085. dp_info(" 2 -- HTT Rx Statistics");
  6086. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  6087. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  6088. dp_info(" 5 -- HTT Error Statistics");
  6089. dp_info(" 6 -- HTT TQM Statistics");
  6090. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  6091. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  6092. dp_info(" 9 -- HTT Tx Rate Statistics");
  6093. dp_info(" 10 -- HTT Rx Rate Statistics");
  6094. dp_info(" 11 -- HTT Peer Statistics");
  6095. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  6096. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  6097. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  6098. dp_info(" 15 -- HTT SRNG Statistics");
  6099. dp_info(" 16 -- HTT SFM Info Statistics");
  6100. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  6101. dp_info(" 18 -- HTT Peer List Details");
  6102. dp_info(" 20 -- Clear Host Statistics");
  6103. dp_info(" 21 -- Host Rx Rate Statistics");
  6104. dp_info(" 22 -- Host Tx Rate Statistics");
  6105. dp_info(" 23 -- Host Tx Statistics");
  6106. dp_info(" 24 -- Host Rx Statistics");
  6107. dp_info(" 25 -- Host AST Statistics");
  6108. dp_info(" 26 -- Host SRNG PTR Statistics");
  6109. dp_info(" 27 -- Host Mon Statistics");
  6110. dp_info(" 28 -- Host REO Queue Statistics");
  6111. dp_info(" 29 -- Host Soc cfg param Statistics");
  6112. dp_info(" 30 -- Host pdev cfg param Statistics");
  6113. }
  6114. /**
  6115. * dp_print_host_stats()- Function to print the stats aggregated at host
  6116. * @vdev_handle: DP_VDEV handle
  6117. * @type: host stats type
  6118. *
  6119. * Return: 0 on success, print error message in case of failure
  6120. */
  6121. static int
  6122. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  6123. struct cdp_txrx_stats_req *req)
  6124. {
  6125. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6126. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6127. enum cdp_host_txrx_stats type =
  6128. dp_stats_mapping_table[req->stats][STATS_HOST];
  6129. dp_aggregate_pdev_stats(pdev);
  6130. switch (type) {
  6131. case TXRX_CLEAR_STATS:
  6132. dp_txrx_host_stats_clr(vdev);
  6133. break;
  6134. case TXRX_RX_RATE_STATS:
  6135. dp_print_rx_rates(vdev);
  6136. break;
  6137. case TXRX_TX_RATE_STATS:
  6138. dp_print_tx_rates(vdev);
  6139. break;
  6140. case TXRX_TX_HOST_STATS:
  6141. dp_print_pdev_tx_stats(pdev);
  6142. dp_print_soc_tx_stats(pdev->soc);
  6143. break;
  6144. case TXRX_RX_HOST_STATS:
  6145. dp_print_pdev_rx_stats(pdev);
  6146. dp_print_soc_rx_stats(pdev->soc);
  6147. break;
  6148. case TXRX_AST_STATS:
  6149. dp_print_ast_stats(pdev->soc);
  6150. dp_print_peer_table(vdev);
  6151. break;
  6152. case TXRX_SRNG_PTR_STATS:
  6153. dp_print_ring_stats(pdev);
  6154. break;
  6155. case TXRX_RX_MON_STATS:
  6156. dp_print_pdev_rx_mon_stats(pdev);
  6157. break;
  6158. case TXRX_REO_QUEUE_STATS:
  6159. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6160. break;
  6161. case TXRX_SOC_CFG_PARAMS:
  6162. dp_print_soc_cfg_params(pdev->soc);
  6163. break;
  6164. case TXRX_PDEV_CFG_PARAMS:
  6165. dp_print_pdev_cfg_params(pdev);
  6166. break;
  6167. case TXRX_NAPI_STATS:
  6168. dp_print_napi_stats(pdev->soc);
  6169. case TXRX_SOC_INTERRUPT_STATS:
  6170. dp_print_soc_interrupt_stats(pdev->soc);
  6171. break;
  6172. default:
  6173. dp_info("Wrong Input For TxRx Host Stats");
  6174. dp_txrx_stats_help();
  6175. break;
  6176. }
  6177. return 0;
  6178. }
  6179. /*
  6180. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6181. * @pdev: DP_PDEV handle
  6182. *
  6183. * Return: void
  6184. */
  6185. static void
  6186. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6187. {
  6188. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6189. int mac_id;
  6190. qdf_mem_zero(&(htt_tlv_filter), sizeof(htt_tlv_filter));
  6191. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6192. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6193. pdev->pdev_id);
  6194. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6195. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6196. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6197. }
  6198. }
  6199. /*
  6200. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6201. * @pdev: DP_PDEV handle
  6202. *
  6203. * Return: void
  6204. */
  6205. static void
  6206. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6207. {
  6208. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6209. int mac_id;
  6210. htt_tlv_filter.mpdu_start = 1;
  6211. htt_tlv_filter.msdu_start = 0;
  6212. htt_tlv_filter.packet = 0;
  6213. htt_tlv_filter.msdu_end = 0;
  6214. htt_tlv_filter.mpdu_end = 0;
  6215. htt_tlv_filter.attention = 0;
  6216. htt_tlv_filter.ppdu_start = 1;
  6217. htt_tlv_filter.ppdu_end = 1;
  6218. htt_tlv_filter.ppdu_end_user_stats = 1;
  6219. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6220. htt_tlv_filter.ppdu_end_status_done = 1;
  6221. htt_tlv_filter.enable_fp = 1;
  6222. htt_tlv_filter.enable_md = 0;
  6223. if (pdev->neighbour_peers_added &&
  6224. pdev->soc->hw_nac_monitor_support) {
  6225. htt_tlv_filter.enable_md = 1;
  6226. htt_tlv_filter.packet_header = 1;
  6227. }
  6228. if (pdev->mcopy_mode) {
  6229. htt_tlv_filter.packet_header = 1;
  6230. htt_tlv_filter.enable_mo = 1;
  6231. }
  6232. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6233. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6234. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6235. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6236. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6237. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6238. if (pdev->neighbour_peers_added &&
  6239. pdev->soc->hw_nac_monitor_support)
  6240. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6241. htt_tlv_filter.offset_valid = false;
  6242. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6243. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6244. pdev->pdev_id);
  6245. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6246. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6247. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6248. }
  6249. }
  6250. /*
  6251. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6252. * modes are enabled or not.
  6253. * @dp_pdev: dp pdev handle.
  6254. *
  6255. * Return: bool
  6256. */
  6257. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6258. {
  6259. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6260. !pdev->mcopy_mode)
  6261. return true;
  6262. else
  6263. return false;
  6264. }
  6265. /*
  6266. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6267. *@pdev_handle: DP_PDEV handle.
  6268. *@val: Provided value.
  6269. *
  6270. *Return: 0 for success. nonzero for failure.
  6271. */
  6272. static QDF_STATUS
  6273. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6274. {
  6275. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6276. switch (val) {
  6277. case CDP_BPR_DISABLE:
  6278. pdev->bpr_enable = CDP_BPR_DISABLE;
  6279. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6280. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6281. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6282. } else if (pdev->enhanced_stats_en &&
  6283. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6284. !pdev->pktlog_ppdu_stats) {
  6285. dp_h2t_cfg_stats_msg_send(pdev,
  6286. DP_PPDU_STATS_CFG_ENH_STATS,
  6287. pdev->pdev_id);
  6288. }
  6289. break;
  6290. case CDP_BPR_ENABLE:
  6291. pdev->bpr_enable = CDP_BPR_ENABLE;
  6292. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6293. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6294. dp_h2t_cfg_stats_msg_send(pdev,
  6295. DP_PPDU_STATS_CFG_BPR,
  6296. pdev->pdev_id);
  6297. } else if (pdev->enhanced_stats_en &&
  6298. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6299. !pdev->pktlog_ppdu_stats) {
  6300. dp_h2t_cfg_stats_msg_send(pdev,
  6301. DP_PPDU_STATS_CFG_BPR_ENH,
  6302. pdev->pdev_id);
  6303. } else if (pdev->pktlog_ppdu_stats) {
  6304. dp_h2t_cfg_stats_msg_send(pdev,
  6305. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6306. pdev->pdev_id);
  6307. }
  6308. break;
  6309. default:
  6310. break;
  6311. }
  6312. return QDF_STATUS_SUCCESS;
  6313. }
  6314. /*
  6315. * dp_pdev_tid_stats_ingress_inc
  6316. * @pdev: pdev handle
  6317. * @val: increase in value
  6318. *
  6319. * Return: void
  6320. */
  6321. static void
  6322. dp_pdev_tid_stats_ingress_inc(struct cdp_pdev *pdev, uint32_t val)
  6323. {
  6324. struct dp_pdev *dp_pdev = (struct dp_pdev *)pdev;
  6325. dp_pdev->stats.tid_stats.ingress_stack += val;
  6326. }
  6327. /*
  6328. * dp_pdev_tid_stats_osif_drop
  6329. * @pdev: pdev handle
  6330. * @val: increase in value
  6331. *
  6332. * Return: void
  6333. */
  6334. static void
  6335. dp_pdev_tid_stats_osif_drop(struct cdp_pdev *pdev, uint32_t val)
  6336. {
  6337. struct dp_pdev *dp_pdev = (struct dp_pdev *)pdev;
  6338. dp_pdev->stats.tid_stats.osif_drop += val;
  6339. }
  6340. static inline void
  6341. dp_pdev_disable_mcopy_code(struct dp_pdev *pdev)
  6342. {
  6343. pdev->mcopy_mode = 0;
  6344. qdf_nbuf_queue_free(&pdev->rx_ppdu_buf_q);
  6345. }
  6346. /*
  6347. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6348. * @pdev_handle: DP_PDEV handle
  6349. * @val: user provided value
  6350. *
  6351. * Return: 0 for success. nonzero for failure.
  6352. */
  6353. static QDF_STATUS
  6354. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6355. {
  6356. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6357. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6358. if (pdev->mcopy_mode)
  6359. dp_reset_monitor_mode(pdev_handle);
  6360. switch (val) {
  6361. case 0:
  6362. pdev->tx_sniffer_enable = 0;
  6363. if (pdev->mcopy_mode)
  6364. dp_pdev_disable_mcopy_code(pdev);
  6365. pdev->monitor_configured = false;
  6366. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6367. !pdev->bpr_enable) {
  6368. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6369. dp_ppdu_ring_reset(pdev);
  6370. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6371. dp_h2t_cfg_stats_msg_send(pdev,
  6372. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6373. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6374. dp_h2t_cfg_stats_msg_send(pdev,
  6375. DP_PPDU_STATS_CFG_BPR_ENH,
  6376. pdev->pdev_id);
  6377. } else {
  6378. dp_h2t_cfg_stats_msg_send(pdev,
  6379. DP_PPDU_STATS_CFG_BPR,
  6380. pdev->pdev_id);
  6381. }
  6382. break;
  6383. case 1:
  6384. pdev->tx_sniffer_enable = 1;
  6385. if (pdev->mcopy_mode)
  6386. dp_pdev_disable_mcopy_code(pdev);
  6387. pdev->monitor_configured = false;
  6388. if (!pdev->pktlog_ppdu_stats)
  6389. dp_h2t_cfg_stats_msg_send(pdev,
  6390. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6391. break;
  6392. case 2:
  6393. if (pdev->monitor_vdev) {
  6394. status = QDF_STATUS_E_RESOURCES;
  6395. break;
  6396. }
  6397. pdev->mcopy_mode = 1;
  6398. dp_pdev_configure_monitor_rings(pdev);
  6399. pdev->monitor_configured = true;
  6400. pdev->tx_sniffer_enable = 0;
  6401. if (!pdev->pktlog_ppdu_stats)
  6402. dp_h2t_cfg_stats_msg_send(pdev,
  6403. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6404. break;
  6405. default:
  6406. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6407. "Invalid value");
  6408. break;
  6409. }
  6410. return status;
  6411. }
  6412. /*
  6413. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6414. * @pdev_handle: DP_PDEV handle
  6415. *
  6416. * Return: void
  6417. */
  6418. static void
  6419. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6420. {
  6421. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6422. if (pdev->enhanced_stats_en == 0)
  6423. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6424. pdev->enhanced_stats_en = 1;
  6425. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6426. !pdev->monitor_vdev)
  6427. dp_ppdu_ring_cfg(pdev);
  6428. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6429. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6430. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6431. dp_h2t_cfg_stats_msg_send(pdev,
  6432. DP_PPDU_STATS_CFG_BPR_ENH,
  6433. pdev->pdev_id);
  6434. }
  6435. }
  6436. /*
  6437. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6438. * @pdev_handle: DP_PDEV handle
  6439. *
  6440. * Return: void
  6441. */
  6442. static void
  6443. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6444. {
  6445. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6446. if (pdev->enhanced_stats_en == 1)
  6447. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6448. pdev->enhanced_stats_en = 0;
  6449. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6450. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6451. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6452. dp_h2t_cfg_stats_msg_send(pdev,
  6453. DP_PPDU_STATS_CFG_BPR,
  6454. pdev->pdev_id);
  6455. }
  6456. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6457. !pdev->monitor_vdev)
  6458. dp_ppdu_ring_reset(pdev);
  6459. }
  6460. /*
  6461. * dp_get_fw_peer_stats()- function to print peer stats
  6462. * @pdev_handle: DP_PDEV handle
  6463. * @mac_addr: mac address of the peer
  6464. * @cap: Type of htt stats requested
  6465. * @is_wait: if set, wait on completion from firmware response
  6466. *
  6467. * Currently Supporting only MAC ID based requests Only
  6468. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6469. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6470. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6471. *
  6472. * Return: void
  6473. */
  6474. static void
  6475. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6476. uint32_t cap, uint32_t is_wait)
  6477. {
  6478. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6479. int i;
  6480. uint32_t config_param0 = 0;
  6481. uint32_t config_param1 = 0;
  6482. uint32_t config_param2 = 0;
  6483. uint32_t config_param3 = 0;
  6484. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6485. config_param0 |= (1 << (cap + 1));
  6486. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6487. config_param1 |= (1 << i);
  6488. }
  6489. config_param2 |= (mac_addr[0] & 0x000000ff);
  6490. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6491. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6492. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6493. config_param3 |= (mac_addr[4] & 0x000000ff);
  6494. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6495. if (is_wait) {
  6496. qdf_event_reset(&pdev->fw_peer_stats_event);
  6497. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6498. config_param0, config_param1,
  6499. config_param2, config_param3,
  6500. 0, 1, 0);
  6501. qdf_wait_single_event(&pdev->fw_peer_stats_event,
  6502. DP_FW_PEER_STATS_CMP_TIMEOUT_MSEC);
  6503. } else {
  6504. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6505. config_param0, config_param1,
  6506. config_param2, config_param3,
  6507. 0, 0, 0);
  6508. }
  6509. }
  6510. /* This struct definition will be removed from here
  6511. * once it get added in FW headers*/
  6512. struct httstats_cmd_req {
  6513. uint32_t config_param0;
  6514. uint32_t config_param1;
  6515. uint32_t config_param2;
  6516. uint32_t config_param3;
  6517. int cookie;
  6518. u_int8_t stats_id;
  6519. };
  6520. /*
  6521. * dp_get_htt_stats: function to process the httstas request
  6522. * @pdev_handle: DP pdev handle
  6523. * @data: pointer to request data
  6524. * @data_len: length for request data
  6525. *
  6526. * return: void
  6527. */
  6528. static void
  6529. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6530. {
  6531. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6532. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6533. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6534. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6535. req->config_param0, req->config_param1,
  6536. req->config_param2, req->config_param3,
  6537. req->cookie, 0, 0);
  6538. }
  6539. /*
  6540. * dp_set_pdev_param: function to set parameters in pdev
  6541. * @pdev_handle: DP pdev handle
  6542. * @param: parameter type to be set
  6543. * @val: value of parameter to be set
  6544. *
  6545. * Return: 0 for success. nonzero for failure.
  6546. */
  6547. static QDF_STATUS dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6548. enum cdp_pdev_param_type param,
  6549. uint32_t val)
  6550. {
  6551. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6552. switch (param) {
  6553. case CDP_CONFIG_DEBUG_SNIFFER:
  6554. return dp_config_debug_sniffer(pdev_handle, val);
  6555. case CDP_CONFIG_BPR_ENABLE:
  6556. return dp_set_bpr_enable(pdev_handle, val);
  6557. case CDP_CONFIG_PRIMARY_RADIO:
  6558. pdev->is_primary = val;
  6559. break;
  6560. case CDP_CONFIG_CAPTURE_LATENCY:
  6561. if (val == 1)
  6562. pdev->latency_capture_enable = true;
  6563. else
  6564. pdev->latency_capture_enable = false;
  6565. break;
  6566. case CDP_INGRESS_STATS:
  6567. dp_pdev_tid_stats_ingress_inc(pdev_handle, val);
  6568. break;
  6569. case CDP_OSIF_DROP:
  6570. dp_pdev_tid_stats_osif_drop(pdev_handle, val);
  6571. break;
  6572. case CDP_CONFIG_ENH_RX_CAPTURE:
  6573. return dp_config_enh_rx_capture(pdev_handle, val);
  6574. case CDP_CONFIG_TX_CAPTURE:
  6575. return dp_config_enh_tx_capture(pdev_handle, val);
  6576. default:
  6577. return QDF_STATUS_E_INVAL;
  6578. }
  6579. return QDF_STATUS_SUCCESS;
  6580. }
  6581. /*
  6582. * dp_calculate_delay_stats: function to get rx delay stats
  6583. * @vdev_handle: DP vdev handle
  6584. * @nbuf: skb
  6585. *
  6586. * Return: void
  6587. */
  6588. static void dp_calculate_delay_stats(struct cdp_vdev *vdev_handle,
  6589. qdf_nbuf_t nbuf)
  6590. {
  6591. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6592. dp_rx_compute_delay(vdev, nbuf);
  6593. }
  6594. /*
  6595. * dp_get_vdev_param: function to get parameters from vdev
  6596. * @param: parameter type to get value
  6597. *
  6598. * return: void
  6599. */
  6600. static uint32_t dp_get_vdev_param(struct cdp_vdev *vdev_handle,
  6601. enum cdp_vdev_param_type param)
  6602. {
  6603. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6604. uint32_t val;
  6605. switch (param) {
  6606. case CDP_ENABLE_WDS:
  6607. val = vdev->wds_enabled;
  6608. break;
  6609. case CDP_ENABLE_MEC:
  6610. val = vdev->mec_enabled;
  6611. break;
  6612. case CDP_ENABLE_DA_WAR:
  6613. val = vdev->pdev->soc->da_war_enabled;
  6614. break;
  6615. default:
  6616. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6617. "param value %d is wrong\n",
  6618. param);
  6619. val = -1;
  6620. break;
  6621. }
  6622. return val;
  6623. }
  6624. /*
  6625. * dp_set_vdev_param: function to set parameters in vdev
  6626. * @param: parameter type to be set
  6627. * @val: value of parameter to be set
  6628. *
  6629. * return: void
  6630. */
  6631. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6632. enum cdp_vdev_param_type param, uint32_t val)
  6633. {
  6634. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6635. switch (param) {
  6636. case CDP_ENABLE_WDS:
  6637. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6638. "wds_enable %d for vdev(%pK) id(%d)\n",
  6639. val, vdev, vdev->vdev_id);
  6640. vdev->wds_enabled = val;
  6641. break;
  6642. case CDP_ENABLE_MEC:
  6643. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6644. "mec_enable %d for vdev(%pK) id(%d)\n",
  6645. val, vdev, vdev->vdev_id);
  6646. vdev->mec_enabled = val;
  6647. break;
  6648. case CDP_ENABLE_DA_WAR:
  6649. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6650. "da_war_enable %d for vdev(%pK) id(%d)\n",
  6651. val, vdev, vdev->vdev_id);
  6652. vdev->pdev->soc->da_war_enabled = val;
  6653. dp_wds_flush_ast_table_wifi3(((struct cdp_soc_t *)
  6654. vdev->pdev->soc));
  6655. break;
  6656. case CDP_ENABLE_NAWDS:
  6657. vdev->nawds_enabled = val;
  6658. break;
  6659. case CDP_ENABLE_MCAST_EN:
  6660. vdev->mcast_enhancement_en = val;
  6661. break;
  6662. case CDP_ENABLE_PROXYSTA:
  6663. vdev->proxysta_vdev = val;
  6664. break;
  6665. case CDP_UPDATE_TDLS_FLAGS:
  6666. vdev->tdls_link_connected = val;
  6667. break;
  6668. case CDP_CFG_WDS_AGING_TIMER:
  6669. if (val == 0)
  6670. qdf_timer_stop(&vdev->pdev->soc->ast_aging_timer);
  6671. else if (val != vdev->wds_aging_timer_val)
  6672. qdf_timer_mod(&vdev->pdev->soc->ast_aging_timer, val);
  6673. vdev->wds_aging_timer_val = val;
  6674. break;
  6675. case CDP_ENABLE_AP_BRIDGE:
  6676. if (wlan_op_mode_sta != vdev->opmode)
  6677. vdev->ap_bridge_enabled = val;
  6678. else
  6679. vdev->ap_bridge_enabled = false;
  6680. break;
  6681. case CDP_ENABLE_CIPHER:
  6682. vdev->sec_type = val;
  6683. break;
  6684. case CDP_ENABLE_QWRAP_ISOLATION:
  6685. vdev->isolation_vdev = val;
  6686. break;
  6687. case CDP_UPDATE_MULTIPASS:
  6688. vdev->multipass_en = val;
  6689. break;
  6690. default:
  6691. break;
  6692. }
  6693. dp_tx_vdev_update_search_flags(vdev);
  6694. }
  6695. /**
  6696. * dp_peer_set_nawds: set nawds bit in peer
  6697. * @peer_handle: pointer to peer
  6698. * @value: enable/disable nawds
  6699. *
  6700. * return: void
  6701. */
  6702. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6703. {
  6704. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6705. peer->nawds_enabled = value;
  6706. }
  6707. /**
  6708. * dp_peer_set_tx_capture_enabled: Set tx_cap_enabled bit in peer
  6709. * @peer_handle: Peer handle
  6710. * @value: Enable/disable setting for tx_cap_enabled
  6711. *
  6712. * Return: None
  6713. */
  6714. static void
  6715. dp_peer_set_tx_capture_enabled(struct cdp_peer *peer_handle, bool value)
  6716. {
  6717. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6718. peer->tx_cap_enabled = value;
  6719. }
  6720. /**
  6721. * dp_peer_set_rx_capture_enabled: Set rx_cap_enabled bit in peer
  6722. * @peer_handle: Peer handle
  6723. * @value: Enable/disable setting for rx_cap_enabled
  6724. *
  6725. * Return: None
  6726. */
  6727. static void
  6728. dp_peer_set_rx_capture_enabled(struct cdp_peer *peer_handle, bool value)
  6729. {
  6730. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6731. peer->rx_cap_enabled = value;
  6732. }
  6733. /**
  6734. * dp_peer_update_pkt_capture_params: Set Rx & Tx Capture flags for a peer
  6735. * @is_rx_pkt_cap_enable: enable/disable Rx packet capture in monitor mode
  6736. * @is_tx_pkt_cap_enable: enable/disable Tx packet capture in monitor mode
  6737. * @peer_mac: MAC address for which the above need to be enabled/disabled
  6738. *
  6739. * Return: Success if Rx & Tx capture is enabled for peer, false otherwise
  6740. */
  6741. QDF_STATUS
  6742. dp_peer_update_pkt_capture_params(struct cdp_pdev *pdev,
  6743. bool is_rx_pkt_cap_enable,
  6744. bool is_tx_pkt_cap_enable,
  6745. uint8_t *peer_mac)
  6746. {
  6747. struct dp_peer *peer;
  6748. uint8_t local_id;
  6749. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev,
  6750. peer_mac, &local_id);
  6751. if (!peer) {
  6752. dp_err("Invalid Peer");
  6753. return QDF_STATUS_E_FAILURE;
  6754. }
  6755. dp_peer_set_rx_capture_enabled((struct cdp_peer *)peer,
  6756. is_rx_pkt_cap_enable);
  6757. dp_peer_set_tx_capture_enabled((struct cdp_peer *)peer,
  6758. is_tx_pkt_cap_enable);
  6759. return QDF_STATUS_SUCCESS;
  6760. }
  6761. /*
  6762. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6763. * @vdev_handle: DP_VDEV handle
  6764. * @map_id:ID of map that needs to be updated
  6765. *
  6766. * Return: void
  6767. */
  6768. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6769. uint8_t map_id)
  6770. {
  6771. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6772. vdev->dscp_tid_map_id = map_id;
  6773. return;
  6774. }
  6775. #ifdef DP_RATETABLE_SUPPORT
  6776. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  6777. int htflag, int gintval)
  6778. {
  6779. uint32_t rix;
  6780. uint16_t ratecode;
  6781. return dp_getrateindex((uint32_t)gintval, (uint16_t)mcs, 1,
  6782. (uint8_t)preamb, 1, &rix, &ratecode);
  6783. }
  6784. #else
  6785. static int dp_txrx_get_ratekbps(int preamb, int mcs,
  6786. int htflag, int gintval)
  6787. {
  6788. return 0;
  6789. }
  6790. #endif
  6791. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6792. * @peer_handle: DP pdev handle
  6793. *
  6794. * return : cdp_pdev_stats pointer
  6795. */
  6796. static struct cdp_pdev_stats*
  6797. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6798. {
  6799. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6800. dp_aggregate_pdev_stats(pdev);
  6801. return &pdev->stats;
  6802. }
  6803. /* dp_txrx_update_vdev_me_stats(): Update vdev ME stats sent from CDP
  6804. * @vdev_handle: DP vdev handle
  6805. * @buf: buffer containing specific stats structure
  6806. *
  6807. * Returns: void
  6808. */
  6809. static void dp_txrx_update_vdev_me_stats(struct cdp_vdev *vdev_handle,
  6810. void *buf)
  6811. {
  6812. struct dp_vdev *vdev = NULL;
  6813. struct cdp_tx_ingress_stats *host_stats = NULL;
  6814. if (!vdev_handle) {
  6815. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6816. "Invalid vdev handle");
  6817. return;
  6818. }
  6819. vdev = (struct dp_vdev *)vdev_handle;
  6820. if (!buf) {
  6821. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6822. "Invalid host stats buf");
  6823. return;
  6824. }
  6825. host_stats = (struct cdp_tx_ingress_stats *)buf;
  6826. DP_STATS_INC_PKT(vdev, tx_i.mcast_en.mcast_pkt,
  6827. host_stats->mcast_en.mcast_pkt.num,
  6828. host_stats->mcast_en.mcast_pkt.bytes);
  6829. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_map_error,
  6830. host_stats->mcast_en.dropped_map_error);
  6831. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_self_mac,
  6832. host_stats->mcast_en.dropped_self_mac);
  6833. DP_STATS_INC(vdev, tx_i.mcast_en.dropped_send_fail,
  6834. host_stats->mcast_en.dropped_send_fail);
  6835. DP_STATS_INC(vdev, tx_i.mcast_en.ucast,
  6836. host_stats->mcast_en.ucast);
  6837. DP_STATS_INC(vdev, tx_i.mcast_en.fail_seg_alloc,
  6838. host_stats->mcast_en.fail_seg_alloc);
  6839. DP_STATS_INC(vdev, tx_i.mcast_en.clone_fail,
  6840. host_stats->mcast_en.clone_fail);
  6841. }
  6842. /* dp_txrx_update_vdev_host_stats(): Update stats sent through CDP
  6843. * @vdev_handle: DP vdev handle
  6844. * @buf: buffer containing specific stats structure
  6845. * @stats_id: stats type
  6846. *
  6847. * Returns: void
  6848. */
  6849. static void dp_txrx_update_vdev_host_stats(struct cdp_vdev *vdev_handle,
  6850. void *buf,
  6851. uint16_t stats_id)
  6852. {
  6853. switch (stats_id) {
  6854. case DP_VDEV_STATS_PKT_CNT_ONLY:
  6855. break;
  6856. case DP_VDEV_STATS_TX_ME:
  6857. dp_txrx_update_vdev_me_stats(vdev_handle, buf);
  6858. break;
  6859. default:
  6860. qdf_info("Invalid stats_id %d", stats_id);
  6861. break;
  6862. }
  6863. }
  6864. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6865. * @peer_handle: DP_PEER handle
  6866. *
  6867. * return : cdp_peer_stats pointer
  6868. */
  6869. static struct cdp_peer_stats*
  6870. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6871. {
  6872. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6873. qdf_assert(peer);
  6874. return &peer->stats;
  6875. }
  6876. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6877. * @peer_handle: DP_PEER handle
  6878. *
  6879. * return : void
  6880. */
  6881. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6882. {
  6883. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6884. qdf_assert(peer);
  6885. qdf_mem_zero(&peer->stats, sizeof(peer->stats));
  6886. }
  6887. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6888. * @vdev_handle: DP_VDEV handle
  6889. * @buf: buffer for vdev stats
  6890. *
  6891. * return : int
  6892. */
  6893. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6894. bool is_aggregate)
  6895. {
  6896. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6897. struct cdp_vdev_stats *vdev_stats;
  6898. struct dp_pdev *pdev;
  6899. struct dp_soc *soc;
  6900. if (!vdev)
  6901. return 1;
  6902. pdev = vdev->pdev;
  6903. if (!pdev)
  6904. return 1;
  6905. soc = pdev->soc;
  6906. vdev_stats = (struct cdp_vdev_stats *)buf;
  6907. if (is_aggregate) {
  6908. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  6909. dp_aggregate_vdev_stats(vdev, buf);
  6910. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  6911. } else {
  6912. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6913. }
  6914. return 0;
  6915. }
  6916. /*
  6917. * dp_get_total_per(): get total per
  6918. * @pdev_handle: DP_PDEV handle
  6919. *
  6920. * Return: % error rate using retries per packet and success packets
  6921. */
  6922. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  6923. {
  6924. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6925. dp_aggregate_pdev_stats(pdev);
  6926. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  6927. return 0;
  6928. return ((pdev->stats.tx.retries * 100) /
  6929. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  6930. }
  6931. /*
  6932. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6933. * @pdev_handle: DP_PDEV handle
  6934. * @buf: to hold pdev_stats
  6935. *
  6936. * Return: int
  6937. */
  6938. static int
  6939. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, struct cdp_stats_extd *buf)
  6940. {
  6941. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6942. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6943. struct cdp_txrx_stats_req req = {0,};
  6944. dp_aggregate_pdev_stats(pdev);
  6945. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  6946. req.cookie_val = 1;
  6947. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6948. req.param1, req.param2, req.param3, 0,
  6949. req.cookie_val, 0);
  6950. msleep(DP_MAX_SLEEP_TIME);
  6951. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  6952. req.cookie_val = 1;
  6953. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6954. req.param1, req.param2, req.param3, 0,
  6955. req.cookie_val, 0);
  6956. msleep(DP_MAX_SLEEP_TIME);
  6957. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6958. return TXRX_STATS_LEVEL;
  6959. }
  6960. /**
  6961. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6962. * @pdev: DP_PDEV handle
  6963. * @map_id: ID of map that needs to be updated
  6964. * @tos: index value in map
  6965. * @tid: tid value passed by the user
  6966. *
  6967. * Return: void
  6968. */
  6969. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6970. uint8_t map_id, uint8_t tos, uint8_t tid)
  6971. {
  6972. uint8_t dscp;
  6973. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6974. struct dp_soc *soc = pdev->soc;
  6975. if (!soc)
  6976. return;
  6977. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6978. pdev->dscp_tid_map[map_id][dscp] = tid;
  6979. if (map_id < soc->num_hw_dscp_tid_map)
  6980. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  6981. map_id, dscp);
  6982. return;
  6983. }
  6984. /**
  6985. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  6986. * @pdev_handle: pdev handle
  6987. * @val: hmmc-dscp flag value
  6988. *
  6989. * Return: void
  6990. */
  6991. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  6992. bool val)
  6993. {
  6994. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6995. pdev->hmmc_tid_override_en = val;
  6996. }
  6997. /**
  6998. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  6999. * @pdev_handle: pdev handle
  7000. * @tid: tid value
  7001. *
  7002. * Return: void
  7003. */
  7004. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  7005. uint8_t tid)
  7006. {
  7007. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7008. pdev->hmmc_tid = tid;
  7009. }
  7010. /**
  7011. * dp_fw_stats_process(): Process TxRX FW stats request
  7012. * @vdev_handle: DP VDEV handle
  7013. * @req: stats request
  7014. *
  7015. * return: int
  7016. */
  7017. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  7018. struct cdp_txrx_stats_req *req)
  7019. {
  7020. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7021. struct dp_pdev *pdev = NULL;
  7022. uint32_t stats = req->stats;
  7023. uint8_t mac_id = req->mac_id;
  7024. if (!vdev) {
  7025. DP_TRACE(NONE, "VDEV not found");
  7026. return 1;
  7027. }
  7028. pdev = vdev->pdev;
  7029. /*
  7030. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  7031. * from param0 to param3 according to below rule:
  7032. *
  7033. * PARAM:
  7034. * - config_param0 : start_offset (stats type)
  7035. * - config_param1 : stats bmask from start offset
  7036. * - config_param2 : stats bmask from start offset + 32
  7037. * - config_param3 : stats bmask from start offset + 64
  7038. */
  7039. if (req->stats == CDP_TXRX_STATS_0) {
  7040. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  7041. req->param1 = 0xFFFFFFFF;
  7042. req->param2 = 0xFFFFFFFF;
  7043. req->param3 = 0xFFFFFFFF;
  7044. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  7045. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  7046. }
  7047. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  7048. req->param1, req->param2, req->param3,
  7049. 0, 0, mac_id);
  7050. }
  7051. /**
  7052. * dp_txrx_stats_request - function to map to firmware and host stats
  7053. * @vdev: virtual handle
  7054. * @req: stats request
  7055. *
  7056. * Return: QDF_STATUS
  7057. */
  7058. static
  7059. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  7060. struct cdp_txrx_stats_req *req)
  7061. {
  7062. int host_stats;
  7063. int fw_stats;
  7064. enum cdp_stats stats;
  7065. int num_stats;
  7066. if (!vdev || !req) {
  7067. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7068. "Invalid vdev/req instance");
  7069. return QDF_STATUS_E_INVAL;
  7070. }
  7071. if (req->mac_id >= WLAN_CFG_MAC_PER_TARGET) {
  7072. dp_err("Invalid mac id request");
  7073. return QDF_STATUS_E_INVAL;
  7074. }
  7075. stats = req->stats;
  7076. if (stats >= CDP_TXRX_MAX_STATS)
  7077. return QDF_STATUS_E_INVAL;
  7078. /*
  7079. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  7080. * has to be updated if new FW HTT stats added
  7081. */
  7082. if (stats > CDP_TXRX_STATS_HTT_MAX)
  7083. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  7084. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  7085. if (stats >= num_stats) {
  7086. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7087. "%s: Invalid stats option: %d", __func__, stats);
  7088. return QDF_STATUS_E_INVAL;
  7089. }
  7090. req->stats = stats;
  7091. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  7092. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  7093. dp_info("stats: %u fw_stats_type: %d host_stats: %d",
  7094. stats, fw_stats, host_stats);
  7095. if (fw_stats != TXRX_FW_STATS_INVALID) {
  7096. /* update request with FW stats type */
  7097. req->stats = fw_stats;
  7098. return dp_fw_stats_process(vdev, req);
  7099. }
  7100. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  7101. (host_stats <= TXRX_HOST_STATS_MAX))
  7102. return dp_print_host_stats(vdev, req);
  7103. else
  7104. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7105. "Wrong Input for TxRx Stats");
  7106. return QDF_STATUS_SUCCESS;
  7107. }
  7108. /*
  7109. * dp_txrx_dump_stats() - Dump statistics
  7110. * @value - Statistics option
  7111. */
  7112. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  7113. enum qdf_stats_verbosity_level level)
  7114. {
  7115. struct dp_soc *soc =
  7116. (struct dp_soc *)psoc;
  7117. QDF_STATUS status = QDF_STATUS_SUCCESS;
  7118. if (!soc) {
  7119. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7120. "%s: soc is NULL", __func__);
  7121. return QDF_STATUS_E_INVAL;
  7122. }
  7123. switch (value) {
  7124. case CDP_TXRX_PATH_STATS:
  7125. dp_txrx_path_stats(soc);
  7126. dp_print_soc_interrupt_stats(soc);
  7127. break;
  7128. case CDP_RX_RING_STATS:
  7129. dp_print_per_ring_stats(soc);
  7130. break;
  7131. case CDP_TXRX_TSO_STATS:
  7132. /* TODO: NOT IMPLEMENTED */
  7133. break;
  7134. case CDP_DUMP_TX_FLOW_POOL_INFO:
  7135. if (level == QDF_STATS_VERBOSITY_LEVEL_HIGH)
  7136. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  7137. break;
  7138. case CDP_DP_NAPI_STATS:
  7139. dp_print_napi_stats(soc);
  7140. break;
  7141. case CDP_TXRX_DESC_STATS:
  7142. /* TODO: NOT IMPLEMENTED */
  7143. break;
  7144. default:
  7145. status = QDF_STATUS_E_INVAL;
  7146. break;
  7147. }
  7148. return status;
  7149. }
  7150. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7151. /**
  7152. * dp_update_flow_control_parameters() - API to store datapath
  7153. * config parameters
  7154. * @soc: soc handle
  7155. * @cfg: ini parameter handle
  7156. *
  7157. * Return: void
  7158. */
  7159. static inline
  7160. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7161. struct cdp_config_params *params)
  7162. {
  7163. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  7164. params->tx_flow_stop_queue_threshold;
  7165. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  7166. params->tx_flow_start_queue_offset;
  7167. }
  7168. #else
  7169. static inline
  7170. void dp_update_flow_control_parameters(struct dp_soc *soc,
  7171. struct cdp_config_params *params)
  7172. {
  7173. }
  7174. #endif
  7175. #ifdef WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT
  7176. /* Max packet limit for TX Comp packet loop (dp_tx_comp_handler) */
  7177. #define DP_TX_COMP_LOOP_PKT_LIMIT_MAX 1024
  7178. /* Max packet limit for RX REAP Loop (dp_rx_process) */
  7179. #define DP_RX_REAP_LOOP_PKT_LIMIT_MAX 1024
  7180. static
  7181. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  7182. struct cdp_config_params *params)
  7183. {
  7184. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit =
  7185. params->tx_comp_loop_pkt_limit;
  7186. if (params->tx_comp_loop_pkt_limit < DP_TX_COMP_LOOP_PKT_LIMIT_MAX)
  7187. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = true;
  7188. else
  7189. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check = false;
  7190. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit =
  7191. params->rx_reap_loop_pkt_limit;
  7192. if (params->rx_reap_loop_pkt_limit < DP_RX_REAP_LOOP_PKT_LIMIT_MAX)
  7193. soc->wlan_cfg_ctx->rx_enable_eol_data_check = true;
  7194. else
  7195. soc->wlan_cfg_ctx->rx_enable_eol_data_check = false;
  7196. soc->wlan_cfg_ctx->rx_hp_oos_update_limit =
  7197. params->rx_hp_oos_update_limit;
  7198. dp_info("tx_comp_loop_pkt_limit %u tx_comp_enable_eol_data_check %u rx_reap_loop_pkt_limit %u rx_enable_eol_data_check %u rx_hp_oos_update_limit %u",
  7199. soc->wlan_cfg_ctx->tx_comp_loop_pkt_limit,
  7200. soc->wlan_cfg_ctx->tx_comp_enable_eol_data_check,
  7201. soc->wlan_cfg_ctx->rx_reap_loop_pkt_limit,
  7202. soc->wlan_cfg_ctx->rx_enable_eol_data_check,
  7203. soc->wlan_cfg_ctx->rx_hp_oos_update_limit);
  7204. }
  7205. #else
  7206. static inline
  7207. void dp_update_rx_soft_irq_limit_params(struct dp_soc *soc,
  7208. struct cdp_config_params *params)
  7209. { }
  7210. #endif /* WLAN_FEATURE_RX_SOFTIRQ_TIME_LIMIT */
  7211. /**
  7212. * dp_update_config_parameters() - API to store datapath
  7213. * config parameters
  7214. * @soc: soc handle
  7215. * @cfg: ini parameter handle
  7216. *
  7217. * Return: status
  7218. */
  7219. static
  7220. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  7221. struct cdp_config_params *params)
  7222. {
  7223. struct dp_soc *soc = (struct dp_soc *)psoc;
  7224. if (!(soc)) {
  7225. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7226. "%s: Invalid handle", __func__);
  7227. return QDF_STATUS_E_INVAL;
  7228. }
  7229. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  7230. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  7231. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  7232. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  7233. params->tcp_udp_checksumoffload;
  7234. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  7235. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  7236. soc->wlan_cfg_ctx->gro_enabled = params->gro_enable;
  7237. dp_update_rx_soft_irq_limit_params(soc, params);
  7238. dp_update_flow_control_parameters(soc, params);
  7239. return QDF_STATUS_SUCCESS;
  7240. }
  7241. static struct cdp_wds_ops dp_ops_wds = {
  7242. .vdev_set_wds = dp_vdev_set_wds,
  7243. #ifdef WDS_VENDOR_EXTENSION
  7244. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7245. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7246. #endif
  7247. };
  7248. /*
  7249. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7250. * @vdev_handle - datapath vdev handle
  7251. * @callback - callback function
  7252. * @ctxt: callback context
  7253. *
  7254. */
  7255. static void
  7256. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7257. ol_txrx_data_tx_cb callback, void *ctxt)
  7258. {
  7259. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7260. vdev->tx_non_std_data_callback.func = callback;
  7261. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7262. }
  7263. /**
  7264. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7265. * @pdev_hdl: datapath pdev handle
  7266. *
  7267. * Return: opaque pointer to dp txrx handle
  7268. */
  7269. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7270. {
  7271. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7272. return pdev->dp_txrx_handle;
  7273. }
  7274. /**
  7275. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7276. * @pdev_hdl: datapath pdev handle
  7277. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7278. *
  7279. * Return: void
  7280. */
  7281. static void
  7282. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7283. {
  7284. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7285. pdev->dp_txrx_handle = dp_txrx_hdl;
  7286. }
  7287. /**
  7288. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7289. * @soc_handle: datapath soc handle
  7290. *
  7291. * Return: opaque pointer to external dp (non-core DP)
  7292. */
  7293. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7294. {
  7295. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7296. return soc->external_txrx_handle;
  7297. }
  7298. /**
  7299. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7300. * @soc_handle: datapath soc handle
  7301. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7302. *
  7303. * Return: void
  7304. */
  7305. static void
  7306. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7307. {
  7308. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7309. soc->external_txrx_handle = txrx_handle;
  7310. }
  7311. /**
  7312. * dp_soc_map_pdev_to_lmac() - Save pdev_id to lmac_id mapping
  7313. * @pdev_hdl: datapath pdev handle
  7314. * @lmac_id: lmac id
  7315. *
  7316. * Return: void
  7317. */
  7318. static void
  7319. dp_soc_map_pdev_to_lmac(struct cdp_pdev *pdev_hdl, uint32_t lmac_id)
  7320. {
  7321. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7322. struct dp_soc *soc = pdev->soc;
  7323. pdev->lmac_id = lmac_id;
  7324. wlan_cfg_set_hw_macid(soc->wlan_cfg_ctx,
  7325. pdev->pdev_id,
  7326. (lmac_id + 1));
  7327. }
  7328. /**
  7329. * dp_soc_set_pdev_status_down() - set pdev down/up status
  7330. * @pdev_hdl: datapath pdev handle
  7331. * @is_pdev_down: pdev down/up status
  7332. *
  7333. * Return: void
  7334. */
  7335. static void
  7336. dp_soc_set_pdev_status_down(struct cdp_pdev *pdev_hdl, bool is_pdev_down)
  7337. {
  7338. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7339. pdev->is_pdev_down = is_pdev_down;
  7340. }
  7341. /**
  7342. * dp_get_cfg_capabilities() - get dp capabilities
  7343. * @soc_handle: datapath soc handle
  7344. * @dp_caps: enum for dp capabilities
  7345. *
  7346. * Return: bool to determine if dp caps is enabled
  7347. */
  7348. static bool
  7349. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7350. enum cdp_capabilities dp_caps)
  7351. {
  7352. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7353. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7354. }
  7355. #ifdef FEATURE_AST
  7356. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7357. {
  7358. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7359. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  7360. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  7361. /*
  7362. * For BSS peer, new peer is not created on alloc_node if the
  7363. * peer with same address already exists , instead refcnt is
  7364. * increased for existing peer. Correspondingly in delete path,
  7365. * only refcnt is decreased; and peer is only deleted , when all
  7366. * references are deleted. So delete_in_progress should not be set
  7367. * for bss_peer, unless only 2 reference remains (peer map reference
  7368. * and peer hash table reference).
  7369. */
  7370. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2))
  7371. return;
  7372. qdf_spin_lock_bh(&soc->ast_lock);
  7373. peer->delete_in_progress = true;
  7374. dp_peer_delete_ast_entries(soc, peer);
  7375. qdf_spin_unlock_bh(&soc->ast_lock);
  7376. }
  7377. #endif
  7378. #ifdef ATH_SUPPORT_NAC_RSSI
  7379. /**
  7380. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7381. * @vdev_hdl: DP vdev handle
  7382. * @rssi: rssi value
  7383. *
  7384. * Return: 0 for success. nonzero for failure.
  7385. */
  7386. static QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7387. char *mac_addr,
  7388. uint8_t *rssi)
  7389. {
  7390. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7391. struct dp_pdev *pdev = vdev->pdev;
  7392. struct dp_neighbour_peer *peer = NULL;
  7393. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7394. *rssi = 0;
  7395. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7396. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7397. neighbour_peer_list_elem) {
  7398. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7399. mac_addr, QDF_MAC_ADDR_SIZE) == 0) {
  7400. *rssi = peer->rssi;
  7401. status = QDF_STATUS_SUCCESS;
  7402. break;
  7403. }
  7404. }
  7405. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7406. return status;
  7407. }
  7408. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7409. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7410. uint8_t chan_num)
  7411. {
  7412. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7413. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7414. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7415. pdev->nac_rssi_filtering = 1;
  7416. /* Store address of NAC (neighbour peer) which will be checked
  7417. * against TA of received packets.
  7418. */
  7419. if (cmd == CDP_NAC_PARAM_ADD) {
  7420. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7421. client_macaddr);
  7422. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7423. dp_update_filter_neighbour_peers(vdev_handle,
  7424. DP_NAC_PARAM_DEL,
  7425. client_macaddr);
  7426. }
  7427. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7428. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7429. ((void *)vdev->pdev->ctrl_pdev,
  7430. vdev->vdev_id, cmd, bssid, client_macaddr);
  7431. return QDF_STATUS_SUCCESS;
  7432. }
  7433. #endif
  7434. /**
  7435. * dp_enable_peer_based_pktlog() - Set Flag for peer based filtering
  7436. * for pktlog
  7437. * @txrx_pdev_handle: cdp_pdev handle
  7438. * @enb_dsb: Enable or disable peer based filtering
  7439. *
  7440. * Return: QDF_STATUS
  7441. */
  7442. static int
  7443. dp_enable_peer_based_pktlog(
  7444. struct cdp_pdev *txrx_pdev_handle,
  7445. char *mac_addr, uint8_t enb_dsb)
  7446. {
  7447. struct dp_peer *peer;
  7448. uint8_t local_id;
  7449. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev_handle;
  7450. peer = (struct dp_peer *)dp_find_peer_by_addr(txrx_pdev_handle,
  7451. mac_addr, &local_id);
  7452. if (!peer) {
  7453. dp_err("Invalid Peer");
  7454. return QDF_STATUS_E_FAILURE;
  7455. }
  7456. peer->peer_based_pktlog_filter = enb_dsb;
  7457. pdev->dp_peer_based_pktlog = enb_dsb;
  7458. return QDF_STATUS_SUCCESS;
  7459. }
  7460. #ifndef WLAN_SUPPORT_RX_TAG_STATISTICS
  7461. /**
  7462. * dp_dump_pdev_rx_protocol_tag_stats - dump the number of packets tagged for
  7463. * given protocol type (RX_PROTOCOL_TAG_ALL indicates for all protocol)
  7464. * @pdev_handle: cdp_pdev handle
  7465. * @protocol_type: protocol type for which stats should be displayed
  7466. *
  7467. * Return: none
  7468. */
  7469. static inline void
  7470. dp_dump_pdev_rx_protocol_tag_stats(struct cdp_pdev *pdev_handle,
  7471. uint16_t protocol_type)
  7472. {
  7473. }
  7474. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  7475. #ifndef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  7476. /**
  7477. * dp_update_pdev_rx_protocol_tag - Add/remove a protocol tag that should be
  7478. * applied to the desired protocol type packets
  7479. * @txrx_pdev_handle: cdp_pdev handle
  7480. * @enable_rx_protocol_tag - bitmask that indicates what protocol types
  7481. * are enabled for tagging. zero indicates disable feature, non-zero indicates
  7482. * enable feature
  7483. * @protocol_type: new protocol type for which the tag is being added
  7484. * @tag: user configured tag for the new protocol
  7485. *
  7486. * Return: Success
  7487. */
  7488. static inline QDF_STATUS
  7489. dp_update_pdev_rx_protocol_tag(struct cdp_pdev *pdev_handle,
  7490. uint32_t enable_rx_protocol_tag,
  7491. uint16_t protocol_type,
  7492. uint16_t tag)
  7493. {
  7494. return QDF_STATUS_SUCCESS;
  7495. }
  7496. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  7497. #ifndef WLAN_SUPPORT_RX_FLOW_TAG
  7498. /**
  7499. * dp_set_rx_flow_tag - add/delete a flow
  7500. * @pdev_handle: cdp_pdev handle
  7501. * @flow_info: flow tuple that is to be added to/deleted from flow search table
  7502. *
  7503. * Return: Success
  7504. */
  7505. static inline QDF_STATUS
  7506. dp_set_rx_flow_tag(struct cdp_pdev *pdev_handle,
  7507. struct cdp_rx_flow_info *flow_info)
  7508. {
  7509. return QDF_STATUS_SUCCESS;
  7510. }
  7511. /**
  7512. * dp_dump_rx_flow_tag_stats - dump the number of packets tagged for
  7513. * given flow 5-tuple
  7514. * @pdev_handle: cdp_pdev handle
  7515. * @flow_info: flow 5-tuple for which stats should be displayed
  7516. *
  7517. * Return: Success
  7518. */
  7519. static inline QDF_STATUS
  7520. dp_dump_rx_flow_tag_stats(struct cdp_pdev *pdev_handle,
  7521. struct cdp_rx_flow_info *flow_info)
  7522. {
  7523. return QDF_STATUS_SUCCESS;
  7524. }
  7525. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  7526. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7527. uint32_t max_peers,
  7528. uint32_t max_ast_index,
  7529. bool peer_map_unmap_v2)
  7530. {
  7531. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7532. soc->max_peers = max_peers;
  7533. qdf_print ("%s max_peers %u, max_ast_index: %u\n",
  7534. __func__, max_peers, max_ast_index);
  7535. wlan_cfg_set_max_ast_idx(soc->wlan_cfg_ctx, max_ast_index);
  7536. if (dp_peer_find_attach(soc))
  7537. return QDF_STATUS_E_FAILURE;
  7538. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7539. return QDF_STATUS_SUCCESS;
  7540. }
  7541. /**
  7542. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7543. * @dp_pdev: dp pdev handle
  7544. * @ctrl_pdev: UMAC ctrl pdev handle
  7545. *
  7546. * Return: void
  7547. */
  7548. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7549. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7550. {
  7551. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7552. pdev->ctrl_pdev = ctrl_pdev;
  7553. }
  7554. static void dp_set_rate_stats_cap(struct cdp_soc_t *soc_hdl,
  7555. uint8_t val)
  7556. {
  7557. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7558. soc->wlanstats_enabled = val;
  7559. }
  7560. static void dp_soc_set_rate_stats_ctx(struct cdp_soc_t *soc_handle,
  7561. void *stats_ctx)
  7562. {
  7563. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7564. soc->rate_stats_ctx = stats_ctx;
  7565. }
  7566. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  7567. static void dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  7568. struct cdp_pdev *pdev_hdl)
  7569. {
  7570. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7571. struct dp_soc *soc = (struct dp_soc *)pdev->soc;
  7572. struct dp_vdev *vdev = NULL;
  7573. struct dp_peer *peer = NULL;
  7574. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  7575. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  7576. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  7577. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  7578. if (peer && !peer->bss_peer)
  7579. dp_wdi_event_handler(
  7580. WDI_EVENT_FLUSH_RATE_STATS_REQ,
  7581. pdev->soc, peer->wlanstats_ctx,
  7582. peer->peer_ids[0],
  7583. WDI_NO_VAL, pdev->pdev_id);
  7584. }
  7585. }
  7586. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  7587. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  7588. }
  7589. #else
  7590. static inline void
  7591. dp_flush_rate_stats_req(struct cdp_soc_t *soc_hdl,
  7592. struct cdp_pdev *pdev_hdl)
  7593. {
  7594. }
  7595. #endif
  7596. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  7597. static void dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  7598. struct cdp_pdev *pdev_handle,
  7599. void *buf)
  7600. {
  7601. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7602. dp_wdi_event_handler(WDI_EVENT_PEER_FLUSH_RATE_STATS,
  7603. pdev->soc, buf, HTT_INVALID_PEER,
  7604. WDI_NO_VAL, pdev->pdev_id);
  7605. }
  7606. #else
  7607. static inline void
  7608. dp_peer_flush_rate_stats(struct cdp_soc_t *soc,
  7609. struct cdp_pdev *pdev_handle,
  7610. void *buf)
  7611. {
  7612. }
  7613. #endif
  7614. static void *dp_soc_get_rate_stats_ctx(struct cdp_soc_t *soc_handle)
  7615. {
  7616. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7617. return soc->rate_stats_ctx;
  7618. }
  7619. /*
  7620. * dp_get_cfg() - get dp cfg
  7621. * @soc: cdp soc handle
  7622. * @cfg: cfg enum
  7623. *
  7624. * Return: cfg value
  7625. */
  7626. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7627. {
  7628. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7629. uint32_t value = 0;
  7630. switch (cfg) {
  7631. case cfg_dp_enable_data_stall:
  7632. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7633. break;
  7634. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7635. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7636. break;
  7637. case cfg_dp_tso_enable:
  7638. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7639. break;
  7640. case cfg_dp_lro_enable:
  7641. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7642. break;
  7643. case cfg_dp_gro_enable:
  7644. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7645. break;
  7646. case cfg_dp_tx_flow_start_queue_offset:
  7647. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7648. break;
  7649. case cfg_dp_tx_flow_stop_queue_threshold:
  7650. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7651. break;
  7652. case cfg_dp_disable_intra_bss_fwd:
  7653. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7654. break;
  7655. default:
  7656. value = 0;
  7657. }
  7658. return value;
  7659. }
  7660. #ifdef PEER_FLOW_CONTROL
  7661. /**
  7662. * dp_tx_flow_ctrl_configure_pdev() - Configure flow control params
  7663. * @pdev_hdl: datapath pdev handle
  7664. * @param: ol ath params
  7665. * @value: value of the flag
  7666. * @buff: Buffer to be passed
  7667. *
  7668. * Implemented this function same as legacy function. In legacy code, single
  7669. * function is used to display stats and update pdev params.
  7670. *
  7671. * Return: 0 for success. nonzero for failure.
  7672. */
  7673. static uint32_t dp_tx_flow_ctrl_configure_pdev(void *pdev_handle,
  7674. enum _ol_ath_param_t param,
  7675. uint32_t value, void *buff)
  7676. {
  7677. struct dp_soc *soc = NULL;
  7678. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7679. if (qdf_unlikely(!pdev))
  7680. return 1;
  7681. soc = pdev->soc;
  7682. if (!soc)
  7683. return 1;
  7684. switch (param) {
  7685. #ifdef QCA_ENH_V3_STATS_SUPPORT
  7686. case OL_ATH_PARAM_VIDEO_DELAY_STATS_FC:
  7687. if (value)
  7688. pdev->delay_stats_flag = true;
  7689. else
  7690. pdev->delay_stats_flag = false;
  7691. break;
  7692. case OL_ATH_PARAM_VIDEO_STATS_FC:
  7693. qdf_print("------- TID Stats ------\n");
  7694. dp_pdev_print_tid_stats(pdev);
  7695. qdf_print("------ Delay Stats ------\n");
  7696. dp_pdev_print_delay_stats(pdev);
  7697. break;
  7698. #endif
  7699. case OL_ATH_PARAM_TOTAL_Q_SIZE:
  7700. {
  7701. uint32_t tx_min, tx_max;
  7702. tx_min = wlan_cfg_get_min_tx_desc(soc->wlan_cfg_ctx);
  7703. tx_max = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  7704. if (!buff) {
  7705. if ((value >= tx_min) && (value <= tx_max)) {
  7706. pdev->num_tx_allowed = value;
  7707. } else {
  7708. QDF_TRACE(QDF_MODULE_ID_DP,
  7709. QDF_TRACE_LEVEL_INFO,
  7710. "Failed to update num_tx_allowed, Q_min = %d Q_max = %d",
  7711. tx_min, tx_max);
  7712. break;
  7713. }
  7714. } else {
  7715. *(int *)buff = pdev->num_tx_allowed;
  7716. }
  7717. }
  7718. break;
  7719. default:
  7720. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7721. "%s: not handled param %d ", __func__, param);
  7722. break;
  7723. }
  7724. return 0;
  7725. }
  7726. #endif
  7727. /**
  7728. * dp_set_pdev_pcp_tid_map_wifi3(): update pcp tid map in pdev
  7729. * @vdev: DP_PDEV handle
  7730. * @pcp: pcp value
  7731. * @tid: tid value passed by the user
  7732. *
  7733. * Return: QDF_STATUS_SUCCESS on success
  7734. */
  7735. static QDF_STATUS dp_set_pdev_pcp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  7736. uint8_t pcp, uint8_t tid)
  7737. {
  7738. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7739. struct dp_soc *soc = pdev->soc;
  7740. soc->pcp_tid_map[pcp] = tid;
  7741. hal_tx_update_pcp_tid_map(soc->hal_soc, pcp, tid);
  7742. return QDF_STATUS_SUCCESS;
  7743. }
  7744. /**
  7745. * dp_set_pdev_tidmap_prty_wifi3(): update tidmap priority in pdev
  7746. * @vdev: DP_PDEV handle
  7747. * @prio: tidmap priority value passed by the user
  7748. *
  7749. * Return: QDF_STATUS_SUCCESS on success
  7750. */
  7751. static QDF_STATUS dp_set_pdev_tidmap_prty_wifi3(struct cdp_pdev *pdev_handle,
  7752. uint8_t prio)
  7753. {
  7754. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  7755. struct dp_soc *soc = pdev->soc;
  7756. soc->tidmap_prty = prio;
  7757. hal_tx_set_tidmap_prty(soc->hal_soc, prio);
  7758. return QDF_STATUS_SUCCESS;
  7759. }
  7760. /**
  7761. * dp_set_vdev_pcp_tid_map_wifi3(): update pcp tid map in vdev
  7762. * @vdev: DP_VDEV handle
  7763. * @pcp: pcp value
  7764. * @tid: tid value passed by the user
  7765. *
  7766. * Return: QDF_STATUS_SUCCESS on success
  7767. */
  7768. static QDF_STATUS dp_set_vdev_pcp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  7769. uint8_t pcp, uint8_t tid)
  7770. {
  7771. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7772. vdev->pcp_tid_map[pcp] = tid;
  7773. return QDF_STATUS_SUCCESS;
  7774. }
  7775. /**
  7776. * dp_set_vdev_tidmap_tbl_id_wifi3(): update tidmapi tbl id in vdev
  7777. * @vdev: DP_VDEV handle
  7778. * @mapid: map_id value passed by the user
  7779. *
  7780. * Return: QDF_STATUS_SUCCESS on success
  7781. */
  7782. static QDF_STATUS dp_set_vdev_tidmap_tbl_id_wifi3(struct cdp_vdev *vdev_handle,
  7783. uint8_t mapid)
  7784. {
  7785. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7786. vdev->tidmap_tbl_id = mapid;
  7787. return QDF_STATUS_SUCCESS;
  7788. }
  7789. /**
  7790. * dp_set_vdev_tidmap_prty_wifi3(): update tidmap priority in vdev
  7791. * @vdev: DP_VDEV handle
  7792. * @prio: tidmap priority value passed by the user
  7793. *
  7794. * Return: QDF_STATUS_SUCCESS on success
  7795. */
  7796. static QDF_STATUS dp_set_vdev_tidmap_prty_wifi3(struct cdp_vdev *vdev_handle,
  7797. uint8_t prio)
  7798. {
  7799. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7800. vdev->tidmap_prty = prio;
  7801. return QDF_STATUS_SUCCESS;
  7802. }
  7803. static struct cdp_cmn_ops dp_ops_cmn = {
  7804. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7805. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7806. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7807. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7808. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7809. .txrx_pdev_deinit = dp_pdev_deinit_wifi3,
  7810. .txrx_peer_create = dp_peer_create_wifi3,
  7811. .txrx_peer_setup = dp_peer_setup_wifi3,
  7812. #ifdef FEATURE_AST
  7813. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7814. #else
  7815. .txrx_peer_teardown = NULL,
  7816. #endif
  7817. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7818. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7819. .txrx_peer_get_ast_info_by_soc = dp_peer_get_ast_info_by_soc_wifi3,
  7820. .txrx_peer_get_ast_info_by_pdev =
  7821. dp_peer_get_ast_info_by_pdevid_wifi3,
  7822. .txrx_peer_ast_delete_by_soc =
  7823. dp_peer_ast_entry_del_by_soc,
  7824. .txrx_peer_ast_delete_by_pdev =
  7825. dp_peer_ast_entry_del_by_pdev,
  7826. .txrx_peer_delete = dp_peer_delete_wifi3,
  7827. .txrx_vdev_register = dp_vdev_register_wifi3,
  7828. .txrx_vdev_flush_peers = dp_vdev_flush_peers,
  7829. .txrx_soc_detach = dp_soc_detach_wifi3,
  7830. .txrx_soc_deinit = dp_soc_deinit_wifi3,
  7831. .txrx_soc_init = dp_soc_init_wifi3,
  7832. .txrx_tso_soc_attach = dp_tso_soc_attach,
  7833. .txrx_tso_soc_detach = dp_tso_soc_detach,
  7834. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7835. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7836. .txrx_get_mon_vdev_from_pdev = dp_get_mon_vdev_from_pdev_wifi3,
  7837. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7838. .txrx_ath_getstats = dp_get_device_stats,
  7839. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7840. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7841. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7842. .delba_process = dp_delba_process_wifi3,
  7843. .set_addba_response = dp_set_addba_response,
  7844. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7845. .flush_cache_rx_queue = NULL,
  7846. /* TODO: get API's for dscp-tid need to be added*/
  7847. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7848. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7849. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  7850. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  7851. .txrx_get_total_per = dp_get_total_per,
  7852. .txrx_stats_request = dp_txrx_stats_request,
  7853. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7854. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7855. .txrx_get_vow_config_frm_pdev = dp_get_delay_stats_flag,
  7856. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7857. .txrx_set_nac = dp_set_nac,
  7858. .txrx_get_tx_pending = dp_get_tx_pending,
  7859. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7860. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7861. .display_stats = dp_txrx_dump_stats,
  7862. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7863. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7864. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7865. .txrx_intr_detach = dp_soc_interrupt_detach,
  7866. .set_pn_check = dp_set_pn_check_wifi3,
  7867. .update_config_parameters = dp_update_config_parameters,
  7868. /* TODO: Add other functions */
  7869. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7870. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7871. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7872. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7873. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7874. .map_pdev_to_lmac = dp_soc_map_pdev_to_lmac,
  7875. .set_pdev_status_down = dp_soc_set_pdev_status_down,
  7876. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7877. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7878. .tx_send = dp_tx_send,
  7879. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7880. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7881. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7882. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7883. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7884. .txrx_get_os_rx_handles_from_vdev =
  7885. dp_get_os_rx_handles_from_vdev_wifi3,
  7886. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7887. .get_dp_capabilities = dp_get_cfg_capabilities,
  7888. .txrx_get_cfg = dp_get_cfg,
  7889. .set_rate_stats_ctx = dp_soc_set_rate_stats_ctx,
  7890. .get_rate_stats_ctx = dp_soc_get_rate_stats_ctx,
  7891. .txrx_peer_flush_rate_stats = dp_peer_flush_rate_stats,
  7892. .txrx_flush_rate_stats_request = dp_flush_rate_stats_req,
  7893. .set_pdev_pcp_tid_map = dp_set_pdev_pcp_tid_map_wifi3,
  7894. .set_pdev_tidmap_prty = dp_set_pdev_tidmap_prty_wifi3,
  7895. .set_vdev_pcp_tid_map = dp_set_vdev_pcp_tid_map_wifi3,
  7896. .set_vdev_tidmap_prty = dp_set_vdev_tidmap_prty_wifi3,
  7897. .set_vdev_tidmap_tbl_id = dp_set_vdev_tidmap_tbl_id_wifi3,
  7898. .txrx_cp_peer_del_response = dp_cp_peer_del_resp_handler,
  7899. #ifdef QCA_MULTIPASS_SUPPORT
  7900. .set_vlan_groupkey = dp_set_vlan_groupkey,
  7901. #endif
  7902. };
  7903. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7904. .txrx_peer_authorize = dp_peer_authorize,
  7905. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7906. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7907. #ifdef MESH_MODE_SUPPORT
  7908. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7909. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7910. #endif
  7911. .txrx_set_vdev_param = dp_set_vdev_param,
  7912. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7913. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7914. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7915. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7916. .txrx_update_filter_neighbour_peers =
  7917. dp_update_filter_neighbour_peers,
  7918. .txrx_get_sec_type = dp_get_sec_type,
  7919. /* TODO: Add other functions */
  7920. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7921. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7922. #ifdef WDI_EVENT_ENABLE
  7923. .txrx_get_pldev = dp_get_pldev,
  7924. #endif
  7925. .txrx_set_pdev_param = dp_set_pdev_param,
  7926. #ifdef ATH_SUPPORT_NAC_RSSI
  7927. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7928. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7929. #endif
  7930. .set_key = dp_set_michael_key,
  7931. .txrx_get_vdev_param = dp_get_vdev_param,
  7932. .enable_peer_based_pktlog = dp_enable_peer_based_pktlog,
  7933. .calculate_delay_stats = dp_calculate_delay_stats,
  7934. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  7935. .txrx_update_pdev_rx_protocol_tag = dp_update_pdev_rx_protocol_tag,
  7936. #ifdef WLAN_SUPPORT_RX_TAG_STATISTICS
  7937. .txrx_dump_pdev_rx_protocol_tag_stats =
  7938. dp_dump_pdev_rx_protocol_tag_stats,
  7939. #endif /* WLAN_SUPPORT_RX_TAG_STATISTICS */
  7940. #endif /* WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG */
  7941. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  7942. .txrx_set_rx_flow_tag = dp_set_rx_flow_tag,
  7943. .txrx_dump_rx_flow_tag_stats = dp_dump_rx_flow_tag_stats,
  7944. #endif /* WLAN_SUPPORT_RX_FLOW_TAG */
  7945. #ifdef QCA_MULTIPASS_SUPPORT
  7946. .txrx_peer_set_vlan_id = dp_peer_set_vlan_id,
  7947. #endif /*QCA_MULTIPASS_SUPPORT*/
  7948. #if defined(WLAN_TX_PKT_CAPTURE_ENH) || defined(WLAN_RX_PKT_CAPTURE_ENH)
  7949. .txrx_update_peer_pkt_capture_params =
  7950. dp_peer_update_pkt_capture_params,
  7951. #endif /* WLAN_TX_PKT_CAPTURE_ENH || WLAN_RX_PKT_CAPTURE_ENH */
  7952. };
  7953. static struct cdp_me_ops dp_ops_me = {
  7954. #ifdef ATH_SUPPORT_IQUE
  7955. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7956. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7957. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7958. #endif
  7959. };
  7960. static struct cdp_mon_ops dp_ops_mon = {
  7961. .txrx_monitor_set_filter_ucast_data = NULL,
  7962. .txrx_monitor_set_filter_mcast_data = NULL,
  7963. .txrx_monitor_set_filter_non_data = NULL,
  7964. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  7965. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  7966. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  7967. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  7968. /* Added support for HK advance filter */
  7969. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  7970. .txrx_monitor_record_channel = dp_pdev_set_monitor_channel,
  7971. .txrx_deliver_tx_mgmt = dp_deliver_tx_mgmt,
  7972. };
  7973. static struct cdp_host_stats_ops dp_ops_host_stats = {
  7974. .txrx_per_peer_stats = dp_get_host_peer_stats,
  7975. .get_fw_peer_stats = dp_get_fw_peer_stats,
  7976. .get_htt_stats = dp_get_htt_stats,
  7977. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  7978. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  7979. .txrx_stats_publish = dp_txrx_stats_publish,
  7980. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  7981. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  7982. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  7983. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  7984. .txrx_get_ratekbps = dp_txrx_get_ratekbps,
  7985. .configure_rate_stats = dp_set_rate_stats_cap,
  7986. .txrx_update_vdev_stats = dp_txrx_update_vdev_host_stats,
  7987. /* TODO */
  7988. };
  7989. static struct cdp_raw_ops dp_ops_raw = {
  7990. /* TODO */
  7991. };
  7992. #ifdef PEER_FLOW_CONTROL
  7993. static struct cdp_pflow_ops dp_ops_pflow = {
  7994. dp_tx_flow_ctrl_configure_pdev,
  7995. };
  7996. #endif /* CONFIG_WIN */
  7997. #ifdef FEATURE_RUNTIME_PM
  7998. /**
  7999. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  8000. * @opaque_pdev: DP pdev context
  8001. *
  8002. * DP is ready to runtime suspend if there are no pending TX packets.
  8003. *
  8004. * Return: QDF_STATUS
  8005. */
  8006. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  8007. {
  8008. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8009. struct dp_soc *soc = pdev->soc;
  8010. /* Abort if there are any pending TX packets */
  8011. if (dp_get_tx_pending(opaque_pdev) > 0) {
  8012. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  8013. FL("Abort suspend due to pending TX packets"));
  8014. return QDF_STATUS_E_AGAIN;
  8015. }
  8016. if (soc->intr_mode == DP_INTR_POLL)
  8017. qdf_timer_stop(&soc->int_timer);
  8018. return QDF_STATUS_SUCCESS;
  8019. }
  8020. /**
  8021. * dp_flush_ring_hptp() - Update ring shadow
  8022. * register HP/TP address when runtime
  8023. * resume
  8024. * @opaque_soc: DP soc context
  8025. *
  8026. * Return: None
  8027. */
  8028. static
  8029. void dp_flush_ring_hptp(struct dp_soc *soc, hal_ring_handle_t hal_srng)
  8030. {
  8031. if (hal_srng) {
  8032. /* Acquire the lock */
  8033. hal_srng_access_start(soc->hal_soc, hal_srng);
  8034. hal_srng_access_end(soc->hal_soc, hal_srng);
  8035. }
  8036. }
  8037. /**
  8038. * dp_runtime_resume() - ensure DP is ready to runtime resume
  8039. * @opaque_pdev: DP pdev context
  8040. *
  8041. * Resume DP for runtime PM.
  8042. *
  8043. * Return: QDF_STATUS
  8044. */
  8045. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  8046. {
  8047. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8048. struct dp_soc *soc = pdev->soc;
  8049. int i;
  8050. if (soc->intr_mode == DP_INTR_POLL)
  8051. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8052. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  8053. dp_flush_ring_hptp(soc, soc->tcl_data_ring[i].hal_srng);
  8054. }
  8055. dp_flush_ring_hptp(soc, soc->reo_cmd_ring.hal_srng);
  8056. return QDF_STATUS_SUCCESS;
  8057. }
  8058. #endif /* FEATURE_RUNTIME_PM */
  8059. /**
  8060. * dp_tx_get_success_ack_stats() - get tx success completion count
  8061. * @opaque_pdev: dp pdev context
  8062. * @vdevid: vdev identifier
  8063. *
  8064. * Return: tx success ack count
  8065. */
  8066. static uint32_t dp_tx_get_success_ack_stats(struct cdp_pdev *pdev,
  8067. uint8_t vdev_id)
  8068. {
  8069. struct dp_vdev *vdev =
  8070. (struct dp_vdev *)dp_get_vdev_from_vdev_id_wifi3(pdev,
  8071. vdev_id);
  8072. struct dp_soc *soc = ((struct dp_pdev *)pdev)->soc;
  8073. struct cdp_vdev_stats *vdev_stats = NULL;
  8074. uint32_t tx_success;
  8075. if (!vdev) {
  8076. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  8077. FL("Invalid vdev id %d"), vdev_id);
  8078. return 0;
  8079. }
  8080. vdev_stats = qdf_mem_malloc_atomic(sizeof(struct cdp_vdev_stats));
  8081. if (!vdev_stats) {
  8082. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  8083. "DP alloc failure - unable to get alloc vdev stats");
  8084. return 0;
  8085. }
  8086. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  8087. dp_aggregate_vdev_stats(vdev, vdev_stats);
  8088. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  8089. tx_success = vdev_stats->tx.tx_success.num;
  8090. qdf_mem_free(vdev_stats);
  8091. return tx_success;
  8092. }
  8093. #ifdef DP_PEER_EXTENDED_API
  8094. static struct cdp_misc_ops dp_ops_misc = {
  8095. #ifdef FEATURE_WLAN_TDLS
  8096. .tx_non_std = dp_tx_non_std,
  8097. #endif /* FEATURE_WLAN_TDLS */
  8098. .get_opmode = dp_get_opmode,
  8099. #ifdef FEATURE_RUNTIME_PM
  8100. .runtime_suspend = dp_runtime_suspend,
  8101. .runtime_resume = dp_runtime_resume,
  8102. #endif /* FEATURE_RUNTIME_PM */
  8103. .pkt_log_init = dp_pkt_log_init,
  8104. .pkt_log_con_service = dp_pkt_log_con_service,
  8105. .get_num_rx_contexts = dp_get_num_rx_contexts,
  8106. .get_tx_ack_stats = dp_tx_get_success_ack_stats,
  8107. };
  8108. #endif
  8109. #ifdef DP_FLOW_CTL
  8110. static struct cdp_flowctl_ops dp_ops_flowctl = {
  8111. /* WIFI 3.0 DP implement as required. */
  8112. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  8113. .flow_pool_map_handler = dp_tx_flow_pool_map,
  8114. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  8115. .register_pause_cb = dp_txrx_register_pause_cb,
  8116. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  8117. .tx_desc_thresh_reached = dp_tx_desc_thresh_reached,
  8118. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  8119. };
  8120. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  8121. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8122. };
  8123. #endif
  8124. #ifdef IPA_OFFLOAD
  8125. static struct cdp_ipa_ops dp_ops_ipa = {
  8126. .ipa_get_resource = dp_ipa_get_resource,
  8127. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  8128. .ipa_op_response = dp_ipa_op_response,
  8129. .ipa_register_op_cb = dp_ipa_register_op_cb,
  8130. .ipa_get_stat = dp_ipa_get_stat,
  8131. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  8132. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  8133. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  8134. .ipa_setup = dp_ipa_setup,
  8135. .ipa_cleanup = dp_ipa_cleanup,
  8136. .ipa_setup_iface = dp_ipa_setup_iface,
  8137. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  8138. .ipa_enable_pipes = dp_ipa_enable_pipes,
  8139. .ipa_disable_pipes = dp_ipa_disable_pipes,
  8140. .ipa_set_perf_level = dp_ipa_set_perf_level,
  8141. .ipa_rx_intrabss_fwd = dp_ipa_rx_intrabss_fwd
  8142. };
  8143. #endif
  8144. #ifdef DP_POWER_SAVE
  8145. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  8146. {
  8147. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8148. struct dp_soc *soc = pdev->soc;
  8149. int timeout = SUSPEND_DRAIN_WAIT;
  8150. int drain_wait_delay = 50; /* 50 ms */
  8151. /* Abort if there are any pending TX packets */
  8152. while (dp_get_tx_pending(opaque_pdev) > 0) {
  8153. qdf_sleep(drain_wait_delay);
  8154. if (timeout <= 0) {
  8155. dp_err("TX frames are pending, abort suspend");
  8156. return QDF_STATUS_E_TIMEOUT;
  8157. }
  8158. timeout = timeout - drain_wait_delay;
  8159. }
  8160. if (soc->intr_mode == DP_INTR_POLL)
  8161. qdf_timer_stop(&soc->int_timer);
  8162. return QDF_STATUS_SUCCESS;
  8163. }
  8164. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  8165. {
  8166. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  8167. struct dp_soc *soc = pdev->soc;
  8168. if (soc->intr_mode == DP_INTR_POLL)
  8169. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  8170. return QDF_STATUS_SUCCESS;
  8171. }
  8172. static struct cdp_bus_ops dp_ops_bus = {
  8173. .bus_suspend = dp_bus_suspend,
  8174. .bus_resume = dp_bus_resume
  8175. };
  8176. #endif
  8177. #ifdef DP_FLOW_CTL
  8178. static struct cdp_throttle_ops dp_ops_throttle = {
  8179. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8180. };
  8181. static struct cdp_cfg_ops dp_ops_cfg = {
  8182. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8183. };
  8184. #endif
  8185. #ifdef DP_PEER_EXTENDED_API
  8186. static struct cdp_ocb_ops dp_ops_ocb = {
  8187. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8188. };
  8189. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  8190. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  8191. };
  8192. /*
  8193. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  8194. * @dev: physical device instance
  8195. * @peer_mac_addr: peer mac address
  8196. * @local_id: local id for the peer
  8197. * @debug_id: to track enum peer access
  8198. *
  8199. * Return: peer instance pointer
  8200. */
  8201. static inline void *
  8202. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  8203. uint8_t *local_id,
  8204. enum peer_debug_id_type debug_id)
  8205. {
  8206. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  8207. struct dp_peer *peer;
  8208. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  8209. if (!peer)
  8210. return NULL;
  8211. *local_id = peer->local_id;
  8212. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  8213. return peer;
  8214. }
  8215. /*
  8216. * dp_peer_release_ref - release peer ref count
  8217. * @peer: peer handle
  8218. * @debug_id: to track enum peer access
  8219. *
  8220. * Return: None
  8221. */
  8222. static inline
  8223. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  8224. {
  8225. dp_peer_unref_delete(peer);
  8226. }
  8227. static struct cdp_peer_ops dp_ops_peer = {
  8228. .register_peer = dp_register_peer,
  8229. .clear_peer = dp_clear_peer,
  8230. .find_peer_by_addr = dp_find_peer_by_addr,
  8231. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  8232. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  8233. .peer_release_ref = dp_peer_release_ref,
  8234. .local_peer_id = dp_local_peer_id,
  8235. .peer_find_by_local_id = dp_peer_find_by_local_id,
  8236. .peer_state_update = dp_peer_state_update,
  8237. .get_vdevid = dp_get_vdevid,
  8238. .get_vdev_by_peer_addr = dp_get_vdev_by_peer_addr,
  8239. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  8240. .get_vdev_for_peer = dp_get_vdev_for_peer,
  8241. .get_peer_state = dp_get_peer_state,
  8242. };
  8243. #endif
  8244. static struct cdp_ops dp_txrx_ops = {
  8245. .cmn_drv_ops = &dp_ops_cmn,
  8246. .ctrl_ops = &dp_ops_ctrl,
  8247. .me_ops = &dp_ops_me,
  8248. .mon_ops = &dp_ops_mon,
  8249. .host_stats_ops = &dp_ops_host_stats,
  8250. .wds_ops = &dp_ops_wds,
  8251. .raw_ops = &dp_ops_raw,
  8252. #ifdef PEER_FLOW_CONTROL
  8253. .pflow_ops = &dp_ops_pflow,
  8254. #endif /* PEER_FLOW_CONTROL */
  8255. #ifdef DP_PEER_EXTENDED_API
  8256. .misc_ops = &dp_ops_misc,
  8257. .ocb_ops = &dp_ops_ocb,
  8258. .peer_ops = &dp_ops_peer,
  8259. .mob_stats_ops = &dp_ops_mob_stats,
  8260. #endif
  8261. #ifdef DP_FLOW_CTL
  8262. .cfg_ops = &dp_ops_cfg,
  8263. .flowctl_ops = &dp_ops_flowctl,
  8264. .l_flowctl_ops = &dp_ops_l_flowctl,
  8265. .throttle_ops = &dp_ops_throttle,
  8266. #endif
  8267. #ifdef IPA_OFFLOAD
  8268. .ipa_ops = &dp_ops_ipa,
  8269. #endif
  8270. #ifdef DP_POWER_SAVE
  8271. .bus_ops = &dp_ops_bus,
  8272. #endif
  8273. };
  8274. /*
  8275. * dp_soc_set_txrx_ring_map()
  8276. * @dp_soc: DP handler for soc
  8277. *
  8278. * Return: Void
  8279. */
  8280. void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  8281. {
  8282. uint32_t i;
  8283. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  8284. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_DEFAULT_MAP][i];
  8285. }
  8286. }
  8287. #if defined(QCA_WIFI_QCA8074) || defined(QCA_WIFI_QCA6018)
  8288. #ifndef QCA_MEM_ATTACH_ON_WIFI3
  8289. /**
  8290. * dp_soc_attach_wifi3() - Attach txrx SOC
  8291. * @ctrl_psoc: Opaque SOC handle from control plane
  8292. * @htc_handle: Opaque HTC handle
  8293. * @hif_handle: Opaque HIF handle
  8294. * @qdf_osdev: QDF device
  8295. * @ol_ops: Offload Operations
  8296. * @device_id: Device ID
  8297. *
  8298. * Return: DP SOC handle on success, NULL on failure
  8299. */
  8300. struct cdp_soc_t *
  8301. dp_soc_attach_wifi3(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  8302. struct hif_opaque_softc *hif_handle,
  8303. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8304. struct ol_if_ops *ol_ops, uint16_t device_id)
  8305. {
  8306. struct dp_soc *dp_soc = NULL;
  8307. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8308. ol_ops, device_id);
  8309. if (!dp_soc)
  8310. return NULL;
  8311. if (!dp_soc_init(dp_soc, htc_handle, hif_handle))
  8312. return NULL;
  8313. return dp_soc_to_cdp_soc_t(dp_soc);
  8314. }
  8315. #else
  8316. /**
  8317. * dp_soc_attach_wifi3() - Attach txrx SOC
  8318. * @ctrl_psoc: Opaque SOC handle from control plane
  8319. * @htc_handle: Opaque HTC handle
  8320. * @hif_handle: Opaque HIF handle
  8321. * @qdf_osdev: QDF device
  8322. * @ol_ops: Offload Operations
  8323. * @device_id: Device ID
  8324. *
  8325. * Return: DP SOC handle on success, NULL on failure
  8326. */
  8327. struct cdp_soc_t *
  8328. dp_soc_attach_wifi3(struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  8329. struct hif_opaque_softc *hif_handle,
  8330. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8331. struct ol_if_ops *ol_ops, uint16_t device_id)
  8332. {
  8333. struct dp_soc *dp_soc = NULL;
  8334. dp_soc = dp_soc_attach(ctrl_psoc, htc_handle, qdf_osdev,
  8335. ol_ops, device_id);
  8336. return dp_soc_to_cdp_soc_t(dp_soc);
  8337. }
  8338. #endif
  8339. /**
  8340. * dp_soc_attach() - Attach txrx SOC
  8341. * @ctrl_psoc: Opaque SOC handle from control plane
  8342. * @htc_handle: Opaque HTC handle
  8343. * @qdf_osdev: QDF device
  8344. * @ol_ops: Offload Operations
  8345. * @device_id: Device ID
  8346. *
  8347. * Return: DP SOC handle on success, NULL on failure
  8348. */
  8349. static struct dp_soc *
  8350. dp_soc_attach(struct cdp_ctrl_objmgr_psoc *ctrl_psoc, HTC_HANDLE htc_handle,
  8351. qdf_device_t qdf_osdev,
  8352. struct ol_if_ops *ol_ops, uint16_t device_id)
  8353. {
  8354. int int_ctx;
  8355. struct dp_soc *soc = NULL;
  8356. struct htt_soc *htt_soc;
  8357. soc = qdf_mem_malloc(sizeof(*soc));
  8358. if (!soc) {
  8359. dp_err("DP SOC memory allocation failed");
  8360. goto fail0;
  8361. }
  8362. int_ctx = 0;
  8363. soc->device_id = device_id;
  8364. soc->cdp_soc.ops = &dp_txrx_ops;
  8365. soc->cdp_soc.ol_ops = ol_ops;
  8366. soc->ctrl_psoc = ctrl_psoc;
  8367. soc->osdev = qdf_osdev;
  8368. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  8369. wlan_set_srng_cfg(&soc->wlan_srng_cfg);
  8370. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  8371. if (!soc->wlan_cfg_ctx) {
  8372. dp_err("wlan_cfg_ctx failed\n");
  8373. goto fail1;
  8374. }
  8375. htt_soc = htt_soc_attach(soc, htc_handle);
  8376. if (!htt_soc)
  8377. goto fail1;
  8378. soc->htt_handle = htt_soc;
  8379. if (htt_soc_htc_prealloc(htt_soc) != QDF_STATUS_SUCCESS)
  8380. goto fail2;
  8381. return soc;
  8382. fail2:
  8383. htt_soc_detach(htt_soc);
  8384. fail1:
  8385. qdf_mem_free(soc);
  8386. fail0:
  8387. return NULL;
  8388. }
  8389. /**
  8390. * dp_soc_init() - Initialize txrx SOC
  8391. * @dp_soc: Opaque DP SOC handle
  8392. * @htc_handle: Opaque HTC handle
  8393. * @hif_handle: Opaque HIF handle
  8394. *
  8395. * Return: DP SOC handle on success, NULL on failure
  8396. */
  8397. void *dp_soc_init(void *dpsoc, HTC_HANDLE htc_handle,
  8398. struct hif_opaque_softc *hif_handle)
  8399. {
  8400. int target_type;
  8401. struct dp_soc *soc = (struct dp_soc *)dpsoc;
  8402. struct htt_soc *htt_soc = soc->htt_handle;
  8403. htt_set_htc_handle(htt_soc, htc_handle);
  8404. soc->hif_handle = hif_handle;
  8405. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  8406. if (!soc->hal_soc)
  8407. return NULL;
  8408. htt_soc_initialize(soc->htt_handle, soc->ctrl_psoc,
  8409. htt_get_htc_handle(htt_soc),
  8410. soc->hal_soc, soc->osdev);
  8411. target_type = hal_get_target_type(soc->hal_soc);
  8412. switch (target_type) {
  8413. case TARGET_TYPE_QCA6290:
  8414. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8415. REO_DST_RING_SIZE_QCA6290);
  8416. soc->ast_override_support = 1;
  8417. soc->da_war_enabled = false;
  8418. break;
  8419. #ifdef QCA_WIFI_QCA6390
  8420. case TARGET_TYPE_QCA6390:
  8421. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8422. REO_DST_RING_SIZE_QCA6290);
  8423. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8424. soc->ast_override_support = 1;
  8425. if (soc->cdp_soc.ol_ops->get_con_mode &&
  8426. soc->cdp_soc.ol_ops->get_con_mode() ==
  8427. QDF_GLOBAL_MONITOR_MODE) {
  8428. int int_ctx;
  8429. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  8430. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  8431. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  8432. }
  8433. }
  8434. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  8435. break;
  8436. #endif
  8437. case TARGET_TYPE_QCA8074:
  8438. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8439. REO_DST_RING_SIZE_QCA8074);
  8440. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  8441. soc->da_war_enabled = true;
  8442. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  8443. break;
  8444. case TARGET_TYPE_QCA8074V2:
  8445. case TARGET_TYPE_QCA6018:
  8446. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8447. REO_DST_RING_SIZE_QCA8074);
  8448. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8449. soc->hw_nac_monitor_support = 1;
  8450. soc->ast_override_support = 1;
  8451. soc->per_tid_basize_max_tid = 8;
  8452. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8453. soc->da_war_enabled = false;
  8454. soc->is_rx_fse_full_cache_invalidate_war_enabled = true;
  8455. break;
  8456. case TARGET_TYPE_QCN9000:
  8457. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  8458. REO_DST_RING_SIZE_QCN9000);
  8459. soc->ast_override_support = 1;
  8460. soc->da_war_enabled = false;
  8461. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  8462. soc->hw_nac_monitor_support = 1;
  8463. soc->per_tid_basize_max_tid = 8;
  8464. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  8465. break;
  8466. default:
  8467. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  8468. qdf_assert_always(0);
  8469. break;
  8470. }
  8471. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  8472. cfg_get(soc->ctrl_psoc, CFG_DP_RX_HASH));
  8473. soc->cce_disable = false;
  8474. qdf_atomic_init(&soc->num_tx_outstanding);
  8475. soc->num_tx_allowed =
  8476. wlan_cfg_get_dp_soc_tx_device_limit(soc->wlan_cfg_ctx);
  8477. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  8478. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8479. CDP_CFG_MAX_PEER_ID);
  8480. if (ret != -EINVAL) {
  8481. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  8482. }
  8483. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  8484. CDP_CFG_CCE_DISABLE);
  8485. if (ret == 1)
  8486. soc->cce_disable = true;
  8487. }
  8488. qdf_spinlock_create(&soc->peer_ref_mutex);
  8489. qdf_spinlock_create(&soc->ast_lock);
  8490. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  8491. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  8492. /* fill the tx/rx cpu ring map*/
  8493. dp_soc_set_txrx_ring_map(soc);
  8494. qdf_spinlock_create(&soc->htt_stats.lock);
  8495. /* initialize work queue for stats processing */
  8496. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  8497. return soc;
  8498. }
  8499. /**
  8500. * dp_soc_init_wifi3() - Initialize txrx SOC
  8501. * @dp_soc: Opaque DP SOC handle
  8502. * @ctrl_psoc: Opaque SOC handle from control plane(Unused)
  8503. * @hif_handle: Opaque HIF handle
  8504. * @htc_handle: Opaque HTC handle
  8505. * @qdf_osdev: QDF device (Unused)
  8506. * @ol_ops: Offload Operations (Unused)
  8507. * @device_id: Device ID (Unused)
  8508. *
  8509. * Return: DP SOC handle on success, NULL on failure
  8510. */
  8511. void *dp_soc_init_wifi3(void *dpsoc, struct cdp_ctrl_objmgr_psoc *ctrl_psoc,
  8512. struct hif_opaque_softc *hif_handle,
  8513. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  8514. struct ol_if_ops *ol_ops, uint16_t device_id)
  8515. {
  8516. return dp_soc_init(dpsoc, htc_handle, hif_handle);
  8517. }
  8518. #endif
  8519. /*
  8520. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  8521. *
  8522. * @soc: handle to DP soc
  8523. * @mac_id: MAC id
  8524. *
  8525. * Return: Return pdev corresponding to MAC
  8526. */
  8527. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  8528. {
  8529. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  8530. return soc->pdev_list[mac_id];
  8531. /* Typically for MCL as there only 1 PDEV*/
  8532. return soc->pdev_list[0];
  8533. }
  8534. /*
  8535. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  8536. * @soc: DP SoC context
  8537. * @max_mac_rings: No of MAC rings
  8538. *
  8539. * Return: None
  8540. */
  8541. static
  8542. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  8543. int *max_mac_rings)
  8544. {
  8545. bool dbs_enable = false;
  8546. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  8547. dbs_enable = soc->cdp_soc.ol_ops->
  8548. is_hw_dbs_2x2_capable((void *)soc->ctrl_psoc);
  8549. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  8550. }
  8551. /*
  8552. * dp_is_soc_reinit() - Check if soc reinit is true
  8553. * @soc: DP SoC context
  8554. *
  8555. * Return: true or false
  8556. */
  8557. bool dp_is_soc_reinit(struct dp_soc *soc)
  8558. {
  8559. return soc->dp_soc_reinit;
  8560. }
  8561. /*
  8562. * dp_set_pktlog_wifi3() - attach txrx vdev
  8563. * @pdev: Datapath PDEV handle
  8564. * @event: which event's notifications are being subscribed to
  8565. * @enable: WDI event subscribe or not. (True or False)
  8566. *
  8567. * Return: Success, NULL on failure
  8568. */
  8569. #ifdef WDI_EVENT_ENABLE
  8570. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  8571. bool enable)
  8572. {
  8573. struct dp_soc *soc = NULL;
  8574. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  8575. int max_mac_rings = wlan_cfg_get_num_mac_rings
  8576. (pdev->wlan_cfg_ctx);
  8577. uint8_t mac_id = 0;
  8578. soc = pdev->soc;
  8579. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  8580. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  8581. FL("Max_mac_rings %d "),
  8582. max_mac_rings);
  8583. if (enable) {
  8584. switch (event) {
  8585. case WDI_EVENT_RX_DESC:
  8586. if (pdev->monitor_vdev) {
  8587. /* Nothing needs to be done if monitor mode is
  8588. * enabled
  8589. */
  8590. return 0;
  8591. }
  8592. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  8593. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  8594. htt_tlv_filter.mpdu_start = 1;
  8595. htt_tlv_filter.msdu_start = 1;
  8596. htt_tlv_filter.msdu_end = 1;
  8597. htt_tlv_filter.mpdu_end = 1;
  8598. htt_tlv_filter.packet_header = 1;
  8599. htt_tlv_filter.attention = 1;
  8600. htt_tlv_filter.ppdu_start = 1;
  8601. htt_tlv_filter.ppdu_end = 1;
  8602. htt_tlv_filter.ppdu_end_user_stats = 1;
  8603. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8604. htt_tlv_filter.ppdu_end_status_done = 1;
  8605. htt_tlv_filter.enable_fp = 1;
  8606. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8607. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8608. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8609. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8610. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8611. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8612. htt_tlv_filter.offset_valid = false;
  8613. for (mac_id = 0; mac_id < max_mac_rings;
  8614. mac_id++) {
  8615. int mac_for_pdev =
  8616. dp_get_mac_id_for_pdev(mac_id,
  8617. pdev->pdev_id);
  8618. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8619. mac_for_pdev,
  8620. pdev->rxdma_mon_status_ring[mac_id]
  8621. .hal_srng,
  8622. RXDMA_MONITOR_STATUS,
  8623. RX_BUFFER_SIZE,
  8624. &htt_tlv_filter);
  8625. }
  8626. if (soc->reap_timer_init)
  8627. qdf_timer_mod(&soc->mon_reap_timer,
  8628. DP_INTR_POLL_TIMER_MS);
  8629. }
  8630. break;
  8631. case WDI_EVENT_LITE_RX:
  8632. if (pdev->monitor_vdev) {
  8633. /* Nothing needs to be done if monitor mode is
  8634. * enabled
  8635. */
  8636. return 0;
  8637. }
  8638. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  8639. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  8640. htt_tlv_filter.ppdu_start = 1;
  8641. htt_tlv_filter.ppdu_end = 1;
  8642. htt_tlv_filter.ppdu_end_user_stats = 1;
  8643. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  8644. htt_tlv_filter.ppdu_end_status_done = 1;
  8645. htt_tlv_filter.mpdu_start = 1;
  8646. htt_tlv_filter.enable_fp = 1;
  8647. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  8648. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  8649. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  8650. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  8651. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  8652. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  8653. htt_tlv_filter.offset_valid = false;
  8654. for (mac_id = 0; mac_id < max_mac_rings;
  8655. mac_id++) {
  8656. int mac_for_pdev =
  8657. dp_get_mac_id_for_pdev(mac_id,
  8658. pdev->pdev_id);
  8659. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8660. mac_for_pdev,
  8661. pdev->rxdma_mon_status_ring[mac_id]
  8662. .hal_srng,
  8663. RXDMA_MONITOR_STATUS,
  8664. RX_BUFFER_SIZE_PKTLOG_LITE,
  8665. &htt_tlv_filter);
  8666. }
  8667. if (soc->reap_timer_init)
  8668. qdf_timer_mod(&soc->mon_reap_timer,
  8669. DP_INTR_POLL_TIMER_MS);
  8670. }
  8671. break;
  8672. case WDI_EVENT_LITE_T2H:
  8673. if (pdev->monitor_vdev) {
  8674. /* Nothing needs to be done if monitor mode is
  8675. * enabled
  8676. */
  8677. return 0;
  8678. }
  8679. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8680. int mac_for_pdev = dp_get_mac_id_for_pdev(
  8681. mac_id, pdev->pdev_id);
  8682. pdev->pktlog_ppdu_stats = true;
  8683. dp_h2t_cfg_stats_msg_send(pdev,
  8684. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  8685. mac_for_pdev);
  8686. }
  8687. break;
  8688. default:
  8689. /* Nothing needs to be done for other pktlog types */
  8690. break;
  8691. }
  8692. } else {
  8693. switch (event) {
  8694. case WDI_EVENT_RX_DESC:
  8695. case WDI_EVENT_LITE_RX:
  8696. if (pdev->monitor_vdev) {
  8697. /* Nothing needs to be done if monitor mode is
  8698. * enabled
  8699. */
  8700. return 0;
  8701. }
  8702. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  8703. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  8704. for (mac_id = 0; mac_id < max_mac_rings;
  8705. mac_id++) {
  8706. int mac_for_pdev =
  8707. dp_get_mac_id_for_pdev(mac_id,
  8708. pdev->pdev_id);
  8709. htt_h2t_rx_ring_cfg(soc->htt_handle,
  8710. mac_for_pdev,
  8711. pdev->rxdma_mon_status_ring[mac_id]
  8712. .hal_srng,
  8713. RXDMA_MONITOR_STATUS,
  8714. RX_BUFFER_SIZE,
  8715. &htt_tlv_filter);
  8716. }
  8717. if (soc->reap_timer_init)
  8718. qdf_timer_stop(&soc->mon_reap_timer);
  8719. }
  8720. break;
  8721. case WDI_EVENT_LITE_T2H:
  8722. if (pdev->monitor_vdev) {
  8723. /* Nothing needs to be done if monitor mode is
  8724. * enabled
  8725. */
  8726. return 0;
  8727. }
  8728. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  8729. * passing value 0. Once these macros will define in htt
  8730. * header file will use proper macros
  8731. */
  8732. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  8733. int mac_for_pdev =
  8734. dp_get_mac_id_for_pdev(mac_id,
  8735. pdev->pdev_id);
  8736. pdev->pktlog_ppdu_stats = false;
  8737. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  8738. dp_h2t_cfg_stats_msg_send(pdev, 0,
  8739. mac_for_pdev);
  8740. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  8741. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  8742. mac_for_pdev);
  8743. } else if (pdev->enhanced_stats_en) {
  8744. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  8745. mac_for_pdev);
  8746. }
  8747. }
  8748. break;
  8749. default:
  8750. /* Nothing needs to be done for other pktlog types */
  8751. break;
  8752. }
  8753. }
  8754. return 0;
  8755. }
  8756. #endif
  8757. /**
  8758. * dp_bucket_index() - Return index from array
  8759. *
  8760. * @delay: delay measured
  8761. * @array: array used to index corresponding delay
  8762. *
  8763. * Return: index
  8764. */
  8765. static uint8_t dp_bucket_index(uint32_t delay, uint16_t *array)
  8766. {
  8767. uint8_t i = CDP_DELAY_BUCKET_0;
  8768. for (; i < CDP_DELAY_BUCKET_MAX; i++) {
  8769. if (delay >= array[i] && delay <= array[i + 1])
  8770. return i;
  8771. }
  8772. return (CDP_DELAY_BUCKET_MAX - 1);
  8773. }
  8774. /**
  8775. * dp_fill_delay_buckets() - Fill delay statistics bucket for each
  8776. * type of delay
  8777. *
  8778. * @pdev: pdev handle
  8779. * @delay: delay in ms
  8780. * @tid: tid value
  8781. * @mode: type of tx delay mode
  8782. * @ring_id: ring number
  8783. * Return: pointer to cdp_delay_stats structure
  8784. */
  8785. static struct cdp_delay_stats *
  8786. dp_fill_delay_buckets(struct dp_pdev *pdev, uint32_t delay,
  8787. uint8_t tid, uint8_t mode, uint8_t ring_id)
  8788. {
  8789. uint8_t delay_index = 0;
  8790. struct cdp_tid_tx_stats *tstats =
  8791. &pdev->stats.tid_stats.tid_tx_stats[ring_id][tid];
  8792. struct cdp_tid_rx_stats *rstats =
  8793. &pdev->stats.tid_stats.tid_rx_stats[ring_id][tid];
  8794. /*
  8795. * cdp_fw_to_hw_delay_range
  8796. * Fw to hw delay ranges in milliseconds
  8797. */
  8798. uint16_t cdp_fw_to_hw_delay[CDP_DELAY_BUCKET_MAX] = {
  8799. 0, 10, 20, 30, 40, 50, 60, 70, 80, 90, 100, 250, 500};
  8800. /*
  8801. * cdp_sw_enq_delay_range
  8802. * Software enqueue delay ranges in milliseconds
  8803. */
  8804. uint16_t cdp_sw_enq_delay[CDP_DELAY_BUCKET_MAX] = {
  8805. 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12};
  8806. /*
  8807. * cdp_intfrm_delay_range
  8808. * Interframe delay ranges in milliseconds
  8809. */
  8810. uint16_t cdp_intfrm_delay[CDP_DELAY_BUCKET_MAX] = {
  8811. 0, 5, 10, 15, 20, 25, 30, 35, 40, 45, 50, 55, 60};
  8812. /*
  8813. * Update delay stats in proper bucket
  8814. */
  8815. switch (mode) {
  8816. /* Software Enqueue delay ranges */
  8817. case CDP_DELAY_STATS_SW_ENQ:
  8818. delay_index = dp_bucket_index(delay, cdp_sw_enq_delay);
  8819. tstats->swq_delay.delay_bucket[delay_index]++;
  8820. return &tstats->swq_delay;
  8821. /* Tx Completion delay ranges */
  8822. case CDP_DELAY_STATS_FW_HW_TRANSMIT:
  8823. delay_index = dp_bucket_index(delay, cdp_fw_to_hw_delay);
  8824. tstats->hwtx_delay.delay_bucket[delay_index]++;
  8825. return &tstats->hwtx_delay;
  8826. /* Interframe tx delay ranges */
  8827. case CDP_DELAY_STATS_TX_INTERFRAME:
  8828. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  8829. tstats->intfrm_delay.delay_bucket[delay_index]++;
  8830. return &tstats->intfrm_delay;
  8831. /* Interframe rx delay ranges */
  8832. case CDP_DELAY_STATS_RX_INTERFRAME:
  8833. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  8834. rstats->intfrm_delay.delay_bucket[delay_index]++;
  8835. return &rstats->intfrm_delay;
  8836. /* Ring reap to indication to network stack */
  8837. case CDP_DELAY_STATS_REAP_STACK:
  8838. delay_index = dp_bucket_index(delay, cdp_intfrm_delay);
  8839. rstats->to_stack_delay.delay_bucket[delay_index]++;
  8840. return &rstats->to_stack_delay;
  8841. default:
  8842. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  8843. "%s Incorrect delay mode: %d", __func__, mode);
  8844. }
  8845. return NULL;
  8846. }
  8847. /**
  8848. * dp_update_delay_stats() - Update delay statistics in structure
  8849. * and fill min, max and avg delay
  8850. *
  8851. * @pdev: pdev handle
  8852. * @delay: delay in ms
  8853. * @tid: tid value
  8854. * @mode: type of tx delay mode
  8855. * @ring id: ring number
  8856. * Return: none
  8857. */
  8858. void dp_update_delay_stats(struct dp_pdev *pdev, uint32_t delay,
  8859. uint8_t tid, uint8_t mode, uint8_t ring_id)
  8860. {
  8861. struct cdp_delay_stats *dstats = NULL;
  8862. /*
  8863. * Delay ranges are different for different delay modes
  8864. * Get the correct index to update delay bucket
  8865. */
  8866. dstats = dp_fill_delay_buckets(pdev, delay, tid, mode, ring_id);
  8867. if (qdf_unlikely(!dstats))
  8868. return;
  8869. if (delay != 0) {
  8870. /*
  8871. * Compute minimum,average and maximum
  8872. * delay
  8873. */
  8874. if (delay < dstats->min_delay)
  8875. dstats->min_delay = delay;
  8876. if (delay > dstats->max_delay)
  8877. dstats->max_delay = delay;
  8878. /*
  8879. * Average over delay measured till now
  8880. */
  8881. if (!dstats->avg_delay)
  8882. dstats->avg_delay = delay;
  8883. else
  8884. dstats->avg_delay = ((delay + dstats->avg_delay) / 2);
  8885. }
  8886. }