dsi_drm.c 30 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2020, The Linux Foundation. All rights reserved.
  4. */
  5. #include <drm/drm_atomic_helper.h>
  6. #include <drm/drm_atomic.h>
  7. #include "msm_kms.h"
  8. #include "sde_connector.h"
  9. #include "dsi_drm.h"
  10. #include "sde_trace.h"
  11. #define to_dsi_bridge(x) container_of((x), struct dsi_bridge, base)
  12. #define to_dsi_state(x) container_of((x), struct dsi_connector_state, base)
  13. #define DEFAULT_PANEL_JITTER_NUMERATOR 2
  14. #define DEFAULT_PANEL_JITTER_DENOMINATOR 1
  15. #define DEFAULT_PANEL_JITTER_ARRAY_SIZE 2
  16. #define DEFAULT_PANEL_PREFILL_LINES 25
  17. static struct dsi_display_mode_priv_info default_priv_info = {
  18. .panel_jitter_numer = DEFAULT_PANEL_JITTER_NUMERATOR,
  19. .panel_jitter_denom = DEFAULT_PANEL_JITTER_DENOMINATOR,
  20. .panel_prefill_lines = DEFAULT_PANEL_PREFILL_LINES,
  21. .dsc_enabled = false,
  22. };
  23. static void convert_to_dsi_mode(const struct drm_display_mode *drm_mode,
  24. struct dsi_display_mode *dsi_mode)
  25. {
  26. memset(dsi_mode, 0, sizeof(*dsi_mode));
  27. dsi_mode->timing.h_active = drm_mode->hdisplay;
  28. dsi_mode->timing.h_back_porch = drm_mode->htotal - drm_mode->hsync_end;
  29. dsi_mode->timing.h_sync_width = drm_mode->htotal -
  30. (drm_mode->hsync_start + dsi_mode->timing.h_back_porch);
  31. dsi_mode->timing.h_front_porch = drm_mode->hsync_start -
  32. drm_mode->hdisplay;
  33. dsi_mode->timing.h_skew = drm_mode->hskew;
  34. dsi_mode->timing.v_active = drm_mode->vdisplay;
  35. dsi_mode->timing.v_back_porch = drm_mode->vtotal - drm_mode->vsync_end;
  36. dsi_mode->timing.v_sync_width = drm_mode->vtotal -
  37. (drm_mode->vsync_start + dsi_mode->timing.v_back_porch);
  38. dsi_mode->timing.v_front_porch = drm_mode->vsync_start -
  39. drm_mode->vdisplay;
  40. dsi_mode->timing.refresh_rate = drm_mode->vrefresh;
  41. dsi_mode->pixel_clk_khz = drm_mode->clock;
  42. dsi_mode->priv_info =
  43. (struct dsi_display_mode_priv_info *)drm_mode->private;
  44. if (dsi_mode->priv_info) {
  45. dsi_mode->timing.dsc_enabled = dsi_mode->priv_info->dsc_enabled;
  46. dsi_mode->timing.dsc = &dsi_mode->priv_info->dsc;
  47. }
  48. if (msm_is_mode_seamless(drm_mode))
  49. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_SEAMLESS;
  50. if (msm_is_mode_dynamic_fps(drm_mode))
  51. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_DFPS;
  52. if (msm_needs_vblank_pre_modeset(drm_mode))
  53. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_VBLANK_PRE_MODESET;
  54. if (msm_is_mode_seamless_dms(drm_mode))
  55. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_DMS;
  56. if (msm_is_mode_seamless_vrr(drm_mode))
  57. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_VRR;
  58. if (msm_is_mode_seamless_poms(drm_mode))
  59. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_POMS;
  60. if (msm_is_mode_seamless_dyn_clk(drm_mode))
  61. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_DYN_CLK;
  62. dsi_mode->timing.h_sync_polarity =
  63. !!(drm_mode->flags & DRM_MODE_FLAG_PHSYNC);
  64. dsi_mode->timing.v_sync_polarity =
  65. !!(drm_mode->flags & DRM_MODE_FLAG_PVSYNC);
  66. if (drm_mode->flags & DRM_MODE_FLAG_VID_MODE_PANEL)
  67. dsi_mode->panel_mode = DSI_OP_VIDEO_MODE;
  68. if (drm_mode->flags & DRM_MODE_FLAG_CMD_MODE_PANEL)
  69. dsi_mode->panel_mode = DSI_OP_CMD_MODE;
  70. }
  71. void dsi_convert_to_drm_mode(const struct dsi_display_mode *dsi_mode,
  72. struct drm_display_mode *drm_mode)
  73. {
  74. bool video_mode = (dsi_mode->panel_mode == DSI_OP_VIDEO_MODE);
  75. memset(drm_mode, 0, sizeof(*drm_mode));
  76. drm_mode->hdisplay = dsi_mode->timing.h_active;
  77. drm_mode->hsync_start = drm_mode->hdisplay +
  78. dsi_mode->timing.h_front_porch;
  79. drm_mode->hsync_end = drm_mode->hsync_start +
  80. dsi_mode->timing.h_sync_width;
  81. drm_mode->htotal = drm_mode->hsync_end + dsi_mode->timing.h_back_porch;
  82. drm_mode->hskew = dsi_mode->timing.h_skew;
  83. drm_mode->vdisplay = dsi_mode->timing.v_active;
  84. drm_mode->vsync_start = drm_mode->vdisplay +
  85. dsi_mode->timing.v_front_porch;
  86. drm_mode->vsync_end = drm_mode->vsync_start +
  87. dsi_mode->timing.v_sync_width;
  88. drm_mode->vtotal = drm_mode->vsync_end + dsi_mode->timing.v_back_porch;
  89. drm_mode->vrefresh = dsi_mode->timing.refresh_rate;
  90. drm_mode->clock = dsi_mode->pixel_clk_khz;
  91. drm_mode->private = (int *)dsi_mode->priv_info;
  92. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_SEAMLESS)
  93. drm_mode->flags |= DRM_MODE_FLAG_SEAMLESS;
  94. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_DFPS)
  95. drm_mode->private_flags |= MSM_MODE_FLAG_SEAMLESS_DYNAMIC_FPS;
  96. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_VBLANK_PRE_MODESET)
  97. drm_mode->private_flags |= MSM_MODE_FLAG_VBLANK_PRE_MODESET;
  98. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_DMS)
  99. drm_mode->private_flags |= MSM_MODE_FLAG_SEAMLESS_DMS;
  100. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_VRR)
  101. drm_mode->private_flags |= MSM_MODE_FLAG_SEAMLESS_VRR;
  102. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_POMS)
  103. drm_mode->private_flags |= MSM_MODE_FLAG_SEAMLESS_POMS;
  104. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_DYN_CLK)
  105. drm_mode->private_flags |= MSM_MODE_FLAG_SEAMLESS_DYN_CLK;
  106. if (dsi_mode->timing.h_sync_polarity)
  107. drm_mode->flags |= DRM_MODE_FLAG_PHSYNC;
  108. if (dsi_mode->timing.v_sync_polarity)
  109. drm_mode->flags |= DRM_MODE_FLAG_PVSYNC;
  110. if (dsi_mode->panel_mode == DSI_OP_VIDEO_MODE)
  111. drm_mode->flags |= DRM_MODE_FLAG_VID_MODE_PANEL;
  112. if (dsi_mode->panel_mode == DSI_OP_CMD_MODE)
  113. drm_mode->flags |= DRM_MODE_FLAG_CMD_MODE_PANEL;
  114. /* set mode name */
  115. snprintf(drm_mode->name, DRM_DISPLAY_MODE_LEN, "%dx%dx%dx%d%s",
  116. drm_mode->hdisplay, drm_mode->vdisplay,
  117. drm_mode->vrefresh, drm_mode->clock,
  118. video_mode ? "vid" : "cmd");
  119. }
  120. static int dsi_bridge_attach(struct drm_bridge *bridge)
  121. {
  122. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  123. if (!bridge) {
  124. DSI_ERR("Invalid params\n");
  125. return -EINVAL;
  126. }
  127. DSI_DEBUG("[%d] attached\n", c_bridge->id);
  128. return 0;
  129. }
  130. static void dsi_bridge_pre_enable(struct drm_bridge *bridge)
  131. {
  132. int rc = 0;
  133. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  134. if (!bridge) {
  135. DSI_ERR("Invalid params\n");
  136. return;
  137. }
  138. if (!c_bridge || !c_bridge->display || !c_bridge->display->panel) {
  139. DSI_ERR("Incorrect bridge details\n");
  140. return;
  141. }
  142. atomic_set(&c_bridge->display->panel->esd_recovery_pending, 0);
  143. /* By this point mode should have been validated through mode_fixup */
  144. rc = dsi_display_set_mode(c_bridge->display,
  145. &(c_bridge->dsi_mode), 0x0);
  146. if (rc) {
  147. DSI_ERR("[%d] failed to perform a mode set, rc=%d\n",
  148. c_bridge->id, rc);
  149. return;
  150. }
  151. if (c_bridge->dsi_mode.dsi_mode_flags &
  152. (DSI_MODE_FLAG_SEAMLESS | DSI_MODE_FLAG_VRR |
  153. DSI_MODE_FLAG_DYN_CLK)) {
  154. DSI_DEBUG("[%d] seamless pre-enable\n", c_bridge->id);
  155. return;
  156. }
  157. SDE_ATRACE_BEGIN("dsi_display_prepare");
  158. rc = dsi_display_prepare(c_bridge->display);
  159. if (rc) {
  160. DSI_ERR("[%d] DSI display prepare failed, rc=%d\n",
  161. c_bridge->id, rc);
  162. SDE_ATRACE_END("dsi_display_prepare");
  163. return;
  164. }
  165. SDE_ATRACE_END("dsi_display_prepare");
  166. SDE_ATRACE_BEGIN("dsi_display_enable");
  167. rc = dsi_display_enable(c_bridge->display);
  168. if (rc) {
  169. DSI_ERR("[%d] DSI display enable failed, rc=%d\n",
  170. c_bridge->id, rc);
  171. (void)dsi_display_unprepare(c_bridge->display);
  172. }
  173. SDE_ATRACE_END("dsi_display_enable");
  174. rc = dsi_display_splash_res_cleanup(c_bridge->display);
  175. if (rc)
  176. DSI_ERR("Continuous splash pipeline cleanup failed, rc=%d\n",
  177. rc);
  178. }
  179. static void dsi_bridge_enable(struct drm_bridge *bridge)
  180. {
  181. int rc = 0;
  182. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  183. struct dsi_display *display;
  184. if (!bridge) {
  185. DSI_ERR("Invalid params\n");
  186. return;
  187. }
  188. if (c_bridge->dsi_mode.dsi_mode_flags &
  189. (DSI_MODE_FLAG_SEAMLESS | DSI_MODE_FLAG_VRR |
  190. DSI_MODE_FLAG_DYN_CLK)) {
  191. DSI_DEBUG("[%d] seamless enable\n", c_bridge->id);
  192. return;
  193. }
  194. display = c_bridge->display;
  195. rc = dsi_display_post_enable(display);
  196. if (rc)
  197. DSI_ERR("[%d] DSI display post enabled failed, rc=%d\n",
  198. c_bridge->id, rc);
  199. if (display && display->drm_conn) {
  200. sde_connector_helper_bridge_enable(display->drm_conn);
  201. if (c_bridge->dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_POMS)
  202. sde_connector_schedule_status_work(display->drm_conn,
  203. true);
  204. }
  205. }
  206. static void dsi_bridge_disable(struct drm_bridge *bridge)
  207. {
  208. int rc = 0;
  209. struct dsi_display *display;
  210. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  211. if (!bridge) {
  212. DSI_ERR("Invalid params\n");
  213. return;
  214. }
  215. display = c_bridge->display;
  216. if (display && display->drm_conn) {
  217. if (bridge->encoder->crtc->state->adjusted_mode.private_flags &
  218. MSM_MODE_FLAG_SEAMLESS_POMS) {
  219. display->poms_pending = true;
  220. /* Disable ESD thread, during panel mode switch */
  221. sde_connector_schedule_status_work(display->drm_conn,
  222. false);
  223. } else {
  224. display->poms_pending = false;
  225. sde_connector_helper_bridge_disable(display->drm_conn);
  226. }
  227. }
  228. rc = dsi_display_pre_disable(c_bridge->display);
  229. if (rc) {
  230. DSI_ERR("[%d] DSI display pre disable failed, rc=%d\n",
  231. c_bridge->id, rc);
  232. }
  233. }
  234. static void dsi_bridge_post_disable(struct drm_bridge *bridge)
  235. {
  236. int rc = 0;
  237. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  238. if (!bridge) {
  239. DSI_ERR("Invalid params\n");
  240. return;
  241. }
  242. SDE_ATRACE_BEGIN("dsi_bridge_post_disable");
  243. SDE_ATRACE_BEGIN("dsi_display_disable");
  244. rc = dsi_display_disable(c_bridge->display);
  245. if (rc) {
  246. DSI_ERR("[%d] DSI display disable failed, rc=%d\n",
  247. c_bridge->id, rc);
  248. SDE_ATRACE_END("dsi_display_disable");
  249. return;
  250. }
  251. SDE_ATRACE_END("dsi_display_disable");
  252. rc = dsi_display_unprepare(c_bridge->display);
  253. if (rc) {
  254. DSI_ERR("[%d] DSI display unprepare failed, rc=%d\n",
  255. c_bridge->id, rc);
  256. SDE_ATRACE_END("dsi_bridge_post_disable");
  257. return;
  258. }
  259. SDE_ATRACE_END("dsi_bridge_post_disable");
  260. }
  261. static void dsi_bridge_mode_set(struct drm_bridge *bridge,
  262. const struct drm_display_mode *mode,
  263. const struct drm_display_mode *adjusted_mode)
  264. {
  265. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  266. if (!bridge || !mode || !adjusted_mode) {
  267. DSI_ERR("Invalid params\n");
  268. return;
  269. }
  270. memset(&(c_bridge->dsi_mode), 0x0, sizeof(struct dsi_display_mode));
  271. convert_to_dsi_mode(adjusted_mode, &(c_bridge->dsi_mode));
  272. /* restore bit_clk_rate also for dynamic clk use cases */
  273. c_bridge->dsi_mode.timing.clk_rate_hz =
  274. dsi_drm_find_bit_clk_rate(c_bridge->display, adjusted_mode);
  275. DSI_DEBUG("clk_rate: %llu\n", c_bridge->dsi_mode.timing.clk_rate_hz);
  276. }
  277. static bool dsi_bridge_mode_fixup(struct drm_bridge *bridge,
  278. const struct drm_display_mode *mode,
  279. struct drm_display_mode *adjusted_mode)
  280. {
  281. int rc = 0;
  282. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  283. struct dsi_display *display;
  284. struct dsi_display_mode dsi_mode, cur_dsi_mode, *panel_dsi_mode;
  285. struct drm_crtc_state *crtc_state;
  286. crtc_state = container_of(mode, struct drm_crtc_state, mode);
  287. if (!bridge || !mode || !adjusted_mode) {
  288. DSI_ERR("Invalid params\n");
  289. return false;
  290. }
  291. display = c_bridge->display;
  292. if (!display) {
  293. DSI_ERR("Invalid params\n");
  294. return false;
  295. }
  296. /*
  297. * if no timing defined in panel, it must be external mode
  298. * and we'll use empty priv info to populate the mode
  299. */
  300. if (display->panel && !display->panel->num_timing_nodes) {
  301. *adjusted_mode = *mode;
  302. adjusted_mode->private = (int *)&default_priv_info;
  303. adjusted_mode->private_flags = 0;
  304. return true;
  305. }
  306. convert_to_dsi_mode(mode, &dsi_mode);
  307. /*
  308. * retrieve dsi mode from dsi driver's cache since not safe to take
  309. * the drm mode config mutex in all paths
  310. */
  311. rc = dsi_display_find_mode(display, &dsi_mode, &panel_dsi_mode);
  312. if (rc)
  313. return rc;
  314. /* propagate the private info to the adjusted_mode derived dsi mode */
  315. dsi_mode.priv_info = panel_dsi_mode->priv_info;
  316. dsi_mode.dsi_mode_flags = panel_dsi_mode->dsi_mode_flags;
  317. dsi_mode.timing.dsc_enabled = dsi_mode.priv_info->dsc_enabled;
  318. dsi_mode.timing.dsc = &dsi_mode.priv_info->dsc;
  319. rc = dsi_display_validate_mode(c_bridge->display, &dsi_mode,
  320. DSI_VALIDATE_FLAG_ALLOW_ADJUST);
  321. if (rc) {
  322. DSI_ERR("[%d] mode is not valid, rc=%d\n", c_bridge->id, rc);
  323. return false;
  324. }
  325. if (bridge->encoder && bridge->encoder->crtc &&
  326. crtc_state->crtc) {
  327. const struct drm_display_mode *cur_mode =
  328. &crtc_state->crtc->state->mode;
  329. convert_to_dsi_mode(cur_mode, &cur_dsi_mode);
  330. cur_dsi_mode.timing.dsc_enabled =
  331. dsi_mode.priv_info->dsc_enabled;
  332. cur_dsi_mode.timing.dsc = &dsi_mode.priv_info->dsc;
  333. rc = dsi_display_validate_mode_change(c_bridge->display,
  334. &cur_dsi_mode, &dsi_mode);
  335. if (rc) {
  336. DSI_ERR("[%s] seamless mode mismatch failure rc=%d\n",
  337. c_bridge->display->name, rc);
  338. return false;
  339. }
  340. /* No panel mode switch when drm pipeline is changing */
  341. if ((dsi_mode.panel_mode != cur_dsi_mode.panel_mode) &&
  342. (!(dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_VRR)) &&
  343. (crtc_state->enable ==
  344. crtc_state->crtc->state->enable))
  345. dsi_mode.dsi_mode_flags |= DSI_MODE_FLAG_POMS;
  346. /* No DMS/VRR when drm pipeline is changing */
  347. if (!drm_mode_equal(cur_mode, adjusted_mode) &&
  348. (!(dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_VRR)) &&
  349. (!(dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_POMS)) &&
  350. (!(dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_DYN_CLK)) &&
  351. (!crtc_state->active_changed ||
  352. display->is_cont_splash_enabled))
  353. dsi_mode.dsi_mode_flags |= DSI_MODE_FLAG_DMS;
  354. }
  355. /* Reject seamless transition when active changed */
  356. if (crtc_state->active_changed &&
  357. ((dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_VRR) ||
  358. (dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_DYN_CLK))) {
  359. DSI_ERR("seamless upon active changed 0x%x %d\n",
  360. dsi_mode.dsi_mode_flags, crtc_state->active_changed);
  361. return false;
  362. }
  363. /* convert back to drm mode, propagating the private info & flags */
  364. dsi_convert_to_drm_mode(&dsi_mode, adjusted_mode);
  365. return true;
  366. }
  367. u64 dsi_drm_find_bit_clk_rate(void *display,
  368. const struct drm_display_mode *drm_mode)
  369. {
  370. int i = 0, count = 0;
  371. struct dsi_display *dsi_display = display;
  372. struct dsi_display_mode *dsi_mode;
  373. u64 bit_clk_rate = 0;
  374. if (!dsi_display || !drm_mode)
  375. return 0;
  376. dsi_display_get_mode_count(dsi_display, &count);
  377. for (i = 0; i < count; i++) {
  378. dsi_mode = &dsi_display->modes[i];
  379. if ((dsi_mode->timing.v_active == drm_mode->vdisplay) &&
  380. (dsi_mode->timing.h_active == drm_mode->hdisplay) &&
  381. (dsi_mode->pixel_clk_khz == drm_mode->clock) &&
  382. (dsi_mode->timing.refresh_rate == drm_mode->vrefresh)) {
  383. bit_clk_rate = dsi_mode->timing.clk_rate_hz;
  384. break;
  385. }
  386. }
  387. return bit_clk_rate;
  388. }
  389. int dsi_conn_get_mode_info(struct drm_connector *connector,
  390. const struct drm_display_mode *drm_mode,
  391. struct msm_mode_info *mode_info,
  392. void *display, const struct msm_resource_caps_info *avail_res)
  393. {
  394. struct dsi_display_mode dsi_mode;
  395. struct dsi_mode_info *timing;
  396. int chroma_format;
  397. int src_bpp, tar_bpp;
  398. if (!drm_mode || !mode_info)
  399. return -EINVAL;
  400. convert_to_dsi_mode(drm_mode, &dsi_mode);
  401. if (!dsi_mode.priv_info)
  402. return -EINVAL;
  403. memset(mode_info, 0, sizeof(*mode_info));
  404. timing = &dsi_mode.timing;
  405. mode_info->frame_rate = dsi_mode.timing.refresh_rate;
  406. mode_info->vtotal = DSI_V_TOTAL(timing);
  407. mode_info->prefill_lines = dsi_mode.priv_info->panel_prefill_lines;
  408. mode_info->jitter_numer = dsi_mode.priv_info->panel_jitter_numer;
  409. mode_info->jitter_denom = dsi_mode.priv_info->panel_jitter_denom;
  410. mode_info->clk_rate = dsi_drm_find_bit_clk_rate(display, drm_mode);
  411. mode_info->mdp_transfer_time_us =
  412. dsi_mode.priv_info->mdp_transfer_time_us;
  413. memcpy(&mode_info->topology, &dsi_mode.priv_info->topology,
  414. sizeof(struct msm_display_topology));
  415. mode_info->comp_info.comp_type = MSM_DISPLAY_COMPRESSION_NONE;
  416. if (dsi_mode.priv_info->dsc_enabled) {
  417. chroma_format = dsi_mode.priv_info->dsc.chroma_format;
  418. mode_info->comp_info.comp_type = MSM_DISPLAY_COMPRESSION_DSC;
  419. memcpy(&mode_info->comp_info.dsc_info, &dsi_mode.priv_info->dsc,
  420. sizeof(dsi_mode.priv_info->dsc));
  421. tar_bpp = dsi_mode.priv_info->dsc.config.bits_per_pixel >> 4;
  422. src_bpp = msm_get_src_bpc(chroma_format,
  423. dsi_mode.priv_info->dsc.config.bits_per_component);
  424. mode_info->comp_info.comp_ratio = mult_frac(1, src_bpp,
  425. tar_bpp);
  426. } else if (dsi_mode.priv_info->vdc_enabled) {
  427. chroma_format = dsi_mode.priv_info->vdc.chroma_format;
  428. mode_info->comp_info.comp_type = MSM_DISPLAY_COMPRESSION_VDC;
  429. memcpy(&mode_info->comp_info.vdc_info, &dsi_mode.priv_info->vdc,
  430. sizeof(dsi_mode.priv_info->vdc));
  431. tar_bpp = dsi_mode.priv_info->vdc.bits_per_pixel >> 4;
  432. src_bpp = msm_get_src_bpc(chroma_format,
  433. dsi_mode.priv_info->vdc.bits_per_component);
  434. mode_info->comp_info.comp_ratio = mult_frac(1, src_bpp,
  435. tar_bpp);
  436. }
  437. if (dsi_mode.priv_info->roi_caps.enabled) {
  438. memcpy(&mode_info->roi_caps, &dsi_mode.priv_info->roi_caps,
  439. sizeof(dsi_mode.priv_info->roi_caps));
  440. }
  441. return 0;
  442. }
  443. static const struct drm_bridge_funcs dsi_bridge_ops = {
  444. .attach = dsi_bridge_attach,
  445. .mode_fixup = dsi_bridge_mode_fixup,
  446. .pre_enable = dsi_bridge_pre_enable,
  447. .enable = dsi_bridge_enable,
  448. .disable = dsi_bridge_disable,
  449. .post_disable = dsi_bridge_post_disable,
  450. .mode_set = dsi_bridge_mode_set,
  451. };
  452. int dsi_conn_set_info_blob(struct drm_connector *connector,
  453. void *info, void *display, struct msm_mode_info *mode_info)
  454. {
  455. struct dsi_display *dsi_display = display;
  456. struct dsi_panel *panel;
  457. enum dsi_pixel_format fmt;
  458. u32 bpp;
  459. if (!info || !dsi_display)
  460. return -EINVAL;
  461. dsi_display->drm_conn = connector;
  462. sde_kms_info_add_keystr(info,
  463. "display type", dsi_display->display_type);
  464. switch (dsi_display->type) {
  465. case DSI_DISPLAY_SINGLE:
  466. sde_kms_info_add_keystr(info, "display config",
  467. "single display");
  468. break;
  469. case DSI_DISPLAY_EXT_BRIDGE:
  470. sde_kms_info_add_keystr(info, "display config", "ext bridge");
  471. break;
  472. case DSI_DISPLAY_SPLIT:
  473. sde_kms_info_add_keystr(info, "display config",
  474. "split display");
  475. break;
  476. case DSI_DISPLAY_SPLIT_EXT_BRIDGE:
  477. sde_kms_info_add_keystr(info, "display config",
  478. "split ext bridge");
  479. break;
  480. default:
  481. DSI_DEBUG("invalid display type:%d\n", dsi_display->type);
  482. break;
  483. }
  484. if (!dsi_display->panel) {
  485. DSI_DEBUG("invalid panel data\n");
  486. goto end;
  487. }
  488. panel = dsi_display->panel;
  489. sde_kms_info_add_keystr(info, "panel name", panel->name);
  490. switch (panel->panel_mode) {
  491. case DSI_OP_VIDEO_MODE:
  492. sde_kms_info_add_keystr(info, "panel mode", "video");
  493. sde_kms_info_add_keystr(info, "qsync support",
  494. panel->qsync_min_fps ? "true" : "false");
  495. break;
  496. case DSI_OP_CMD_MODE:
  497. sde_kms_info_add_keystr(info, "panel mode", "command");
  498. sde_kms_info_add_keyint(info, "mdp_transfer_time_us",
  499. mode_info->mdp_transfer_time_us);
  500. sde_kms_info_add_keystr(info, "qsync support",
  501. panel->qsync_min_fps ? "true" : "false");
  502. break;
  503. default:
  504. DSI_DEBUG("invalid panel type:%d\n", panel->panel_mode);
  505. break;
  506. }
  507. sde_kms_info_add_keystr(info, "dfps support",
  508. panel->dfps_caps.dfps_support ? "true" : "false");
  509. if (panel->dfps_caps.dfps_support) {
  510. sde_kms_info_add_keyint(info, "min_fps",
  511. panel->dfps_caps.min_refresh_rate);
  512. sde_kms_info_add_keyint(info, "max_fps",
  513. panel->dfps_caps.max_refresh_rate);
  514. }
  515. sde_kms_info_add_keystr(info, "dyn bitclk support",
  516. panel->dyn_clk_caps.dyn_clk_support ? "true" : "false");
  517. switch (panel->phy_props.rotation) {
  518. case DSI_PANEL_ROTATE_NONE:
  519. sde_kms_info_add_keystr(info, "panel orientation", "none");
  520. break;
  521. case DSI_PANEL_ROTATE_H_FLIP:
  522. sde_kms_info_add_keystr(info, "panel orientation", "horz flip");
  523. break;
  524. case DSI_PANEL_ROTATE_V_FLIP:
  525. sde_kms_info_add_keystr(info, "panel orientation", "vert flip");
  526. break;
  527. case DSI_PANEL_ROTATE_HV_FLIP:
  528. sde_kms_info_add_keystr(info, "panel orientation",
  529. "horz & vert flip");
  530. break;
  531. default:
  532. DSI_DEBUG("invalid panel rotation:%d\n",
  533. panel->phy_props.rotation);
  534. break;
  535. }
  536. switch (panel->bl_config.type) {
  537. case DSI_BACKLIGHT_PWM:
  538. sde_kms_info_add_keystr(info, "backlight type", "pwm");
  539. break;
  540. case DSI_BACKLIGHT_WLED:
  541. sde_kms_info_add_keystr(info, "backlight type", "wled");
  542. break;
  543. case DSI_BACKLIGHT_DCS:
  544. sde_kms_info_add_keystr(info, "backlight type", "dcs");
  545. break;
  546. default:
  547. DSI_DEBUG("invalid panel backlight type:%d\n",
  548. panel->bl_config.type);
  549. break;
  550. }
  551. if (mode_info && mode_info->roi_caps.enabled) {
  552. sde_kms_info_add_keyint(info, "partial_update_num_roi",
  553. mode_info->roi_caps.num_roi);
  554. sde_kms_info_add_keyint(info, "partial_update_xstart",
  555. mode_info->roi_caps.align.xstart_pix_align);
  556. sde_kms_info_add_keyint(info, "partial_update_walign",
  557. mode_info->roi_caps.align.width_pix_align);
  558. sde_kms_info_add_keyint(info, "partial_update_wmin",
  559. mode_info->roi_caps.align.min_width);
  560. sde_kms_info_add_keyint(info, "partial_update_ystart",
  561. mode_info->roi_caps.align.ystart_pix_align);
  562. sde_kms_info_add_keyint(info, "partial_update_halign",
  563. mode_info->roi_caps.align.height_pix_align);
  564. sde_kms_info_add_keyint(info, "partial_update_hmin",
  565. mode_info->roi_caps.align.min_height);
  566. sde_kms_info_add_keyint(info, "partial_update_roimerge",
  567. mode_info->roi_caps.merge_rois);
  568. }
  569. fmt = dsi_display->config.common_config.dst_format;
  570. bpp = dsi_ctrl_pixel_format_to_bpp(fmt);
  571. sde_kms_info_add_keyint(info, "bit_depth", bpp);
  572. end:
  573. return 0;
  574. }
  575. enum drm_connector_status dsi_conn_detect(struct drm_connector *conn,
  576. bool force,
  577. void *display)
  578. {
  579. enum drm_connector_status status = connector_status_unknown;
  580. struct msm_display_info info;
  581. int rc;
  582. if (!conn || !display)
  583. return status;
  584. /* get display dsi_info */
  585. memset(&info, 0x0, sizeof(info));
  586. rc = dsi_display_get_info(conn, &info, display);
  587. if (rc) {
  588. DSI_ERR("failed to get display info, rc=%d\n", rc);
  589. return connector_status_disconnected;
  590. }
  591. if (info.capabilities & MSM_DISPLAY_CAP_HOT_PLUG)
  592. status = (info.is_connected ? connector_status_connected :
  593. connector_status_disconnected);
  594. else
  595. status = connector_status_connected;
  596. conn->display_info.width_mm = info.width_mm;
  597. conn->display_info.height_mm = info.height_mm;
  598. return status;
  599. }
  600. void dsi_connector_put_modes(struct drm_connector *connector,
  601. void *display)
  602. {
  603. struct drm_display_mode *drm_mode;
  604. struct dsi_display_mode dsi_mode;
  605. struct dsi_display *dsi_display;
  606. if (!connector || !display)
  607. return;
  608. list_for_each_entry(drm_mode, &connector->modes, head) {
  609. convert_to_dsi_mode(drm_mode, &dsi_mode);
  610. dsi_display_put_mode(display, &dsi_mode);
  611. }
  612. /* free the display structure modes also */
  613. dsi_display = display;
  614. kfree(dsi_display->modes);
  615. dsi_display->modes = NULL;
  616. }
  617. static int dsi_drm_update_edid_name(struct edid *edid, const char *name)
  618. {
  619. u8 *dtd = (u8 *)&edid->detailed_timings[3];
  620. u8 standard_header[] = {0x00, 0x00, 0x00, 0xFE, 0x00};
  621. u32 dtd_size = 18;
  622. u32 header_size = sizeof(standard_header);
  623. if (!name)
  624. return -EINVAL;
  625. /* Fill standard header */
  626. memcpy(dtd, standard_header, header_size);
  627. dtd_size -= header_size;
  628. dtd_size = min_t(u32, dtd_size, strlen(name));
  629. memcpy(dtd + header_size, name, dtd_size);
  630. return 0;
  631. }
  632. static void dsi_drm_update_dtd(struct edid *edid,
  633. struct dsi_display_mode *modes, u32 modes_count)
  634. {
  635. u32 i;
  636. u32 count = min_t(u32, modes_count, 3);
  637. for (i = 0; i < count; i++) {
  638. struct detailed_timing *dtd = &edid->detailed_timings[i];
  639. struct dsi_display_mode *mode = &modes[i];
  640. struct dsi_mode_info *timing = &mode->timing;
  641. struct detailed_pixel_timing *pd = &dtd->data.pixel_data;
  642. u32 h_blank = timing->h_front_porch + timing->h_sync_width +
  643. timing->h_back_porch;
  644. u32 v_blank = timing->v_front_porch + timing->v_sync_width +
  645. timing->v_back_porch;
  646. u32 h_img = 0, v_img = 0;
  647. dtd->pixel_clock = mode->pixel_clk_khz / 10;
  648. pd->hactive_lo = timing->h_active & 0xFF;
  649. pd->hblank_lo = h_blank & 0xFF;
  650. pd->hactive_hblank_hi = ((h_blank >> 8) & 0xF) |
  651. ((timing->h_active >> 8) & 0xF) << 4;
  652. pd->vactive_lo = timing->v_active & 0xFF;
  653. pd->vblank_lo = v_blank & 0xFF;
  654. pd->vactive_vblank_hi = ((v_blank >> 8) & 0xF) |
  655. ((timing->v_active >> 8) & 0xF) << 4;
  656. pd->hsync_offset_lo = timing->h_front_porch & 0xFF;
  657. pd->hsync_pulse_width_lo = timing->h_sync_width & 0xFF;
  658. pd->vsync_offset_pulse_width_lo =
  659. ((timing->v_front_porch & 0xF) << 4) |
  660. (timing->v_sync_width & 0xF);
  661. pd->hsync_vsync_offset_pulse_width_hi =
  662. (((timing->h_front_porch >> 8) & 0x3) << 6) |
  663. (((timing->h_sync_width >> 8) & 0x3) << 4) |
  664. (((timing->v_front_porch >> 4) & 0x3) << 2) |
  665. (((timing->v_sync_width >> 4) & 0x3) << 0);
  666. pd->width_mm_lo = h_img & 0xFF;
  667. pd->height_mm_lo = v_img & 0xFF;
  668. pd->width_height_mm_hi = (((h_img >> 8) & 0xF) << 4) |
  669. ((v_img >> 8) & 0xF);
  670. pd->hborder = 0;
  671. pd->vborder = 0;
  672. pd->misc = 0;
  673. }
  674. }
  675. static void dsi_drm_update_checksum(struct edid *edid)
  676. {
  677. u8 *data = (u8 *)edid;
  678. u32 i, sum = 0;
  679. for (i = 0; i < EDID_LENGTH - 1; i++)
  680. sum += data[i];
  681. edid->checksum = 0x100 - (sum & 0xFF);
  682. }
  683. int dsi_connector_get_modes(struct drm_connector *connector, void *data,
  684. const struct msm_resource_caps_info *avail_res)
  685. {
  686. int rc, i;
  687. u32 count = 0, edid_size;
  688. struct dsi_display_mode *modes = NULL;
  689. struct drm_display_mode drm_mode;
  690. struct dsi_display *display = data;
  691. struct edid edid;
  692. u8 width_mm = connector->display_info.width_mm;
  693. u8 height_mm = connector->display_info.height_mm;
  694. const u8 edid_buf[EDID_LENGTH] = {
  695. 0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x44, 0x6D,
  696. 0x01, 0x00, 0x01, 0x00, 0x00, 0x00, 0x1B, 0x10, 0x01, 0x03,
  697. 0x80, 0x00, 0x00, 0x78, 0x0A, 0x0D, 0xC9, 0xA0, 0x57, 0x47,
  698. 0x98, 0x27, 0x12, 0x48, 0x4C, 0x00, 0x00, 0x00, 0x01, 0x01,
  699. 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01,
  700. 0x01, 0x01, 0x01, 0x01,
  701. };
  702. edid_size = min_t(u32, sizeof(edid), EDID_LENGTH);
  703. memcpy(&edid, edid_buf, edid_size);
  704. rc = dsi_display_get_mode_count(display, &count);
  705. if (rc) {
  706. DSI_ERR("failed to get num of modes, rc=%d\n", rc);
  707. goto end;
  708. }
  709. rc = dsi_display_get_modes(display, &modes);
  710. if (rc) {
  711. DSI_ERR("failed to get modes, rc=%d\n", rc);
  712. count = 0;
  713. goto end;
  714. }
  715. for (i = 0; i < count; i++) {
  716. struct drm_display_mode *m;
  717. memset(&drm_mode, 0x0, sizeof(drm_mode));
  718. dsi_convert_to_drm_mode(&modes[i], &drm_mode);
  719. m = drm_mode_duplicate(connector->dev, &drm_mode);
  720. if (!m) {
  721. DSI_ERR("failed to add mode %ux%u\n",
  722. drm_mode.hdisplay,
  723. drm_mode.vdisplay);
  724. count = -ENOMEM;
  725. goto end;
  726. }
  727. m->width_mm = connector->display_info.width_mm;
  728. m->height_mm = connector->display_info.height_mm;
  729. /* set the first mode in list as preferred */
  730. if (i == 0)
  731. m->type |= DRM_MODE_TYPE_PREFERRED;
  732. drm_mode_probed_add(connector, m);
  733. }
  734. rc = dsi_drm_update_edid_name(&edid, display->panel->name);
  735. if (rc) {
  736. count = 0;
  737. goto end;
  738. }
  739. edid.width_cm = (connector->display_info.width_mm) / 10;
  740. edid.height_cm = (connector->display_info.height_mm) / 10;
  741. dsi_drm_update_dtd(&edid, modes, count);
  742. dsi_drm_update_checksum(&edid);
  743. rc = drm_connector_update_edid_property(connector, &edid);
  744. if (rc)
  745. count = 0;
  746. /*
  747. * DRM EDID structure maintains panel physical dimensions in
  748. * centimeters, we will be losing the precision anything below cm.
  749. * Changing DRM framework will effect other clients at this
  750. * moment, overriding the values back to millimeter.
  751. */
  752. connector->display_info.width_mm = width_mm;
  753. connector->display_info.height_mm = height_mm;
  754. end:
  755. DSI_DEBUG("MODE COUNT =%d\n\n", count);
  756. return count;
  757. }
  758. enum drm_mode_status dsi_conn_mode_valid(struct drm_connector *connector,
  759. struct drm_display_mode *mode,
  760. void *display, const struct msm_resource_caps_info *avail_res)
  761. {
  762. struct dsi_display_mode dsi_mode;
  763. int rc;
  764. if (!connector || !mode) {
  765. DSI_ERR("Invalid params\n");
  766. return MODE_ERROR;
  767. }
  768. convert_to_dsi_mode(mode, &dsi_mode);
  769. rc = dsi_display_validate_mode(display, &dsi_mode,
  770. DSI_VALIDATE_FLAG_ALLOW_ADJUST);
  771. if (rc) {
  772. DSI_ERR("mode not supported, rc=%d\n", rc);
  773. return MODE_BAD;
  774. }
  775. return MODE_OK;
  776. }
  777. int dsi_conn_pre_kickoff(struct drm_connector *connector,
  778. void *display,
  779. struct msm_display_kickoff_params *params)
  780. {
  781. if (!connector || !display || !params) {
  782. DSI_ERR("Invalid params\n");
  783. return -EINVAL;
  784. }
  785. return dsi_display_pre_kickoff(connector, display, params);
  786. }
  787. int dsi_conn_prepare_commit(void *display,
  788. struct msm_display_conn_params *params)
  789. {
  790. if (!display || !params) {
  791. pr_err("Invalid params\n");
  792. return -EINVAL;
  793. }
  794. return dsi_display_pre_commit(display, params);
  795. }
  796. void dsi_conn_enable_event(struct drm_connector *connector,
  797. uint32_t event_idx, bool enable, void *display)
  798. {
  799. struct dsi_event_cb_info event_info;
  800. memset(&event_info, 0, sizeof(event_info));
  801. event_info.event_cb = sde_connector_trigger_event;
  802. event_info.event_usr_ptr = connector;
  803. dsi_display_enable_event(connector, display,
  804. event_idx, &event_info, enable);
  805. }
  806. int dsi_conn_post_kickoff(struct drm_connector *connector,
  807. struct msm_display_conn_params *params)
  808. {
  809. struct drm_encoder *encoder;
  810. struct dsi_bridge *c_bridge;
  811. struct dsi_display_mode adj_mode;
  812. struct dsi_display *display;
  813. struct dsi_display_ctrl *m_ctrl, *ctrl;
  814. int i, rc = 0;
  815. bool enable;
  816. if (!connector || !connector->state) {
  817. DSI_ERR("invalid connector or connector state\n");
  818. return -EINVAL;
  819. }
  820. encoder = connector->state->best_encoder;
  821. if (!encoder) {
  822. DSI_DEBUG("best encoder is not available\n");
  823. return 0;
  824. }
  825. c_bridge = to_dsi_bridge(encoder->bridge);
  826. adj_mode = c_bridge->dsi_mode;
  827. display = c_bridge->display;
  828. if (adj_mode.dsi_mode_flags & DSI_MODE_FLAG_VRR) {
  829. m_ctrl = &display->ctrl[display->clk_master_idx];
  830. rc = dsi_ctrl_timing_db_update(m_ctrl->ctrl, false);
  831. if (rc) {
  832. DSI_ERR("[%s] failed to dfps update rc=%d\n",
  833. display->name, rc);
  834. return -EINVAL;
  835. }
  836. /* Update the rest of the controllers */
  837. display_for_each_ctrl(i, display) {
  838. ctrl = &display->ctrl[i];
  839. if (!ctrl->ctrl || (ctrl == m_ctrl))
  840. continue;
  841. rc = dsi_ctrl_timing_db_update(ctrl->ctrl, false);
  842. if (rc) {
  843. DSI_ERR("[%s] failed to dfps update rc=%d\n",
  844. display->name, rc);
  845. return -EINVAL;
  846. }
  847. }
  848. c_bridge->dsi_mode.dsi_mode_flags &= ~DSI_MODE_FLAG_VRR;
  849. }
  850. /* ensure dynamic clk switch flag is reset */
  851. c_bridge->dsi_mode.dsi_mode_flags &= ~DSI_MODE_FLAG_DYN_CLK;
  852. if (params->qsync_update) {
  853. enable = (params->qsync_mode > 0) ? true : false;
  854. display_for_each_ctrl(i, display)
  855. dsi_ctrl_setup_avr(display->ctrl[i].ctrl, enable);
  856. }
  857. return 0;
  858. }
  859. struct dsi_bridge *dsi_drm_bridge_init(struct dsi_display *display,
  860. struct drm_device *dev,
  861. struct drm_encoder *encoder)
  862. {
  863. int rc = 0;
  864. struct dsi_bridge *bridge;
  865. bridge = kzalloc(sizeof(*bridge), GFP_KERNEL);
  866. if (!bridge) {
  867. rc = -ENOMEM;
  868. goto error;
  869. }
  870. bridge->display = display;
  871. bridge->base.funcs = &dsi_bridge_ops;
  872. bridge->base.encoder = encoder;
  873. rc = drm_bridge_attach(encoder, &bridge->base, NULL);
  874. if (rc) {
  875. DSI_ERR("failed to attach bridge, rc=%d\n", rc);
  876. goto error_free_bridge;
  877. }
  878. encoder->bridge = &bridge->base;
  879. return bridge;
  880. error_free_bridge:
  881. kfree(bridge);
  882. error:
  883. return ERR_PTR(rc);
  884. }
  885. void dsi_drm_bridge_cleanup(struct dsi_bridge *bridge)
  886. {
  887. if (bridge && bridge->base.encoder)
  888. bridge->base.encoder->bridge = NULL;
  889. kfree(bridge);
  890. }