wcd937x.c 103 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2018-2021, The Linux Foundation. All rights reserved.
  4. * Copyright (c) 2022-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  5. */
  6. #include <linux/module.h>
  7. #include <linux/slab.h>
  8. #include <linux/platform_device.h>
  9. #include <linux/device.h>
  10. #include <linux/delay.h>
  11. #include <linux/kernel.h>
  12. #include <linux/component.h>
  13. #include <linux/regmap.h>
  14. #include <linux/pm_runtime.h>
  15. #include <sound/soc.h>
  16. #include <sound/tlv.h>
  17. #include <soc/soundwire.h>
  18. #include <sound/soc.h>
  19. #include <sound/soc-dapm.h>
  20. #include <asoc/wcdcal-hwdep.h>
  21. #include <asoc/msm-cdc-pinctrl.h>
  22. #include <bindings/audio-codec-port-types.h>
  23. #include <asoc/msm-cdc-supply.h>
  24. #include "wcd937x-registers.h"
  25. #include "wcd937x.h"
  26. #include "internal.h"
  27. #include "asoc/bolero-slave-internal.h"
  28. #include <linux/qti-regmap-debugfs.h>
  29. #define WCD9370_VARIANT 0
  30. #define WCD9375_VARIANT 5
  31. #define WCD937X_VARIANT_ENTRY_SIZE 32
  32. #define NUM_SWRS_DT_PARAMS 5
  33. #define WCD937X_VERSION_1_0 1
  34. #define WCD937X_VERSION_ENTRY_SIZE 32
  35. #define EAR_RX_PATH_AUX 1
  36. #define NUM_ATTEMPTS 5
  37. #define WCD937X_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000 |\
  38. SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_48000 |\
  39. SNDRV_PCM_RATE_96000 | SNDRV_PCM_RATE_192000 |\
  40. SNDRV_PCM_RATE_384000)
  41. /* Fractional Rates */
  42. #define WCD937X_FRAC_RATES (SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_88200 |\
  43. SNDRV_PCM_RATE_176400 | SNDRV_PCM_RATE_352800)
  44. #define WCD937X_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\
  45. SNDRV_PCM_FMTBIT_S24_LE |\
  46. SNDRV_PCM_FMTBIT_S24_3LE | SNDRV_PCM_FMTBIT_S32_LE)
  47. enum {
  48. CODEC_TX = 0,
  49. CODEC_RX,
  50. };
  51. enum {
  52. ALLOW_BUCK_DISABLE,
  53. HPH_COMP_DELAY,
  54. HPH_PA_DELAY,
  55. AMIC2_BCS_ENABLE,
  56. };
  57. static const DECLARE_TLV_DB_SCALE(line_gain, 0, 7, 1);
  58. static const DECLARE_TLV_DB_SCALE(analog_gain, 0, 25, 1);
  59. static int wcd937x_handle_post_irq(void *data);
  60. static int wcd937x_reset(struct device *dev);
  61. static int wcd937x_reset_low(struct device *dev);
  62. static const struct regmap_irq wcd937x_irqs[WCD937X_NUM_IRQS] = {
  63. REGMAP_IRQ_REG(WCD937X_IRQ_MBHC_BUTTON_PRESS_DET, 0, 0x01),
  64. REGMAP_IRQ_REG(WCD937X_IRQ_MBHC_BUTTON_RELEASE_DET, 0, 0x02),
  65. REGMAP_IRQ_REG(WCD937X_IRQ_MBHC_ELECT_INS_REM_DET, 0, 0x04),
  66. REGMAP_IRQ_REG(WCD937X_IRQ_MBHC_ELECT_INS_REM_LEG_DET, 0, 0x08),
  67. REGMAP_IRQ_REG(WCD937X_IRQ_MBHC_SW_DET, 0, 0x10),
  68. REGMAP_IRQ_REG(WCD937X_IRQ_HPHR_OCP_INT, 0, 0x20),
  69. REGMAP_IRQ_REG(WCD937X_IRQ_HPHR_CNP_INT, 0, 0x40),
  70. REGMAP_IRQ_REG(WCD937X_IRQ_HPHL_OCP_INT, 0, 0x80),
  71. REGMAP_IRQ_REG(WCD937X_IRQ_HPHL_CNP_INT, 1, 0x01),
  72. REGMAP_IRQ_REG(WCD937X_IRQ_EAR_CNP_INT, 1, 0x02),
  73. REGMAP_IRQ_REG(WCD937X_IRQ_EAR_SCD_INT, 1, 0x04),
  74. REGMAP_IRQ_REG(WCD937X_IRQ_AUX_CNP_INT, 1, 0x08),
  75. REGMAP_IRQ_REG(WCD937X_IRQ_AUX_SCD_INT, 1, 0x10),
  76. REGMAP_IRQ_REG(WCD937X_IRQ_HPHL_PDM_WD_INT, 1, 0x20),
  77. REGMAP_IRQ_REG(WCD937X_IRQ_HPHR_PDM_WD_INT, 1, 0x40),
  78. REGMAP_IRQ_REG(WCD937X_IRQ_AUX_PDM_WD_INT, 1, 0x80),
  79. REGMAP_IRQ_REG(WCD937X_IRQ_LDORT_SCD_INT, 2, 0x01),
  80. REGMAP_IRQ_REG(WCD937X_IRQ_MBHC_MOISTURE_INT, 2, 0x02),
  81. REGMAP_IRQ_REG(WCD937X_IRQ_HPHL_SURGE_DET_INT, 2, 0x04),
  82. REGMAP_IRQ_REG(WCD937X_IRQ_HPHR_SURGE_DET_INT, 2, 0x08),
  83. };
  84. static struct regmap_irq_chip wcd937x_regmap_irq_chip = {
  85. .name = "wcd937x",
  86. .irqs = wcd937x_irqs,
  87. .num_irqs = ARRAY_SIZE(wcd937x_irqs),
  88. .num_regs = 3,
  89. .status_base = WCD937X_DIGITAL_INTR_STATUS_0,
  90. .mask_base = WCD937X_DIGITAL_INTR_MASK_0,
  91. .ack_base = WCD937X_DIGITAL_INTR_CLEAR_0,
  92. .use_ack = 1,
  93. //#if IS_ENABLED(CONFIG_AUDIO_QGKI)
  94. .clear_ack = 1,
  95. //#endif
  96. .type_base = WCD937X_DIGITAL_INTR_LEVEL_0,
  97. .runtime_pm = false,
  98. .handle_post_irq = wcd937x_handle_post_irq,
  99. .irq_drv_data = NULL,
  100. };
  101. static struct snd_soc_dai_driver wcd937x_dai[] = {
  102. {
  103. .name = "wcd937x_cdc",
  104. .playback = {
  105. .stream_name = "WCD937X_AIF Playback",
  106. .rates = WCD937X_RATES | WCD937X_FRAC_RATES,
  107. .formats = WCD937X_FORMATS,
  108. .rate_max = 384000,
  109. .rate_min = 8000,
  110. .channels_min = 1,
  111. .channels_max = 4,
  112. },
  113. .capture = {
  114. .stream_name = "WCD937X_AIF Capture",
  115. .rates = WCD937X_RATES,
  116. .formats = WCD937X_FORMATS,
  117. .rate_max = 192000,
  118. .rate_min = 8000,
  119. .channels_min = 1,
  120. .channels_max = 4,
  121. },
  122. },
  123. };
  124. static int wcd937x_handle_post_irq(void *data)
  125. {
  126. struct wcd937x_priv *wcd937x = data;
  127. u32 status1 = 0, status2 = 0, status3 = 0;
  128. regmap_read(wcd937x->regmap, WCD937X_DIGITAL_INTR_STATUS_0, &status1);
  129. regmap_read(wcd937x->regmap, WCD937X_DIGITAL_INTR_STATUS_1, &status2);
  130. regmap_read(wcd937x->regmap, WCD937X_DIGITAL_INTR_STATUS_2, &status3);
  131. wcd937x->tx_swr_dev->slave_irq_pending =
  132. ((status1 || status2 || status3) ? true : false);
  133. return IRQ_HANDLED;
  134. }
  135. static int wcd937x_init_reg(struct snd_soc_component *component)
  136. {
  137. u32 val = 0;
  138. val = snd_soc_component_read(component, WCD937X_DIGITAL_EFUSE_REG_29)
  139. & 0x0F;
  140. if (snd_soc_component_read(component, WCD937X_DIGITAL_EFUSE_REG_16)
  141. == 0x02 || snd_soc_component_read(component,
  142. WCD937X_DIGITAL_EFUSE_REG_17) > 0x09) {
  143. snd_soc_component_update_bits(component, WCD937X_SLEEP_CTL,
  144. 0x0E, val);
  145. } else {
  146. snd_soc_component_update_bits(component, WCD937X_SLEEP_CTL,
  147. 0x0E, 0x0E);
  148. }
  149. snd_soc_component_update_bits(component, WCD937X_SLEEP_CTL,
  150. 0x80, 0x80);
  151. usleep_range(1000, 1010);
  152. snd_soc_component_update_bits(component, WCD937X_SLEEP_CTL,
  153. 0x40, 0x40);
  154. usleep_range(1000, 1010);
  155. snd_soc_component_update_bits(component, WCD937X_LDORXTX_CONFIG,
  156. 0x10, 0x00);
  157. snd_soc_component_update_bits(component, WCD937X_BIAS_VBG_FINE_ADJ,
  158. 0xF0, 0x80);
  159. snd_soc_component_update_bits(component, WCD937X_ANA_BIAS,
  160. 0x80, 0x80);
  161. snd_soc_component_update_bits(component, WCD937X_ANA_BIAS,
  162. 0x40, 0x40);
  163. usleep_range(10000, 10010);
  164. snd_soc_component_update_bits(component, WCD937X_ANA_BIAS,
  165. 0x40, 0x00);
  166. snd_soc_component_update_bits(component,
  167. WCD937X_HPH_SURGE_HPHLR_SURGE_EN,
  168. 0xFF, 0xD9);
  169. snd_soc_component_update_bits(component, WCD937X_MICB1_TEST_CTL_1,
  170. 0xFF, 0xFA);
  171. snd_soc_component_update_bits(component, WCD937X_MICB2_TEST_CTL_1,
  172. 0xFF, 0xFA);
  173. snd_soc_component_update_bits(component, WCD937X_MICB3_TEST_CTL_1,
  174. 0xFF, 0xFA);
  175. snd_soc_component_update_bits(component, WCD937X_MICB1_TEST_CTL_2,
  176. 0x38, 0x00);
  177. snd_soc_component_update_bits(component, WCD937X_MICB2_TEST_CTL_2,
  178. 0x38, 0x00);
  179. snd_soc_component_update_bits(component, WCD937X_MICB3_TEST_CTL_2,
  180. 0x38, 0x00);
  181. /* Set Bandgap Fine Adjustment to +5mV for Tanggu SMIC part */
  182. if (snd_soc_component_read(component, WCD937X_DIGITAL_EFUSE_REG_16)
  183. == 0x01) {
  184. snd_soc_component_update_bits(component,
  185. WCD937X_BIAS_VBG_FINE_ADJ, 0xF0, 0xB0);
  186. } else if (snd_soc_component_read(component,
  187. WCD937X_DIGITAL_EFUSE_REG_16) == 0x02) {
  188. snd_soc_component_update_bits(component,
  189. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L, 0x1F, 0x04);
  190. snd_soc_component_update_bits(component,
  191. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_R, 0x1F, 0x04);
  192. snd_soc_component_update_bits(component,
  193. WCD937X_BIAS_VBG_FINE_ADJ, 0xF0, 0xB0);
  194. snd_soc_component_update_bits(component,
  195. WCD937X_HPH_NEW_INT_RDAC_GAIN_CTL, 0xF0, 0x50);
  196. }
  197. return 0;
  198. }
  199. static int wcd937x_set_port_params(struct snd_soc_component *component,
  200. u8 slv_prt_type, u8 *port_id, u8 *num_ch,
  201. u8 *ch_mask, u32 *ch_rate,
  202. u8 *port_type, u8 path)
  203. {
  204. int i, j;
  205. u8 num_ports = 0;
  206. struct codec_port_info (*map)[MAX_PORT][MAX_CH_PER_PORT] = NULL;
  207. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  208. switch (path) {
  209. case CODEC_RX:
  210. map = &wcd937x->rx_port_mapping;
  211. num_ports = wcd937x->num_rx_ports;
  212. break;
  213. case CODEC_TX:
  214. map = &wcd937x->tx_port_mapping;
  215. num_ports = wcd937x->num_tx_ports;
  216. break;
  217. default:
  218. dev_err(component->dev, "%s Invalid path selected %u\n",
  219. __func__, path);
  220. return -EINVAL;
  221. }
  222. for (i = 0; i <= num_ports; i++) {
  223. for (j = 0; j < MAX_CH_PER_PORT; j++) {
  224. if ((*map)[i][j].slave_port_type == slv_prt_type)
  225. goto found;
  226. }
  227. }
  228. found:
  229. if (i > num_ports || j == MAX_CH_PER_PORT) {
  230. dev_err(component->dev, "%s Failed to find slave port for type %u\n",
  231. __func__, slv_prt_type);
  232. return -EINVAL;
  233. }
  234. *port_id = i;
  235. *num_ch = (*map)[i][j].num_ch;
  236. *ch_mask = (*map)[i][j].ch_mask;
  237. *ch_rate = (*map)[i][j].ch_rate;
  238. *port_type = (*map)[i][j].master_port_type;
  239. return 0;
  240. }
  241. /* qcom,swr-tx-port-params = <OFFSET1_VAL0 LANE1>, <OFFSET1_VAL5 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>,*UC0*
  242. <OFFSET1_VAL0 LANE1>, <OFFSET1_VAL2 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, *UC1*
  243. <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>; *UC2*
  244. <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>, <OFFSET1_VAL1 LANE0>; *UC3 */
  245. static int wcd937x_parse_port_params(struct device *dev,
  246. char *prop, u8 path)
  247. {
  248. u32 *dt_array, map_size, max_uc;
  249. int ret = 0;
  250. u32 cnt = 0;
  251. u32 i, j;
  252. struct swr_port_params (*map)[SWR_UC_MAX][SWR_NUM_PORTS];
  253. struct swr_dev_frame_config (*map_uc)[SWR_UC_MAX];
  254. struct wcd937x_priv *wcd937x = dev_get_drvdata(dev);
  255. switch (path) {
  256. case CODEC_TX:
  257. map = &wcd937x->tx_port_params;
  258. map_uc = &wcd937x->swr_tx_port_params;
  259. break;
  260. default:
  261. ret = -EINVAL;
  262. goto err_port_map;
  263. }
  264. if (!of_find_property(dev->of_node, prop,
  265. &map_size)) {
  266. dev_err(dev, "missing port mapping prop %s\n", prop);
  267. ret = -EINVAL;
  268. goto err_port_map;
  269. }
  270. max_uc = map_size / (SWR_NUM_PORTS * SWR_PORT_PARAMS * sizeof(u32));
  271. if (max_uc != SWR_UC_MAX) {
  272. dev_err(dev, "%s: port params not provided for all usecases\n",
  273. __func__);
  274. ret = -EINVAL;
  275. goto err_port_map;
  276. }
  277. dt_array = kzalloc(map_size, GFP_KERNEL);
  278. if (!dt_array) {
  279. ret = -ENOMEM;
  280. goto err_alloc;
  281. }
  282. ret = of_property_read_u32_array(dev->of_node, prop, dt_array,
  283. SWR_NUM_PORTS * SWR_PORT_PARAMS * max_uc);
  284. if (ret) {
  285. dev_err(dev, "%s: Failed to read port mapping from prop %s\n",
  286. __func__, prop);
  287. goto err_pdata_fail;
  288. }
  289. for (i = 0; i < max_uc; i++) {
  290. for (j = 0; j < SWR_NUM_PORTS; j++) {
  291. cnt = (i * SWR_NUM_PORTS + j) * SWR_PORT_PARAMS;
  292. (*map)[i][j].offset1 = dt_array[cnt];
  293. (*map)[i][j].lane_ctrl = dt_array[cnt + 1];
  294. }
  295. (*map_uc)[i].pp = &(*map)[i][0];
  296. }
  297. kfree(dt_array);
  298. return 0;
  299. err_pdata_fail:
  300. kfree(dt_array);
  301. err_alloc:
  302. err_port_map:
  303. return ret;
  304. }
  305. static int wcd937x_parse_port_mapping(struct device *dev,
  306. char *prop, u8 path)
  307. {
  308. u32 *dt_array, map_size, map_length;
  309. u32 port_num = 0, ch_mask, ch_rate, old_port_num = 0;
  310. u32 slave_port_type, master_port_type;
  311. u32 i, ch_iter = 0;
  312. int ret = 0;
  313. u8 *num_ports = NULL;
  314. struct codec_port_info (*map)[MAX_PORT][MAX_CH_PER_PORT] = NULL;
  315. struct wcd937x_priv *wcd937x = dev_get_drvdata(dev);
  316. switch (path) {
  317. case CODEC_RX:
  318. map = &wcd937x->rx_port_mapping;
  319. num_ports = &wcd937x->num_rx_ports;
  320. break;
  321. case CODEC_TX:
  322. map = &wcd937x->tx_port_mapping;
  323. num_ports = &wcd937x->num_tx_ports;
  324. break;
  325. default:
  326. dev_err(dev, "%s Invalid path selected %u\n",
  327. __func__, path);
  328. return -EINVAL;
  329. }
  330. if (!of_find_property(dev->of_node, prop,
  331. &map_size)) {
  332. dev_err(dev, "missing port mapping prop %s\n", prop);
  333. ret = -EINVAL;
  334. goto err;
  335. }
  336. map_length = map_size / (NUM_SWRS_DT_PARAMS * sizeof(u32));
  337. dt_array = kzalloc(map_size, GFP_KERNEL);
  338. if (!dt_array) {
  339. ret = -ENOMEM;
  340. goto err;
  341. }
  342. ret = of_property_read_u32_array(dev->of_node, prop, dt_array,
  343. NUM_SWRS_DT_PARAMS * map_length);
  344. if (ret) {
  345. dev_err(dev, "%s: Failed to read port mapping from prop %s\n",
  346. __func__, prop);
  347. ret = -EINVAL;
  348. goto err_pdata_fail;
  349. }
  350. for (i = 0; i < map_length; i++) {
  351. port_num = dt_array[NUM_SWRS_DT_PARAMS * i];
  352. slave_port_type = dt_array[NUM_SWRS_DT_PARAMS * i + 1];
  353. ch_mask = dt_array[NUM_SWRS_DT_PARAMS * i + 2];
  354. ch_rate = dt_array[NUM_SWRS_DT_PARAMS * i + 3];
  355. master_port_type = dt_array[NUM_SWRS_DT_PARAMS * i + 4];
  356. if (port_num != old_port_num)
  357. ch_iter = 0;
  358. (*map)[port_num][ch_iter].slave_port_type = slave_port_type;
  359. (*map)[port_num][ch_iter].ch_mask = ch_mask;
  360. (*map)[port_num][ch_iter].master_port_type = master_port_type;
  361. (*map)[port_num][ch_iter].num_ch = __sw_hweight8(ch_mask);
  362. (*map)[port_num][ch_iter++].ch_rate = ch_rate;
  363. old_port_num = port_num;
  364. }
  365. *num_ports = port_num;
  366. kfree(dt_array);
  367. return 0;
  368. err_pdata_fail:
  369. kfree(dt_array);
  370. err:
  371. return ret;
  372. }
  373. static int wcd937x_tx_connect_port(struct snd_soc_component *component,
  374. u8 slv_port_type, u8 enable)
  375. {
  376. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  377. u8 port_id;
  378. u8 num_ch;
  379. u8 ch_mask;
  380. u32 ch_rate;
  381. u8 ch_type = 0;
  382. int slave_ch_idx;
  383. u8 num_port = 1;
  384. int ret = 0;
  385. ret = wcd937x_set_port_params(component, slv_port_type, &port_id,
  386. &num_ch, &ch_mask, &ch_rate,
  387. &ch_type, CODEC_TX);
  388. if (ret)
  389. return ret;
  390. slave_ch_idx = wcd937x_slave_get_slave_ch_val(slv_port_type);
  391. if (slave_ch_idx != -EINVAL)
  392. ch_type = wcd937x->tx_master_ch_map[slave_ch_idx];
  393. dev_dbg(component->dev, "%s slv_ch_idx: %d, mstr_ch_type: %d\n",
  394. __func__, slave_ch_idx, ch_type);
  395. if (enable)
  396. ret = swr_connect_port(wcd937x->tx_swr_dev, &port_id,
  397. num_port, &ch_mask, &ch_rate,
  398. &num_ch, &ch_type);
  399. else
  400. ret = swr_disconnect_port(wcd937x->tx_swr_dev, &port_id,
  401. num_port, &ch_mask, &ch_type);
  402. return ret;
  403. }
  404. static int wcd937x_rx_connect_port(struct snd_soc_component *component,
  405. u8 slv_port_type, u8 enable)
  406. {
  407. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  408. u8 port_id;
  409. u8 num_ch;
  410. u8 ch_mask;
  411. u32 ch_rate;
  412. u8 port_type;
  413. u8 num_port = 1;
  414. int ret = 0;
  415. ret = wcd937x_set_port_params(component, slv_port_type, &port_id,
  416. &num_ch, &ch_mask, &ch_rate,
  417. &port_type, CODEC_RX);
  418. if (ret)
  419. return ret;
  420. if (enable)
  421. ret = swr_connect_port(wcd937x->rx_swr_dev, &port_id,
  422. num_port, &ch_mask, &ch_rate,
  423. &num_ch, &port_type);
  424. else
  425. ret = swr_disconnect_port(wcd937x->rx_swr_dev, &port_id,
  426. num_port, &ch_mask, &port_type);
  427. return ret;
  428. }
  429. static int wcd937x_rx_clk_enable(struct snd_soc_component *component)
  430. {
  431. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  432. if (wcd937x->rx_clk_cnt == 0) {
  433. snd_soc_component_update_bits(component,
  434. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x08, 0x08);
  435. snd_soc_component_update_bits(component,
  436. WCD937X_DIGITAL_CDC_ANA_CLK_CTL, 0x01, 0x01);
  437. snd_soc_component_update_bits(component,
  438. WCD937X_ANA_RX_SUPPLIES, 0x01, 0x01);
  439. snd_soc_component_update_bits(component,
  440. WCD937X_DIGITAL_CDC_RX0_CTL, 0x40, 0x00);
  441. snd_soc_component_update_bits(component,
  442. WCD937X_DIGITAL_CDC_RX1_CTL, 0x40, 0x00);
  443. snd_soc_component_update_bits(component,
  444. WCD937X_DIGITAL_CDC_RX2_CTL, 0x40, 0x00);
  445. snd_soc_component_update_bits(component,
  446. WCD937X_DIGITAL_CDC_ANA_CLK_CTL, 0x02, 0x02);
  447. }
  448. wcd937x->rx_clk_cnt++;
  449. return 0;
  450. }
  451. static int wcd937x_rx_clk_disable(struct snd_soc_component *component)
  452. {
  453. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  454. if (wcd937x->rx_clk_cnt == 0) {
  455. dev_dbg(wcd937x->dev, "%s:clk already disabled\n", __func__);
  456. return 0;
  457. }
  458. wcd937x->rx_clk_cnt--;
  459. if (wcd937x->rx_clk_cnt == 0) {
  460. snd_soc_component_update_bits(component,
  461. WCD937X_ANA_RX_SUPPLIES, 0x01, 0x00);
  462. snd_soc_component_update_bits(component,
  463. WCD937X_DIGITAL_CDC_ANA_CLK_CTL,
  464. 0x02, 0x00);
  465. snd_soc_component_update_bits(component,
  466. WCD937X_DIGITAL_CDC_ANA_CLK_CTL,
  467. 0x01, 0x00);
  468. }
  469. return 0;
  470. }
  471. /*
  472. * wcd937x_soc_get_mbhc: get wcd937x_mbhc handle of corresponding component
  473. * @component: handle to snd_soc_component *
  474. *
  475. * return wcd937x_mbhc handle or error code in case of failure
  476. */
  477. struct wcd937x_mbhc *wcd937x_soc_get_mbhc(struct snd_soc_component *component)
  478. {
  479. struct wcd937x_priv *wcd937x;
  480. if (!component) {
  481. pr_err("%s: Invalid params, NULL component\n", __func__);
  482. return NULL;
  483. }
  484. wcd937x = snd_soc_component_get_drvdata(component);
  485. if (!wcd937x) {
  486. pr_err("%s: Invalid params, NULL tavil\n", __func__);
  487. return NULL;
  488. }
  489. return wcd937x->mbhc;
  490. }
  491. EXPORT_SYMBOL(wcd937x_soc_get_mbhc);
  492. static int wcd937x_codec_hphl_dac_event(struct snd_soc_dapm_widget *w,
  493. struct snd_kcontrol *kcontrol,
  494. int event)
  495. {
  496. struct snd_soc_component *component =
  497. snd_soc_dapm_to_component(w->dapm);
  498. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  499. int hph_mode = wcd937x->hph_mode;
  500. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  501. w->name, event);
  502. switch (event) {
  503. case SND_SOC_DAPM_PRE_PMU:
  504. wcd937x_rx_clk_enable(component);
  505. snd_soc_component_update_bits(component,
  506. WCD937X_DIGITAL_CDC_DIG_CLK_CTL,
  507. 0x01, 0x01);
  508. snd_soc_component_update_bits(component,
  509. WCD937X_DIGITAL_CDC_HPH_GAIN_CTL,
  510. 0x04, 0x04);
  511. snd_soc_component_update_bits(component,
  512. WCD937X_HPH_RDAC_CLK_CTL1,
  513. 0x80, 0x00);
  514. set_bit(HPH_COMP_DELAY, &wcd937x->status_mask);
  515. break;
  516. case SND_SOC_DAPM_POST_PMU:
  517. if ((snd_soc_component_read(component,
  518. WCD937X_DIGITAL_EFUSE_REG_16) == 0x02) &&
  519. ((snd_soc_component_read(component,
  520. WCD937X_ANA_HPH) & 0x0C) == 0x0C))
  521. snd_soc_component_update_bits(component,
  522. WCD937X_RX_BIAS_HPH_LOWPOWER, 0xF0, 0x90);
  523. if (hph_mode == CLS_AB_HIFI || hph_mode == CLS_H_HIFI)
  524. snd_soc_component_update_bits(component,
  525. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L,
  526. 0x0F, 0x02);
  527. else if (hph_mode == CLS_H_LOHIFI)
  528. snd_soc_component_update_bits(component,
  529. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L,
  530. 0x0F, 0x06);
  531. if (wcd937x->comp1_enable) {
  532. snd_soc_component_update_bits(component,
  533. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  534. 0x02, 0x02);
  535. snd_soc_component_update_bits(component,
  536. WCD937X_HPH_L_EN, 0x20, 0x00);
  537. if (wcd937x->comp2_enable) {
  538. snd_soc_component_update_bits(component,
  539. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  540. 0x01, 0x01);
  541. snd_soc_component_update_bits(component,
  542. WCD937X_HPH_R_EN, 0x20, 0x00);
  543. }
  544. /*
  545. * 5ms sleep is required after COMP is enabled as per
  546. * HW requirement
  547. */
  548. if (test_bit(HPH_COMP_DELAY, &wcd937x->status_mask)) {
  549. usleep_range(5000, 5100);
  550. clear_bit(HPH_COMP_DELAY,
  551. &wcd937x->status_mask);
  552. }
  553. } else {
  554. snd_soc_component_update_bits(component,
  555. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  556. 0x02, 0x00);
  557. snd_soc_component_update_bits(component,
  558. WCD937X_HPH_L_EN, 0x20, 0x20);
  559. }
  560. snd_soc_component_update_bits(component,
  561. WCD937X_HPH_NEW_INT_HPH_TIMER1, 0x02, 0x00);
  562. break;
  563. case SND_SOC_DAPM_POST_PMD:
  564. if ((snd_soc_component_read(component,
  565. WCD937X_DIGITAL_EFUSE_REG_16) == 0x02) &&
  566. ((snd_soc_component_read(component,
  567. WCD937X_ANA_HPH) & 0x0C) == 0x0C))
  568. snd_soc_component_update_bits(component,
  569. WCD937X_RX_BIAS_HPH_LOWPOWER, 0xF0, 0x80);
  570. snd_soc_component_update_bits(component,
  571. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L,
  572. 0x0F, 0x01);
  573. break;
  574. }
  575. return 0;
  576. }
  577. static int wcd937x_codec_hphr_dac_event(struct snd_soc_dapm_widget *w,
  578. struct snd_kcontrol *kcontrol,
  579. int event)
  580. {
  581. struct snd_soc_component *component =
  582. snd_soc_dapm_to_component(w->dapm);
  583. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  584. int hph_mode = wcd937x->hph_mode;
  585. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  586. w->name, event);
  587. switch (event) {
  588. case SND_SOC_DAPM_PRE_PMU:
  589. wcd937x_rx_clk_enable(component);
  590. snd_soc_component_update_bits(component,
  591. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x02, 0x02);
  592. snd_soc_component_update_bits(component,
  593. WCD937X_DIGITAL_CDC_HPH_GAIN_CTL, 0x08, 0x08);
  594. snd_soc_component_update_bits(component,
  595. WCD937X_HPH_RDAC_CLK_CTL1, 0x80, 0x00);
  596. set_bit(HPH_COMP_DELAY, &wcd937x->status_mask);
  597. break;
  598. case SND_SOC_DAPM_POST_PMU:
  599. if ((snd_soc_component_read(component,
  600. WCD937X_DIGITAL_EFUSE_REG_16) == 0x02) &&
  601. ((snd_soc_component_read(component,
  602. WCD937X_ANA_HPH) & 0x0C) == 0x0C))
  603. snd_soc_component_update_bits(component,
  604. WCD937X_RX_BIAS_HPH_LOWPOWER, 0xF0, 0x90);
  605. if (hph_mode == CLS_AB_HIFI || hph_mode == CLS_H_HIFI)
  606. snd_soc_component_update_bits(component,
  607. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_R,
  608. 0x0F, 0x02);
  609. else if (hph_mode == CLS_H_LOHIFI)
  610. snd_soc_component_update_bits(component,
  611. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_R,
  612. 0x0F, 0x06);
  613. if (wcd937x->comp2_enable) {
  614. snd_soc_component_update_bits(component,
  615. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  616. 0x01, 0x01);
  617. snd_soc_component_update_bits(component,
  618. WCD937X_HPH_R_EN, 0x20, 0x00);
  619. if (wcd937x->comp1_enable) {
  620. snd_soc_component_update_bits(component,
  621. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  622. 0x02, 0x02);
  623. snd_soc_component_update_bits(component,
  624. WCD937X_HPH_L_EN, 0x20, 0x00);
  625. }
  626. /*
  627. * 5ms sleep is required after COMP is enabled as per
  628. * HW requirement
  629. */
  630. if (test_bit(HPH_COMP_DELAY, &wcd937x->status_mask)) {
  631. usleep_range(5000, 5100);
  632. clear_bit(HPH_COMP_DELAY,
  633. &wcd937x->status_mask);
  634. }
  635. } else {
  636. snd_soc_component_update_bits(component,
  637. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  638. 0x01, 0x00);
  639. snd_soc_component_update_bits(component,
  640. WCD937X_HPH_R_EN, 0x20, 0x20);
  641. }
  642. snd_soc_component_update_bits(component,
  643. WCD937X_HPH_NEW_INT_HPH_TIMER1, 0x02, 0x00);
  644. break;
  645. case SND_SOC_DAPM_POST_PMD:
  646. if ((snd_soc_component_read(component,
  647. WCD937X_DIGITAL_EFUSE_REG_16) == 0x02) &&
  648. ((snd_soc_component_read(component,
  649. WCD937X_ANA_HPH) & 0x0C) == 0x0C))
  650. snd_soc_component_update_bits(component,
  651. WCD937X_RX_BIAS_HPH_LOWPOWER, 0xF0, 0x80);
  652. snd_soc_component_update_bits(component,
  653. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_R,
  654. 0x0F, 0x01);
  655. break;
  656. }
  657. return 0;
  658. }
  659. static int wcd937x_codec_ear_dac_event(struct snd_soc_dapm_widget *w,
  660. struct snd_kcontrol *kcontrol,
  661. int event)
  662. {
  663. struct snd_soc_component *component =
  664. snd_soc_dapm_to_component(w->dapm);
  665. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  666. int hph_mode = wcd937x->hph_mode;
  667. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  668. w->name, event);
  669. switch (event) {
  670. case SND_SOC_DAPM_PRE_PMU:
  671. wcd937x_rx_clk_enable(component);
  672. snd_soc_component_update_bits(component,
  673. WCD937X_DIGITAL_CDC_HPH_GAIN_CTL,
  674. 0x04, 0x04);
  675. snd_soc_component_update_bits(component,
  676. WCD937X_DIGITAL_CDC_DIG_CLK_CTL,
  677. 0x01, 0x01);
  678. if (hph_mode == CLS_AB_HIFI || hph_mode == CLS_H_HIFI)
  679. snd_soc_component_update_bits(component,
  680. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L,
  681. 0x0F, 0x02);
  682. else if (hph_mode == CLS_H_LOHIFI)
  683. snd_soc_component_update_bits(component,
  684. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L,
  685. 0x0F, 0x06);
  686. if (wcd937x->comp1_enable)
  687. snd_soc_component_update_bits(component,
  688. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  689. 0x02, 0x02);
  690. usleep_range(5000, 5010);
  691. snd_soc_component_update_bits(component, WCD937X_FLYBACK_EN,
  692. 0x04, 0x00);
  693. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  694. WCD_CLSH_EVENT_PRE_DAC,
  695. WCD_CLSH_STATE_EAR,
  696. hph_mode);
  697. break;
  698. case SND_SOC_DAPM_POST_PMD:
  699. if (hph_mode == CLS_AB_HIFI || hph_mode == CLS_H_LOHIFI ||
  700. hph_mode == CLS_H_HIFI)
  701. snd_soc_component_update_bits(component,
  702. WCD937X_HPH_NEW_INT_RDAC_HD2_CTL_L,
  703. 0x0F, 0x01);
  704. if (wcd937x->comp1_enable)
  705. snd_soc_component_update_bits(component,
  706. WCD937X_DIGITAL_CDC_COMP_CTL_0,
  707. 0x02, 0x00);
  708. break;
  709. };
  710. return 0;
  711. }
  712. static int wcd937x_codec_aux_dac_event(struct snd_soc_dapm_widget *w,
  713. struct snd_kcontrol *kcontrol,
  714. int event)
  715. {
  716. struct snd_soc_component *component =
  717. snd_soc_dapm_to_component(w->dapm);
  718. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  719. int hph_mode = wcd937x->hph_mode;
  720. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  721. w->name, event);
  722. switch (event) {
  723. case SND_SOC_DAPM_PRE_PMU:
  724. wcd937x_rx_clk_enable(component);
  725. snd_soc_component_update_bits(component,
  726. WCD937X_DIGITAL_CDC_ANA_CLK_CTL,
  727. 0x04, 0x04);
  728. snd_soc_component_update_bits(component,
  729. WCD937X_DIGITAL_CDC_DIG_CLK_CTL,
  730. 0x04, 0x04);
  731. snd_soc_component_update_bits(component,
  732. WCD937X_DIGITAL_CDC_AUX_GAIN_CTL,
  733. 0x01, 0x01);
  734. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  735. WCD_CLSH_EVENT_PRE_DAC,
  736. WCD_CLSH_STATE_AUX,
  737. hph_mode);
  738. break;
  739. case SND_SOC_DAPM_POST_PMD:
  740. snd_soc_component_update_bits(component,
  741. WCD937X_DIGITAL_CDC_ANA_CLK_CTL,
  742. 0x04, 0x00);
  743. break;
  744. };
  745. return 0;
  746. }
  747. static int wcd937x_codec_enable_hphr_pa(struct snd_soc_dapm_widget *w,
  748. struct snd_kcontrol *kcontrol,
  749. int event)
  750. {
  751. struct snd_soc_component *component =
  752. snd_soc_dapm_to_component(w->dapm);
  753. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  754. int ret = 0;
  755. int hph_mode = wcd937x->hph_mode;
  756. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  757. w->name, event);
  758. switch (event) {
  759. case SND_SOC_DAPM_PRE_PMU:
  760. ret = swr_slvdev_datapath_control(wcd937x->rx_swr_dev,
  761. wcd937x->rx_swr_dev->dev_num,
  762. true);
  763. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  764. WCD_CLSH_EVENT_PRE_DAC,
  765. WCD_CLSH_STATE_HPHR,
  766. hph_mode);
  767. snd_soc_component_update_bits(component, WCD937X_ANA_HPH,
  768. 0x10, 0x10);
  769. usleep_range(100, 110);
  770. set_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  771. snd_soc_component_update_bits(component,
  772. WCD937X_DIGITAL_PDM_WD_CTL1, 0x17, 0x13);
  773. break;
  774. case SND_SOC_DAPM_POST_PMU:
  775. /*
  776. * 7ms sleep is required after PA is enabled as per
  777. * HW requirement. If compander is disabled, then
  778. * 20ms delay is required.
  779. */
  780. if (test_bit(HPH_PA_DELAY, &wcd937x->status_mask)) {
  781. if (!wcd937x->comp2_enable)
  782. usleep_range(20000, 20100);
  783. else
  784. usleep_range(7000, 7100);
  785. clear_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  786. }
  787. snd_soc_component_update_bits(component,
  788. WCD937X_HPH_NEW_INT_HPH_TIMER1,
  789. 0x02, 0x02);
  790. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI)
  791. snd_soc_component_update_bits(component,
  792. WCD937X_ANA_RX_SUPPLIES,
  793. 0x02, 0x02);
  794. if (wcd937x->update_wcd_event)
  795. wcd937x->update_wcd_event(wcd937x->handle,
  796. SLV_BOLERO_EVT_RX_MUTE,
  797. (WCD_RX2 << 0x10));
  798. wcd_enable_irq(&wcd937x->irq_info,
  799. WCD937X_IRQ_HPHR_PDM_WD_INT);
  800. break;
  801. case SND_SOC_DAPM_PRE_PMD:
  802. wcd_disable_irq(&wcd937x->irq_info,
  803. WCD937X_IRQ_HPHR_PDM_WD_INT);
  804. if (wcd937x->update_wcd_event)
  805. wcd937x->update_wcd_event(wcd937x->handle,
  806. SLV_BOLERO_EVT_RX_MUTE,
  807. (WCD_RX2 << 0x10 | 0x1));
  808. blocking_notifier_call_chain(&wcd937x->mbhc->notifier,
  809. WCD_EVENT_PRE_HPHR_PA_OFF,
  810. &wcd937x->mbhc->wcd_mbhc);
  811. set_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  812. break;
  813. case SND_SOC_DAPM_POST_PMD:
  814. /*
  815. * 7ms sleep is required after PA is disabled as per
  816. * HW requirement. If compander is disabled, then
  817. * 20ms delay is required.
  818. */
  819. if (test_bit(HPH_PA_DELAY, &wcd937x->status_mask)) {
  820. if (!wcd937x->comp2_enable)
  821. usleep_range(20000, 20100);
  822. else
  823. usleep_range(7000, 7100);
  824. clear_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  825. }
  826. snd_soc_component_update_bits(component,
  827. WCD937X_DIGITAL_PDM_WD_CTL1, 0x17, 0x00);
  828. blocking_notifier_call_chain(&wcd937x->mbhc->notifier,
  829. WCD_EVENT_POST_HPHR_PA_OFF,
  830. &wcd937x->mbhc->wcd_mbhc);
  831. snd_soc_component_update_bits(component, WCD937X_ANA_HPH,
  832. 0x10, 0x00);
  833. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  834. WCD_CLSH_EVENT_POST_PA,
  835. WCD_CLSH_STATE_HPHR,
  836. hph_mode);
  837. break;
  838. };
  839. return ret;
  840. }
  841. static int wcd937x_codec_enable_hphl_pa(struct snd_soc_dapm_widget *w,
  842. struct snd_kcontrol *kcontrol,
  843. int event)
  844. {
  845. struct snd_soc_component *component =
  846. snd_soc_dapm_to_component(w->dapm);
  847. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  848. int ret = 0;
  849. int hph_mode = wcd937x->hph_mode;
  850. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  851. w->name, event);
  852. switch (event) {
  853. case SND_SOC_DAPM_PRE_PMU:
  854. ret = swr_slvdev_datapath_control(wcd937x->rx_swr_dev,
  855. wcd937x->rx_swr_dev->dev_num,
  856. true);
  857. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  858. WCD_CLSH_EVENT_PRE_DAC,
  859. WCD_CLSH_STATE_HPHL,
  860. hph_mode);
  861. snd_soc_component_update_bits(component, WCD937X_ANA_HPH,
  862. 0x20, 0x20);
  863. usleep_range(100, 110);
  864. set_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  865. snd_soc_component_update_bits(component,
  866. WCD937X_DIGITAL_PDM_WD_CTL0, 0x17, 0x13);
  867. break;
  868. case SND_SOC_DAPM_POST_PMU:
  869. /*
  870. * 7ms sleep is required after PA is enabled as per
  871. * HW requirement. If compander is disabled, then
  872. * 20ms delay is required.
  873. */
  874. if (test_bit(HPH_PA_DELAY, &wcd937x->status_mask)) {
  875. if (!wcd937x->comp1_enable)
  876. usleep_range(20000, 20100);
  877. else
  878. usleep_range(7000, 7100);
  879. clear_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  880. }
  881. snd_soc_component_update_bits(component,
  882. WCD937X_HPH_NEW_INT_HPH_TIMER1,
  883. 0x02, 0x02);
  884. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI)
  885. snd_soc_component_update_bits(component,
  886. WCD937X_ANA_RX_SUPPLIES,
  887. 0x02, 0x02);
  888. if (wcd937x->update_wcd_event)
  889. wcd937x->update_wcd_event(wcd937x->handle,
  890. SLV_BOLERO_EVT_RX_MUTE,
  891. (WCD_RX1 << 0x10));
  892. wcd_enable_irq(&wcd937x->irq_info,
  893. WCD937X_IRQ_HPHL_PDM_WD_INT);
  894. break;
  895. case SND_SOC_DAPM_PRE_PMD:
  896. wcd_disable_irq(&wcd937x->irq_info,
  897. WCD937X_IRQ_HPHL_PDM_WD_INT);
  898. if (wcd937x->update_wcd_event)
  899. wcd937x->update_wcd_event(wcd937x->handle,
  900. SLV_BOLERO_EVT_RX_MUTE,
  901. (WCD_RX1 << 0x10 | 0x1));
  902. blocking_notifier_call_chain(&wcd937x->mbhc->notifier,
  903. WCD_EVENT_PRE_HPHL_PA_OFF,
  904. &wcd937x->mbhc->wcd_mbhc);
  905. set_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  906. break;
  907. case SND_SOC_DAPM_POST_PMD:
  908. /*
  909. * 7ms sleep is required after PA is disabled as per
  910. * HW requirement. If compander is disabled, then
  911. * 20ms delay is required.
  912. */
  913. if (test_bit(HPH_PA_DELAY, &wcd937x->status_mask)) {
  914. if (!wcd937x->comp1_enable)
  915. usleep_range(20000, 20100);
  916. else
  917. usleep_range(7000, 7100);
  918. clear_bit(HPH_PA_DELAY, &wcd937x->status_mask);
  919. }
  920. snd_soc_component_update_bits(component,
  921. WCD937X_DIGITAL_PDM_WD_CTL0, 0x17, 0x00);
  922. blocking_notifier_call_chain(&wcd937x->mbhc->notifier,
  923. WCD_EVENT_POST_HPHL_PA_OFF,
  924. &wcd937x->mbhc->wcd_mbhc);
  925. snd_soc_component_update_bits(component, WCD937X_ANA_HPH,
  926. 0x20, 0x00);
  927. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  928. WCD_CLSH_EVENT_POST_PA,
  929. WCD_CLSH_STATE_HPHL,
  930. hph_mode);
  931. break;
  932. };
  933. return ret;
  934. }
  935. static int wcd937x_codec_enable_aux_pa(struct snd_soc_dapm_widget *w,
  936. struct snd_kcontrol *kcontrol,
  937. int event)
  938. {
  939. struct snd_soc_component *component =
  940. snd_soc_dapm_to_component(w->dapm);
  941. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  942. int hph_mode = wcd937x->hph_mode;
  943. int ret = 0;
  944. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  945. w->name, event);
  946. switch (event) {
  947. case SND_SOC_DAPM_PRE_PMU:
  948. ret = swr_slvdev_datapath_control(wcd937x->rx_swr_dev,
  949. wcd937x->rx_swr_dev->dev_num,
  950. true);
  951. snd_soc_component_update_bits(component,
  952. WCD937X_DIGITAL_PDM_WD_CTL2, 0x05, 0x05);
  953. break;
  954. case SND_SOC_DAPM_POST_PMU:
  955. usleep_range(1000, 1010);
  956. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI)
  957. snd_soc_component_update_bits(component,
  958. WCD937X_ANA_RX_SUPPLIES,
  959. 0x02, 0x02);
  960. if (wcd937x->update_wcd_event)
  961. wcd937x->update_wcd_event(wcd937x->handle,
  962. SLV_BOLERO_EVT_RX_MUTE,
  963. (WCD_RX3 << 0x10));
  964. wcd_enable_irq(&wcd937x->irq_info, WCD937X_IRQ_AUX_PDM_WD_INT);
  965. break;
  966. case SND_SOC_DAPM_PRE_PMD:
  967. wcd_disable_irq(&wcd937x->irq_info, WCD937X_IRQ_AUX_PDM_WD_INT);
  968. if (wcd937x->update_wcd_event)
  969. wcd937x->update_wcd_event(wcd937x->handle,
  970. SLV_BOLERO_EVT_RX_MUTE,
  971. (WCD_RX3 << 0x10 | 0x1));
  972. break;
  973. case SND_SOC_DAPM_POST_PMD:
  974. /* Add delay as per hw requirement */
  975. usleep_range(2000, 2010);
  976. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  977. WCD_CLSH_EVENT_POST_PA,
  978. WCD_CLSH_STATE_AUX,
  979. hph_mode);
  980. snd_soc_component_update_bits(component,
  981. WCD937X_DIGITAL_PDM_WD_CTL2, 0x05, 0x00);
  982. break;
  983. };
  984. return ret;
  985. }
  986. static int wcd937x_codec_enable_ear_pa(struct snd_soc_dapm_widget *w,
  987. struct snd_kcontrol *kcontrol,
  988. int event)
  989. {
  990. struct snd_soc_component *component =
  991. snd_soc_dapm_to_component(w->dapm);
  992. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  993. int hph_mode = wcd937x->hph_mode;
  994. int ret = 0;
  995. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  996. w->name, event);
  997. switch (event) {
  998. case SND_SOC_DAPM_PRE_PMU:
  999. ret = swr_slvdev_datapath_control(wcd937x->rx_swr_dev,
  1000. wcd937x->rx_swr_dev->dev_num,
  1001. true);
  1002. /*
  1003. * Enable watchdog interrupt for HPHL or AUX
  1004. * depending on mux value
  1005. */
  1006. wcd937x->ear_rx_path =
  1007. snd_soc_component_read(
  1008. component, WCD937X_DIGITAL_CDC_EAR_PATH_CTL);
  1009. if (wcd937x->ear_rx_path & EAR_RX_PATH_AUX)
  1010. snd_soc_component_update_bits(component,
  1011. WCD937X_DIGITAL_PDM_WD_CTL2,
  1012. 0x05, 0x05);
  1013. else
  1014. snd_soc_component_update_bits(component,
  1015. WCD937X_DIGITAL_PDM_WD_CTL0,
  1016. 0x17, 0x13);
  1017. if (!wcd937x->comp1_enable)
  1018. snd_soc_component_update_bits(component,
  1019. WCD937X_ANA_EAR_COMPANDER_CTL, 0x80, 0x80);
  1020. break;
  1021. case SND_SOC_DAPM_POST_PMU:
  1022. usleep_range(6000, 6010);
  1023. if (hph_mode == CLS_AB || hph_mode == CLS_AB_HIFI)
  1024. snd_soc_component_update_bits(component,
  1025. WCD937X_ANA_RX_SUPPLIES,
  1026. 0x02, 0x02);
  1027. if (wcd937x->update_wcd_event)
  1028. wcd937x->update_wcd_event(wcd937x->handle,
  1029. SLV_BOLERO_EVT_RX_MUTE,
  1030. (WCD_RX1 << 0x10));
  1031. if (wcd937x->ear_rx_path & EAR_RX_PATH_AUX)
  1032. wcd_enable_irq(&wcd937x->irq_info,
  1033. WCD937X_IRQ_AUX_PDM_WD_INT);
  1034. else
  1035. wcd_enable_irq(&wcd937x->irq_info,
  1036. WCD937X_IRQ_HPHL_PDM_WD_INT);
  1037. break;
  1038. case SND_SOC_DAPM_PRE_PMD:
  1039. if (wcd937x->ear_rx_path & EAR_RX_PATH_AUX)
  1040. wcd_disable_irq(&wcd937x->irq_info,
  1041. WCD937X_IRQ_AUX_PDM_WD_INT);
  1042. else
  1043. wcd_disable_irq(&wcd937x->irq_info,
  1044. WCD937X_IRQ_HPHL_PDM_WD_INT);
  1045. if (wcd937x->update_wcd_event)
  1046. wcd937x->update_wcd_event(wcd937x->handle,
  1047. SLV_BOLERO_EVT_RX_MUTE,
  1048. (WCD_RX1 << 0x10 | 0x1));
  1049. break;
  1050. case SND_SOC_DAPM_POST_PMD:
  1051. if (!wcd937x->comp1_enable)
  1052. snd_soc_component_update_bits(component,
  1053. WCD937X_ANA_EAR_COMPANDER_CTL, 0x80, 0x00);
  1054. usleep_range(7000, 7010);
  1055. wcd_cls_h_fsm(component, &wcd937x->clsh_info,
  1056. WCD_CLSH_EVENT_POST_PA,
  1057. WCD_CLSH_STATE_EAR,
  1058. hph_mode);
  1059. snd_soc_component_update_bits(component, WCD937X_FLYBACK_EN,
  1060. 0x04, 0x04);
  1061. if (wcd937x->ear_rx_path & EAR_RX_PATH_AUX)
  1062. snd_soc_component_update_bits(component,
  1063. WCD937X_DIGITAL_PDM_WD_CTL2,
  1064. 0x05, 0x00);
  1065. else
  1066. snd_soc_component_update_bits(component,
  1067. WCD937X_DIGITAL_PDM_WD_CTL0,
  1068. 0x17, 0x00);
  1069. break;
  1070. };
  1071. return ret;
  1072. }
  1073. static int wcd937x_enable_clsh(struct snd_soc_dapm_widget *w,
  1074. struct snd_kcontrol *kcontrol,
  1075. int event)
  1076. {
  1077. struct snd_soc_component *component =
  1078. snd_soc_dapm_to_component(w->dapm);
  1079. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1080. int mode = wcd937x->hph_mode;
  1081. int ret = 0;
  1082. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1083. w->name, event);
  1084. if (mode == CLS_H_LOHIFI || mode == CLS_H_ULP ||
  1085. mode == CLS_H_HIFI || mode == CLS_H_LP) {
  1086. wcd937x_rx_connect_port(component, CLSH,
  1087. SND_SOC_DAPM_EVENT_ON(event));
  1088. }
  1089. if (SND_SOC_DAPM_EVENT_OFF(event))
  1090. ret = swr_slvdev_datapath_control(
  1091. wcd937x->rx_swr_dev,
  1092. wcd937x->rx_swr_dev->dev_num,
  1093. false);
  1094. return ret;
  1095. }
  1096. static int wcd937x_enable_rx1(struct snd_soc_dapm_widget *w,
  1097. struct snd_kcontrol *kcontrol,
  1098. int event)
  1099. {
  1100. struct snd_soc_component *component =
  1101. snd_soc_dapm_to_component(w->dapm);
  1102. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1103. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1104. w->name, event);
  1105. switch (event) {
  1106. case SND_SOC_DAPM_PRE_PMU:
  1107. wcd937x_rx_connect_port(component, HPH_L, true);
  1108. if (wcd937x->comp1_enable)
  1109. wcd937x_rx_connect_port(component, COMP_L, true);
  1110. break;
  1111. case SND_SOC_DAPM_POST_PMD:
  1112. wcd937x_rx_connect_port(component, HPH_L, false);
  1113. if (wcd937x->comp1_enable)
  1114. wcd937x_rx_connect_port(component, COMP_L, false);
  1115. wcd937x_rx_clk_disable(component);
  1116. snd_soc_component_update_bits(component,
  1117. WCD937X_DIGITAL_CDC_DIG_CLK_CTL,
  1118. 0x01, 0x00);
  1119. break;
  1120. };
  1121. return 0;
  1122. }
  1123. static int wcd937x_enable_rx2(struct snd_soc_dapm_widget *w,
  1124. struct snd_kcontrol *kcontrol, int event)
  1125. {
  1126. struct snd_soc_component *component =
  1127. snd_soc_dapm_to_component(w->dapm);
  1128. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1129. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1130. w->name, event);
  1131. switch (event) {
  1132. case SND_SOC_DAPM_PRE_PMU:
  1133. wcd937x_rx_connect_port(component, HPH_R, true);
  1134. if (wcd937x->comp2_enable)
  1135. wcd937x_rx_connect_port(component, COMP_R, true);
  1136. break;
  1137. case SND_SOC_DAPM_POST_PMD:
  1138. wcd937x_rx_connect_port(component, HPH_R, false);
  1139. if (wcd937x->comp2_enable)
  1140. wcd937x_rx_connect_port(component, COMP_R, false);
  1141. wcd937x_rx_clk_disable(component);
  1142. snd_soc_component_update_bits(component,
  1143. WCD937X_DIGITAL_CDC_DIG_CLK_CTL,
  1144. 0x02, 0x00);
  1145. break;
  1146. };
  1147. return 0;
  1148. }
  1149. static int wcd937x_enable_rx3(struct snd_soc_dapm_widget *w,
  1150. struct snd_kcontrol *kcontrol,
  1151. int event)
  1152. {
  1153. struct snd_soc_component *component =
  1154. snd_soc_dapm_to_component(w->dapm);
  1155. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1156. w->name, event);
  1157. switch (event) {
  1158. case SND_SOC_DAPM_PRE_PMU:
  1159. wcd937x_rx_connect_port(component, LO, true);
  1160. break;
  1161. case SND_SOC_DAPM_POST_PMD:
  1162. wcd937x_rx_connect_port(component, LO, false);
  1163. usleep_range(6000, 6010);
  1164. wcd937x_rx_clk_disable(component);
  1165. snd_soc_component_update_bits(component,
  1166. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x04, 0x00);
  1167. break;
  1168. }
  1169. return 0;
  1170. }
  1171. static int wcd937x_codec_enable_dmic(struct snd_soc_dapm_widget *w,
  1172. struct snd_kcontrol *kcontrol,
  1173. int event)
  1174. {
  1175. struct snd_soc_component *component =
  1176. snd_soc_dapm_to_component(w->dapm);
  1177. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1178. u16 dmic_clk_reg;
  1179. s32 *dmic_clk_cnt;
  1180. unsigned int dmic;
  1181. char *wname;
  1182. int ret = 0;
  1183. wname = strpbrk(w->name, "012345");
  1184. if (!wname) {
  1185. dev_err(component->dev, "%s: widget not found\n", __func__);
  1186. return -EINVAL;
  1187. }
  1188. ret = kstrtouint(wname, 10, &dmic);
  1189. if (ret < 0) {
  1190. dev_err(component->dev, "%s: Invalid DMIC line on the codec\n",
  1191. __func__);
  1192. return -EINVAL;
  1193. }
  1194. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1195. w->name, event);
  1196. switch (dmic) {
  1197. case 0:
  1198. case 1:
  1199. dmic_clk_cnt = &(wcd937x->dmic_0_1_clk_cnt);
  1200. dmic_clk_reg = WCD937X_DIGITAL_CDC_DMIC1_CTL;
  1201. break;
  1202. case 2:
  1203. case 3:
  1204. dmic_clk_cnt = &(wcd937x->dmic_2_3_clk_cnt);
  1205. dmic_clk_reg = WCD937X_DIGITAL_CDC_DMIC2_CTL;
  1206. break;
  1207. case 4:
  1208. case 5:
  1209. dmic_clk_cnt = &(wcd937x->dmic_4_5_clk_cnt);
  1210. dmic_clk_reg = WCD937X_DIGITAL_CDC_DMIC3_CTL;
  1211. break;
  1212. default:
  1213. dev_err(component->dev, "%s: Invalid DMIC Selection\n",
  1214. __func__);
  1215. return -EINVAL;
  1216. };
  1217. dev_dbg(component->dev, "%s: event %d DMIC%d dmic_clk_cnt %d\n",
  1218. __func__, event, dmic, *dmic_clk_cnt);
  1219. switch (event) {
  1220. case SND_SOC_DAPM_PRE_PMU:
  1221. snd_soc_component_update_bits(component,
  1222. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x80, 0x80);
  1223. snd_soc_component_update_bits(component,
  1224. dmic_clk_reg, 0x07, 0x02);
  1225. snd_soc_component_update_bits(component,
  1226. dmic_clk_reg, 0x08, 0x08);
  1227. snd_soc_component_update_bits(component,
  1228. dmic_clk_reg, 0x70, 0x20);
  1229. ret = swr_slvdev_datapath_control(wcd937x->tx_swr_dev,
  1230. wcd937x->tx_swr_dev->dev_num,
  1231. true);
  1232. break;
  1233. case SND_SOC_DAPM_POST_PMD:
  1234. wcd937x_tx_connect_port(component, DMIC0 + (w->shift), false);
  1235. break;
  1236. };
  1237. return 0;
  1238. }
  1239. /*
  1240. * wcd937x_get_micb_vout_ctl_val: converts micbias from volts to register value
  1241. * @micb_mv: micbias in mv
  1242. *
  1243. * return register value converted
  1244. */
  1245. int wcd937x_get_micb_vout_ctl_val(u32 micb_mv)
  1246. {
  1247. /* min micbias voltage is 1V and maximum is 2.85V */
  1248. if (micb_mv < 1000 || micb_mv > 2850) {
  1249. pr_err("%s: unsupported micbias voltage\n", __func__);
  1250. return -EINVAL;
  1251. }
  1252. return (micb_mv - 1000) / 50;
  1253. }
  1254. EXPORT_SYMBOL(wcd937x_get_micb_vout_ctl_val);
  1255. /*
  1256. * wcd937x_mbhc_micb_adjust_voltage: adjust specific micbias voltage
  1257. * @component: handle to snd_soc_component *
  1258. * @req_volt: micbias voltage to be set
  1259. * @micb_num: micbias to be set, e.g. micbias1 or micbias2
  1260. *
  1261. * return 0 if adjustment is success or error code in case of failure
  1262. */
  1263. int wcd937x_mbhc_micb_adjust_voltage(struct snd_soc_component *component,
  1264. int req_volt, int micb_num)
  1265. {
  1266. struct wcd937x_priv *wcd937x =
  1267. snd_soc_component_get_drvdata(component);
  1268. int cur_vout_ctl, req_vout_ctl;
  1269. int micb_reg, micb_val, micb_en;
  1270. int ret = 0;
  1271. switch (micb_num) {
  1272. case MIC_BIAS_1:
  1273. micb_reg = WCD937X_ANA_MICB1;
  1274. break;
  1275. case MIC_BIAS_2:
  1276. micb_reg = WCD937X_ANA_MICB2;
  1277. break;
  1278. case MIC_BIAS_3:
  1279. micb_reg = WCD937X_ANA_MICB3;
  1280. break;
  1281. default:
  1282. return -EINVAL;
  1283. }
  1284. mutex_lock(&wcd937x->micb_lock);
  1285. /*
  1286. * If requested micbias voltage is same as current micbias
  1287. * voltage, then just return. Otherwise, adjust voltage as
  1288. * per requested value. If micbias is already enabled, then
  1289. * to avoid slow micbias ramp-up or down enable pull-up
  1290. * momentarily, change the micbias value and then re-enable
  1291. * micbias.
  1292. */
  1293. micb_val = snd_soc_component_read(component, micb_reg);
  1294. micb_en = (micb_val & 0xC0) >> 6;
  1295. cur_vout_ctl = micb_val & 0x3F;
  1296. req_vout_ctl = wcd937x_get_micb_vout_ctl_val(req_volt);
  1297. if (req_vout_ctl < 0) {
  1298. ret = -EINVAL;
  1299. goto exit;
  1300. }
  1301. if (cur_vout_ctl == req_vout_ctl) {
  1302. ret = 0;
  1303. goto exit;
  1304. }
  1305. dev_dbg(component->dev, "%s: micb_num: %d, cur_mv: %d, req_mv: %d, micb_en: %d\n",
  1306. __func__, micb_num, WCD_VOUT_CTL_TO_MICB(cur_vout_ctl),
  1307. req_volt, micb_en);
  1308. if (micb_en == 0x1)
  1309. snd_soc_component_update_bits(component, micb_reg, 0xC0, 0x80);
  1310. snd_soc_component_update_bits(component, micb_reg, 0x3F, req_vout_ctl);
  1311. if (micb_en == 0x1) {
  1312. snd_soc_component_update_bits(component, micb_reg, 0xC0, 0x40);
  1313. /*
  1314. * Add 2ms delay as per HW requirement after enabling
  1315. * micbias
  1316. */
  1317. usleep_range(2000, 2100);
  1318. }
  1319. exit:
  1320. mutex_unlock(&wcd937x->micb_lock);
  1321. return ret;
  1322. }
  1323. EXPORT_SYMBOL(wcd937x_mbhc_micb_adjust_voltage);
  1324. static int wcd937x_tx_swr_ctrl(struct snd_soc_dapm_widget *w,
  1325. struct snd_kcontrol *kcontrol,
  1326. int event)
  1327. {
  1328. struct snd_soc_component *component =
  1329. snd_soc_dapm_to_component(w->dapm);
  1330. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1331. int ret = 0;
  1332. switch (event) {
  1333. case SND_SOC_DAPM_PRE_PMU:
  1334. if (strnstr(w->name, "ADC", sizeof("ADC"))) {
  1335. /* Enable BCS for Headset mic */
  1336. if (w->shift == 1 && !(snd_soc_component_read(component,
  1337. WCD937X_TX_NEW_TX_CH2_SEL) & 0x80)) {
  1338. if (!wcd937x->bcs_dis) {
  1339. wcd937x_tx_connect_port(
  1340. component, MBHC, true);
  1341. set_bit(AMIC2_BCS_ENABLE,
  1342. &wcd937x->status_mask);
  1343. }
  1344. }
  1345. wcd937x_tx_connect_port(component, ADC1 + (w->shift), true);
  1346. } else {
  1347. wcd937x_tx_connect_port(component, DMIC0 + (w->shift), true);
  1348. }
  1349. break;
  1350. case SND_SOC_DAPM_POST_PMD:
  1351. ret = swr_slvdev_datapath_control(wcd937x->tx_swr_dev,
  1352. wcd937x->tx_swr_dev->dev_num,
  1353. false);
  1354. break;
  1355. };
  1356. return ret;
  1357. }
  1358. static int wcd937x_codec_enable_adc(struct snd_soc_dapm_widget *w,
  1359. struct snd_kcontrol *kcontrol,
  1360. int event){
  1361. struct snd_soc_component *component =
  1362. snd_soc_dapm_to_component(w->dapm);
  1363. struct wcd937x_priv *wcd937x =
  1364. snd_soc_component_get_drvdata(component);
  1365. int ret = 0;
  1366. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1367. w->name, event);
  1368. switch (event) {
  1369. case SND_SOC_DAPM_PRE_PMU:
  1370. mutex_lock(&wcd937x->ana_tx_clk_lock);
  1371. wcd937x->ana_clk_count++;
  1372. mutex_unlock(&wcd937x->ana_tx_clk_lock);
  1373. wcd937x->adc_count++;
  1374. snd_soc_component_update_bits(component,
  1375. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x80, 0x80);
  1376. snd_soc_component_update_bits(component,
  1377. WCD937X_DIGITAL_CDC_ANA_CLK_CTL, 0x08, 0x08);
  1378. snd_soc_component_update_bits(component,
  1379. WCD937X_DIGITAL_CDC_ANA_CLK_CTL, 0x10, 0x10);
  1380. ret = swr_slvdev_datapath_control(wcd937x->tx_swr_dev,
  1381. wcd937x->tx_swr_dev->dev_num,
  1382. true);
  1383. break;
  1384. case SND_SOC_DAPM_POST_PMD:
  1385. wcd937x_tx_connect_port(component, ADC1 + (w->shift), false);
  1386. if (w->shift == 1 &&
  1387. test_bit(AMIC2_BCS_ENABLE, &wcd937x->status_mask)) {
  1388. wcd937x_tx_connect_port(component, MBHC, false);
  1389. clear_bit(AMIC2_BCS_ENABLE, &wcd937x->status_mask);
  1390. }
  1391. wcd937x->adc_count--;
  1392. if (wcd937x->adc_count <= 0) {
  1393. snd_soc_component_update_bits(component,
  1394. WCD937X_DIGITAL_CDC_ANA_CLK_CTL, 0x08, 0x00);
  1395. wcd937x->adc_count = 0;
  1396. }
  1397. break;
  1398. };
  1399. return ret;
  1400. }
  1401. static int wcd937x_enable_req(struct snd_soc_dapm_widget *w,
  1402. struct snd_kcontrol *kcontrol, int event)
  1403. {
  1404. struct snd_soc_component *component =
  1405. snd_soc_dapm_to_component(w->dapm);
  1406. struct wcd937x_priv *wcd937x =
  1407. snd_soc_component_get_drvdata(component);
  1408. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1409. w->name, event);
  1410. switch (event) {
  1411. case SND_SOC_DAPM_PRE_PMU:
  1412. snd_soc_component_update_bits(component,
  1413. WCD937X_DIGITAL_CDC_REQ_CTL, 0x02, 0x02);
  1414. snd_soc_component_update_bits(component,
  1415. WCD937X_DIGITAL_CDC_REQ_CTL, 0x01, 0x00);
  1416. snd_soc_component_update_bits(component,
  1417. WCD937X_ANA_TX_CH2, 0x40, 0x40);
  1418. snd_soc_component_update_bits(component,
  1419. WCD937X_ANA_TX_CH3_HPF, 0x40, 0x40);
  1420. snd_soc_component_update_bits(component,
  1421. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x70, 0x70);
  1422. snd_soc_component_update_bits(component,
  1423. WCD937X_ANA_TX_CH1, 0x80, 0x80);
  1424. snd_soc_component_update_bits(component,
  1425. WCD937X_ANA_TX_CH2, 0x40, 0x00);
  1426. snd_soc_component_update_bits(component,
  1427. WCD937X_ANA_TX_CH2, 0x80, 0x80);
  1428. snd_soc_component_update_bits(component,
  1429. WCD937X_ANA_TX_CH3, 0x80, 0x80);
  1430. break;
  1431. case SND_SOC_DAPM_POST_PMD:
  1432. if (wcd937x->adc_count == 0) {
  1433. snd_soc_component_update_bits(component,
  1434. WCD937X_ANA_TX_CH1, 0x80, 0x00);
  1435. snd_soc_component_update_bits(component,
  1436. WCD937X_ANA_TX_CH2, 0x80, 0x00);
  1437. snd_soc_component_update_bits(component,
  1438. WCD937X_ANA_TX_CH3, 0x80, 0x00);
  1439. snd_soc_component_update_bits(component,
  1440. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x10, 0x00);
  1441. snd_soc_component_update_bits(component,
  1442. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0x80, 0x00);
  1443. }
  1444. mutex_lock(&wcd937x->ana_tx_clk_lock);
  1445. wcd937x->ana_clk_count--;
  1446. if (wcd937x->ana_clk_count <= 0) {
  1447. snd_soc_component_update_bits(component,
  1448. WCD937X_DIGITAL_CDC_ANA_CLK_CTL, 0x10, 0x00);
  1449. wcd937x->ana_clk_count = 0;
  1450. }
  1451. mutex_unlock(&wcd937x->ana_tx_clk_lock);
  1452. break;
  1453. };
  1454. return 0;
  1455. }
  1456. int wcd937x_micbias_control(struct snd_soc_component *component,
  1457. int micb_num, int req, bool is_dapm)
  1458. {
  1459. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1460. int micb_index = micb_num - 1;
  1461. u16 micb_reg;
  1462. int pre_off_event = 0, post_off_event = 0;
  1463. int post_on_event = 0, post_dapm_off = 0;
  1464. int post_dapm_on = 0;
  1465. if ((micb_index < 0) || (micb_index > WCD937X_MAX_MICBIAS - 1)) {
  1466. dev_err(component->dev, "%s: Invalid micbias index, micb_ind:%d\n",
  1467. __func__, micb_index);
  1468. return -EINVAL;
  1469. }
  1470. switch (micb_num) {
  1471. case MIC_BIAS_1:
  1472. micb_reg = WCD937X_ANA_MICB1;
  1473. break;
  1474. case MIC_BIAS_2:
  1475. micb_reg = WCD937X_ANA_MICB2;
  1476. pre_off_event = WCD_EVENT_PRE_MICBIAS_2_OFF;
  1477. post_off_event = WCD_EVENT_POST_MICBIAS_2_OFF;
  1478. post_on_event = WCD_EVENT_POST_MICBIAS_2_ON;
  1479. post_dapm_on = WCD_EVENT_POST_DAPM_MICBIAS_2_ON;
  1480. post_dapm_off = WCD_EVENT_POST_DAPM_MICBIAS_2_OFF;
  1481. break;
  1482. case MIC_BIAS_3:
  1483. micb_reg = WCD937X_ANA_MICB3;
  1484. break;
  1485. default:
  1486. dev_err(component->dev, "%s: Invalid micbias number: %d\n",
  1487. __func__, micb_num);
  1488. return -EINVAL;
  1489. };
  1490. mutex_lock(&wcd937x->micb_lock);
  1491. switch (req) {
  1492. case MICB_PULLUP_ENABLE:
  1493. wcd937x->pullup_ref[micb_index]++;
  1494. if ((wcd937x->pullup_ref[micb_index] == 1) &&
  1495. (wcd937x->micb_ref[micb_index] == 0))
  1496. snd_soc_component_update_bits(component, micb_reg,
  1497. 0xC0, 0x80);
  1498. break;
  1499. case MICB_PULLUP_DISABLE:
  1500. if (wcd937x->pullup_ref[micb_index] > 0)
  1501. wcd937x->pullup_ref[micb_index]--;
  1502. if ((wcd937x->pullup_ref[micb_index] == 0) &&
  1503. (wcd937x->micb_ref[micb_index] == 0))
  1504. snd_soc_component_update_bits(component, micb_reg,
  1505. 0xC0, 0x00);
  1506. break;
  1507. case MICB_ENABLE:
  1508. wcd937x->micb_ref[micb_index]++;
  1509. mutex_lock(&wcd937x->ana_tx_clk_lock);
  1510. wcd937x->ana_clk_count++;
  1511. mutex_unlock(&wcd937x->ana_tx_clk_lock);
  1512. if (wcd937x->micb_ref[micb_index] == 1) {
  1513. snd_soc_component_update_bits(component,
  1514. WCD937X_DIGITAL_CDC_DIG_CLK_CTL, 0xF0, 0xF0);
  1515. snd_soc_component_update_bits(component,
  1516. WCD937X_DIGITAL_CDC_ANA_CLK_CTL, 0x10, 0x10);
  1517. snd_soc_component_update_bits(component,
  1518. WCD937X_MICB1_TEST_CTL_2, 0x01, 0x01);
  1519. snd_soc_component_update_bits(component,
  1520. WCD937X_MICB2_TEST_CTL_2, 0x01, 0x01);
  1521. snd_soc_component_update_bits(component,
  1522. WCD937X_MICB3_TEST_CTL_2, 0x01, 0x01);
  1523. snd_soc_component_update_bits(component,
  1524. micb_reg, 0xC0, 0x40);
  1525. if (post_on_event)
  1526. blocking_notifier_call_chain(
  1527. &wcd937x->mbhc->notifier, post_on_event,
  1528. &wcd937x->mbhc->wcd_mbhc);
  1529. }
  1530. if (is_dapm && post_dapm_on && wcd937x->mbhc)
  1531. blocking_notifier_call_chain(
  1532. &wcd937x->mbhc->notifier, post_dapm_on,
  1533. &wcd937x->mbhc->wcd_mbhc);
  1534. break;
  1535. case MICB_DISABLE:
  1536. mutex_lock(&wcd937x->ana_tx_clk_lock);
  1537. wcd937x->ana_clk_count--;
  1538. mutex_unlock(&wcd937x->ana_tx_clk_lock);
  1539. if (wcd937x->micb_ref[micb_index] > 0)
  1540. wcd937x->micb_ref[micb_index]--;
  1541. if ((wcd937x->micb_ref[micb_index] == 0) &&
  1542. (wcd937x->pullup_ref[micb_index] > 0))
  1543. snd_soc_component_update_bits(component, micb_reg,
  1544. 0xC0, 0x80);
  1545. else if ((wcd937x->micb_ref[micb_index] == 0) &&
  1546. (wcd937x->pullup_ref[micb_index] == 0)) {
  1547. if (pre_off_event && wcd937x->mbhc)
  1548. blocking_notifier_call_chain(
  1549. &wcd937x->mbhc->notifier, pre_off_event,
  1550. &wcd937x->mbhc->wcd_mbhc);
  1551. snd_soc_component_update_bits(component, micb_reg,
  1552. 0xC0, 0x00);
  1553. if (post_off_event && wcd937x->mbhc)
  1554. blocking_notifier_call_chain(
  1555. &wcd937x->mbhc->notifier,
  1556. post_off_event,
  1557. &wcd937x->mbhc->wcd_mbhc);
  1558. }
  1559. mutex_lock(&wcd937x->ana_tx_clk_lock);
  1560. if (wcd937x->ana_clk_count <= 0) {
  1561. snd_soc_component_update_bits(component,
  1562. WCD937X_DIGITAL_CDC_ANA_CLK_CTL,
  1563. 0x10, 0x00);
  1564. wcd937x->ana_clk_count = 0;
  1565. }
  1566. mutex_unlock(&wcd937x->ana_tx_clk_lock);
  1567. if (is_dapm && post_dapm_off && wcd937x->mbhc)
  1568. blocking_notifier_call_chain(
  1569. &wcd937x->mbhc->notifier, post_dapm_off,
  1570. &wcd937x->mbhc->wcd_mbhc);
  1571. break;
  1572. };
  1573. dev_dbg(component->dev, "%s: micb_num:%d, micb_ref: %d, pullup_ref: %d\n",
  1574. __func__, micb_num, wcd937x->micb_ref[micb_index],
  1575. wcd937x->pullup_ref[micb_index]);
  1576. mutex_unlock(&wcd937x->micb_lock);
  1577. return 0;
  1578. }
  1579. EXPORT_SYMBOL(wcd937x_micbias_control);
  1580. void wcd937x_disable_bcs_before_slow_insert(struct snd_soc_component *component,
  1581. bool bcs_disable)
  1582. {
  1583. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1584. if (wcd937x->update_wcd_event) {
  1585. if (bcs_disable)
  1586. wcd937x->update_wcd_event(wcd937x->handle,
  1587. SLV_BOLERO_EVT_BCS_CLK_OFF, 0);
  1588. else
  1589. wcd937x->update_wcd_event(wcd937x->handle,
  1590. SLV_BOLERO_EVT_BCS_CLK_OFF, 1);
  1591. }
  1592. }
  1593. static int wcd937x_get_logical_addr(struct swr_device *swr_dev)
  1594. {
  1595. int ret = 0;
  1596. uint8_t devnum = 0;
  1597. int num_retry = NUM_ATTEMPTS;
  1598. do {
  1599. ret = swr_get_logical_dev_num(swr_dev, swr_dev->addr, &devnum);
  1600. if (ret) {
  1601. dev_err(&swr_dev->dev,
  1602. "%s get devnum %d for dev addr %lx failed\n",
  1603. __func__, devnum, swr_dev->addr);
  1604. /* retry after 1ms */
  1605. usleep_range(1000, 1010);
  1606. }
  1607. } while (ret && --num_retry);
  1608. swr_dev->dev_num = devnum;
  1609. return 0;
  1610. }
  1611. static bool get_usbc_hs_status(struct snd_soc_component *component,
  1612. struct wcd_mbhc_config *mbhc_cfg)
  1613. {
  1614. if (mbhc_cfg->enable_usbc_analog) {
  1615. if (!(snd_soc_component_read(component, WCD937X_ANA_MBHC_MECH)
  1616. & 0x20))
  1617. return true;
  1618. }
  1619. return false;
  1620. }
  1621. static int wcd937x_event_notify(struct notifier_block *block,
  1622. unsigned long val,
  1623. void *data)
  1624. {
  1625. u16 event = (val & 0xffff);
  1626. u16 amic = (val >> 0x10);
  1627. u16 mask = 0x40, reg = 0x0;
  1628. int ret = 0;
  1629. struct wcd937x_priv *wcd937x = dev_get_drvdata((struct device *)data);
  1630. struct snd_soc_component *component = wcd937x->component;
  1631. struct wcd_mbhc *mbhc;
  1632. switch (event) {
  1633. case BOLERO_SLV_EVT_TX_CH_HOLD_CLEAR:
  1634. if (amic == 0x1 || amic == 0x2)
  1635. reg = WCD937X_ANA_TX_CH2;
  1636. else if (amic == 0x3)
  1637. reg = WCD937X_ANA_TX_CH3_HPF;
  1638. else
  1639. return 0;
  1640. if (amic == 0x2)
  1641. mask = 0x20;
  1642. snd_soc_component_update_bits(component, reg, mask, 0x00);
  1643. break;
  1644. case BOLERO_SLV_EVT_PA_OFF_PRE_SSR:
  1645. snd_soc_component_update_bits(component, WCD937X_ANA_HPH,
  1646. 0xC0, 0x00);
  1647. snd_soc_component_update_bits(component, WCD937X_ANA_EAR,
  1648. 0x80, 0x00);
  1649. snd_soc_component_update_bits(component, WCD937X_AUX_AUXPA,
  1650. 0x80, 0x00);
  1651. break;
  1652. case BOLERO_SLV_EVT_SSR_DOWN:
  1653. wcd937x->mbhc->wcd_mbhc.deinit_in_progress = true;
  1654. mbhc = &wcd937x->mbhc->wcd_mbhc;
  1655. wcd937x->usbc_hs_status = get_usbc_hs_status(component,
  1656. mbhc->mbhc_cfg);
  1657. wcd937x_mbhc_ssr_down(wcd937x->mbhc, component);
  1658. wcd937x_reset_low(wcd937x->dev);
  1659. break;
  1660. case BOLERO_SLV_EVT_SSR_UP:
  1661. wcd937x_reset(wcd937x->dev);
  1662. /* allow reset to take effect */
  1663. usleep_range(10000, 10010);
  1664. wcd937x_get_logical_addr(wcd937x->tx_swr_dev);
  1665. wcd937x_get_logical_addr(wcd937x->rx_swr_dev);
  1666. wcd937x_init_reg(component);
  1667. regcache_mark_dirty(wcd937x->regmap);
  1668. regcache_sync(wcd937x->regmap);
  1669. /* Initialize MBHC module */
  1670. mbhc = &wcd937x->mbhc->wcd_mbhc;
  1671. ret = wcd937x_mbhc_post_ssr_init(wcd937x->mbhc, component);
  1672. if (ret) {
  1673. dev_err(component->dev, "%s: mbhc initialization failed\n",
  1674. __func__);
  1675. } else {
  1676. wcd937x_mbhc_hs_detect(component, mbhc->mbhc_cfg);
  1677. if (wcd937x->usbc_hs_status)
  1678. mdelay(500);
  1679. }
  1680. wcd937x->mbhc->wcd_mbhc.deinit_in_progress = false;
  1681. break;
  1682. default:
  1683. dev_err(component->dev, "%s: invalid event %d\n", __func__,
  1684. event);
  1685. break;
  1686. }
  1687. return 0;
  1688. }
  1689. static int __wcd937x_codec_enable_micbias(struct snd_soc_dapm_widget *w,
  1690. int event)
  1691. {
  1692. struct snd_soc_component *component =
  1693. snd_soc_dapm_to_component(w->dapm);
  1694. int micb_num;
  1695. dev_dbg(component->dev, "%s: wname: %s, event: %d\n",
  1696. __func__, w->name, event);
  1697. if (strnstr(w->name, "MIC BIAS1", sizeof("MIC BIAS1")))
  1698. micb_num = MIC_BIAS_1;
  1699. else if (strnstr(w->name, "MIC BIAS2", sizeof("MIC BIAS2")))
  1700. micb_num = MIC_BIAS_2;
  1701. else if (strnstr(w->name, "MIC BIAS3", sizeof("MIC BIAS3")))
  1702. micb_num = MIC_BIAS_3;
  1703. else
  1704. return -EINVAL;
  1705. switch (event) {
  1706. case SND_SOC_DAPM_PRE_PMU:
  1707. wcd937x_micbias_control(component, micb_num,
  1708. MICB_ENABLE, true);
  1709. break;
  1710. case SND_SOC_DAPM_POST_PMU:
  1711. usleep_range(1000, 1100);
  1712. break;
  1713. case SND_SOC_DAPM_POST_PMD:
  1714. wcd937x_micbias_control(component, micb_num,
  1715. MICB_DISABLE, true);
  1716. break;
  1717. };
  1718. return 0;
  1719. }
  1720. static int wcd937x_codec_enable_micbias(struct snd_soc_dapm_widget *w,
  1721. struct snd_kcontrol *kcontrol,
  1722. int event)
  1723. {
  1724. return __wcd937x_codec_enable_micbias(w, event);
  1725. }
  1726. static int __wcd937x_codec_enable_micbias_pullup(struct snd_soc_dapm_widget *w,
  1727. int event)
  1728. {
  1729. struct snd_soc_component *component =
  1730. snd_soc_dapm_to_component(w->dapm);
  1731. int micb_num;
  1732. dev_dbg(component->dev, "%s: wname: %s, event: %d\n",
  1733. __func__, w->name, event);
  1734. if (strnstr(w->name, "VA MIC BIAS1", sizeof("VA MIC BIAS1")))
  1735. micb_num = MIC_BIAS_1;
  1736. else if (strnstr(w->name, "VA MIC BIAS2", sizeof("VA MIC BIAS2")))
  1737. micb_num = MIC_BIAS_2;
  1738. else if (strnstr(w->name, "VA MIC BIAS3", sizeof("VA MIC BIAS3")))
  1739. micb_num = MIC_BIAS_3;
  1740. else
  1741. return -EINVAL;
  1742. switch (event) {
  1743. case SND_SOC_DAPM_PRE_PMU:
  1744. wcd937x_micbias_control(component, micb_num,
  1745. MICB_PULLUP_ENABLE, true);
  1746. break;
  1747. case SND_SOC_DAPM_POST_PMU:
  1748. /* 1 msec delay as per HW requirement */
  1749. usleep_range(1000, 1100);
  1750. break;
  1751. case SND_SOC_DAPM_POST_PMD:
  1752. wcd937x_micbias_control(component, micb_num,
  1753. MICB_PULLUP_DISABLE, true);
  1754. break;
  1755. };
  1756. return 0;
  1757. }
  1758. static int wcd937x_codec_enable_micbias_pullup(struct snd_soc_dapm_widget *w,
  1759. struct snd_kcontrol *kcontrol,
  1760. int event)
  1761. {
  1762. return __wcd937x_codec_enable_micbias_pullup(w, event);
  1763. }
  1764. static int wcd937x_rx_hph_mode_get(struct snd_kcontrol *kcontrol,
  1765. struct snd_ctl_elem_value *ucontrol)
  1766. {
  1767. struct snd_soc_component *component =
  1768. snd_soc_kcontrol_component(kcontrol);
  1769. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1770. ucontrol->value.integer.value[0] = wcd937x->hph_mode;
  1771. return 0;
  1772. }
  1773. static int wcd937x_rx_hph_mode_put(struct snd_kcontrol *kcontrol,
  1774. struct snd_ctl_elem_value *ucontrol)
  1775. {
  1776. struct snd_soc_component *component =
  1777. snd_soc_kcontrol_component(kcontrol);
  1778. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1779. u32 mode_val;
  1780. mode_val = ucontrol->value.enumerated.item[0];
  1781. dev_dbg(component->dev, "%s: mode: %d\n", __func__, mode_val);
  1782. if (mode_val == 0) {
  1783. dev_warn(component->dev, "%s:Invalid HPH Mode, default to class_AB\n",
  1784. __func__);
  1785. mode_val = 3; /* enum will be updated later */
  1786. }
  1787. wcd937x->hph_mode = mode_val;
  1788. return 0;
  1789. }
  1790. static int wcd937x_tx_ch_pwr_level_get(struct snd_kcontrol *kcontrol,
  1791. struct snd_ctl_elem_value *ucontrol)
  1792. {
  1793. struct snd_soc_component *component =
  1794. snd_soc_kcontrol_component(kcontrol);
  1795. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1796. if (strnstr(kcontrol->id.name, "CH1", sizeof(kcontrol->id.name)))
  1797. ucontrol->value.integer.value[0] = wcd937x->tx_ch_pwr[0];
  1798. else if (strnstr(kcontrol->id.name, "CH3", sizeof(kcontrol->id.name)))
  1799. ucontrol->value.integer.value[0] = wcd937x->tx_ch_pwr[1];
  1800. return 0;
  1801. }
  1802. static int wcd937x_tx_ch_pwr_level_put(struct snd_kcontrol *kcontrol,
  1803. struct snd_ctl_elem_value *ucontrol)
  1804. {
  1805. struct snd_soc_component *component =
  1806. snd_soc_kcontrol_component(kcontrol);
  1807. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1808. u32 pwr_level = ucontrol->value.enumerated.item[0];
  1809. dev_dbg(component->dev, "%s: tx ch pwr_level: %d\n",
  1810. __func__, pwr_level);
  1811. if (strnstr(kcontrol->id.name, "CH1",
  1812. sizeof(kcontrol->id.name))) {
  1813. snd_soc_component_update_bits(component,
  1814. WCD937X_ANA_TX_CH1, 0x60,
  1815. pwr_level << 0x5);
  1816. wcd937x->tx_ch_pwr[0] = pwr_level;
  1817. } else if (strnstr(kcontrol->id.name, "CH3",
  1818. sizeof(kcontrol->id.name))) {
  1819. snd_soc_component_update_bits(component,
  1820. WCD937X_ANA_TX_CH3, 0x60,
  1821. pwr_level << 0x5);
  1822. wcd937x->tx_ch_pwr[1] = pwr_level;
  1823. }
  1824. return 0;
  1825. }
  1826. static int wcd937x_ear_pa_gain_get(struct snd_kcontrol *kcontrol,
  1827. struct snd_ctl_elem_value *ucontrol)
  1828. {
  1829. u8 ear_pa_gain = 0;
  1830. struct snd_soc_component *component =
  1831. snd_soc_kcontrol_component(kcontrol);
  1832. ear_pa_gain = snd_soc_component_read(component,
  1833. WCD937X_ANA_EAR_COMPANDER_CTL);
  1834. ear_pa_gain = (ear_pa_gain & 0x7C) >> 2;
  1835. ucontrol->value.integer.value[0] = ear_pa_gain;
  1836. dev_dbg(component->dev, "%s: ear_pa_gain = 0x%x\n", __func__,
  1837. ear_pa_gain);
  1838. return 0;
  1839. }
  1840. static int wcd937x_ear_pa_gain_put(struct snd_kcontrol *kcontrol,
  1841. struct snd_ctl_elem_value *ucontrol)
  1842. {
  1843. u8 ear_pa_gain = 0;
  1844. struct snd_soc_component *component =
  1845. snd_soc_kcontrol_component(kcontrol);
  1846. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1847. dev_dbg(component->dev, "%s: ucontrol->value.integer.value[0] = %ld\n",
  1848. __func__, ucontrol->value.integer.value[0]);
  1849. ear_pa_gain = ucontrol->value.integer.value[0] << 2;
  1850. if (!wcd937x->comp1_enable) {
  1851. snd_soc_component_update_bits(component,
  1852. WCD937X_ANA_EAR_COMPANDER_CTL,
  1853. 0x7C, ear_pa_gain);
  1854. }
  1855. return 0;
  1856. }
  1857. /* wcd937x_codec_get_dev_num - returns swr device number
  1858. * @component: Codec instance
  1859. *
  1860. * Return: swr device number on success or negative error
  1861. * code on failure.
  1862. */
  1863. int wcd937x_codec_get_dev_num(struct snd_soc_component *component)
  1864. {
  1865. struct wcd937x_priv *wcd937x;
  1866. if (!component)
  1867. return -EINVAL;
  1868. wcd937x = snd_soc_component_get_drvdata(component);
  1869. if (!wcd937x || !wcd937x->rx_swr_dev) {
  1870. pr_err("%s: wcd937x component is NULL\n", __func__);
  1871. return -EINVAL;
  1872. }
  1873. return wcd937x->rx_swr_dev->dev_num;
  1874. }
  1875. EXPORT_SYMBOL_GPL(wcd937x_codec_get_dev_num);
  1876. static int wcd937x_get_compander(struct snd_kcontrol *kcontrol,
  1877. struct snd_ctl_elem_value *ucontrol)
  1878. {
  1879. struct snd_soc_component *component =
  1880. snd_soc_kcontrol_component(kcontrol);
  1881. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1882. bool hphr;
  1883. struct soc_multi_mixer_control *mc;
  1884. mc = (struct soc_multi_mixer_control *)(kcontrol->private_value);
  1885. hphr = mc->shift;
  1886. ucontrol->value.integer.value[0] = hphr ? wcd937x->comp2_enable :
  1887. wcd937x->comp1_enable;
  1888. return 0;
  1889. }
  1890. static int wcd937x_set_compander(struct snd_kcontrol *kcontrol,
  1891. struct snd_ctl_elem_value *ucontrol)
  1892. {
  1893. struct snd_soc_component *component =
  1894. snd_soc_kcontrol_component(kcontrol);
  1895. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1896. int value = ucontrol->value.integer.value[0];
  1897. bool hphr;
  1898. struct soc_multi_mixer_control *mc;
  1899. mc = (struct soc_multi_mixer_control *)(kcontrol->private_value);
  1900. hphr = mc->shift;
  1901. if (hphr)
  1902. wcd937x->comp2_enable = value;
  1903. else
  1904. wcd937x->comp1_enable = value;
  1905. return 0;
  1906. }
  1907. static int wcd937x_codec_enable_vdd_buck(struct snd_soc_dapm_widget *w,
  1908. struct snd_kcontrol *kcontrol,
  1909. int event)
  1910. {
  1911. struct snd_soc_component *component =
  1912. snd_soc_dapm_to_component(w->dapm);
  1913. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  1914. struct wcd937x_pdata *pdata = NULL;
  1915. int ret = 0;
  1916. pdata = dev_get_platdata(wcd937x->dev);
  1917. if (!pdata) {
  1918. dev_err(component->dev, "%s: pdata is NULL\n", __func__);
  1919. return -EINVAL;
  1920. }
  1921. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1922. w->name, event);
  1923. switch (event) {
  1924. case SND_SOC_DAPM_PRE_PMU:
  1925. if (test_bit(ALLOW_BUCK_DISABLE, &wcd937x->status_mask)) {
  1926. dev_dbg(component->dev,
  1927. "%s: buck already in enabled state\n",
  1928. __func__);
  1929. clear_bit(ALLOW_BUCK_DISABLE, &wcd937x->status_mask);
  1930. return 0;
  1931. }
  1932. ret = msm_cdc_enable_ondemand_supply(wcd937x->dev,
  1933. wcd937x->supplies,
  1934. pdata->regulator,
  1935. pdata->num_supplies,
  1936. "cdc-vdd-buck");
  1937. if (ret == -EINVAL) {
  1938. dev_err(component->dev, "%s: vdd buck is not enabled\n",
  1939. __func__);
  1940. return ret;
  1941. }
  1942. clear_bit(ALLOW_BUCK_DISABLE, &wcd937x->status_mask);
  1943. /*
  1944. * 200us sleep is required after LDO15 is enabled as per
  1945. * HW requirement
  1946. */
  1947. usleep_range(200, 250);
  1948. break;
  1949. case SND_SOC_DAPM_POST_PMD:
  1950. set_bit(ALLOW_BUCK_DISABLE, &wcd937x->status_mask);
  1951. break;
  1952. }
  1953. return 0;
  1954. }
  1955. static const char * const rx_hph_mode_mux_text[] = {
  1956. "CLS_H_INVALID", "CLS_H_HIFI", "CLS_H_LP", "CLS_AB", "CLS_H_LOHIFI",
  1957. "CLS_H_ULP", "CLS_AB_HIFI",
  1958. };
  1959. const char * const tx_master_ch_text[] = {
  1960. "ZERO", "SWRM_TX1_CH1", "SWRM_TX1_CH2", "SWRM_TX1_CH3", "SWRM_TX1_CH4",
  1961. "SWRM_TX2_CH1", "SWRM_TX2_CH2", "SWRM_TX2_CH3", "SWRM_TX2_CH4",
  1962. "SWRM_TX3_CH1", "SWRM_TX3_CH2", "SWRM_TX3_CH3", "SWRM_TX3_CH4",
  1963. "SWRM_PCM_IN",
  1964. };
  1965. const struct soc_enum tx_master_ch_enum =
  1966. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(tx_master_ch_text),
  1967. tx_master_ch_text);
  1968. static void wcd937x_tx_get_slave_ch_type_idx(const char *wname, int *ch_idx)
  1969. {
  1970. u8 ch_type = 0;
  1971. if (strnstr(wname, "ADC1", sizeof("ADC1")))
  1972. ch_type = ADC1;
  1973. else if (strnstr(wname, "ADC2", sizeof("ADC2")))
  1974. ch_type = ADC2;
  1975. else if (strnstr(wname, "ADC3", sizeof("ADC3")))
  1976. ch_type = ADC3;
  1977. else if (strnstr(wname, "DMIC0", sizeof("DMIC0")))
  1978. ch_type = DMIC0;
  1979. else if (strnstr(wname, "DMIC1", sizeof("DMIC1")))
  1980. ch_type = DMIC1;
  1981. else if (strnstr(wname, "MBHC", sizeof("MBHC")))
  1982. ch_type = MBHC;
  1983. else if (strnstr(wname, "DMIC2", sizeof("DMIC2")))
  1984. ch_type = DMIC2;
  1985. else if (strnstr(wname, "DMIC3", sizeof("DMIC3")))
  1986. ch_type = DMIC3;
  1987. else if (strnstr(wname, "DMIC4", sizeof("DMIC4")))
  1988. ch_type = DMIC4;
  1989. else if (strnstr(wname, "DMIC5", sizeof("DMIC5")))
  1990. ch_type = DMIC5;
  1991. else
  1992. pr_err("%s: ch name: %s is not listed\n", __func__, wname);
  1993. if (ch_type)
  1994. *ch_idx = wcd937x_slave_get_slave_ch_val(ch_type);
  1995. else
  1996. *ch_idx = -EINVAL;
  1997. }
  1998. static int wcd937x_tx_master_ch_get(struct snd_kcontrol *kcontrol,
  1999. struct snd_ctl_elem_value *ucontrol)
  2000. {
  2001. struct snd_soc_component *component =
  2002. snd_soc_kcontrol_component(kcontrol);
  2003. struct wcd937x_priv *wcd937x = NULL;
  2004. int slave_ch_idx = -EINVAL;
  2005. if (component == NULL)
  2006. return -EINVAL;
  2007. wcd937x = snd_soc_component_get_drvdata(component);
  2008. if (wcd937x == NULL)
  2009. return -EINVAL;
  2010. wcd937x_tx_get_slave_ch_type_idx(kcontrol->id.name, &slave_ch_idx);
  2011. if (slave_ch_idx < 0 || slave_ch_idx >= WCD937X_MAX_SLAVE_CH_TYPES)
  2012. return -EINVAL;
  2013. ucontrol->value.integer.value[0] =
  2014. wcd937x_slave_get_master_ch_val(
  2015. wcd937x->tx_master_ch_map[slave_ch_idx]);
  2016. dev_dbg(component->dev, "%s: ucontrol->value.integer.value[0] = %ld\n",
  2017. __func__, ucontrol->value.integer.value[0]);
  2018. return 0;
  2019. }
  2020. static int wcd937x_tx_master_ch_put(struct snd_kcontrol *kcontrol,
  2021. struct snd_ctl_elem_value *ucontrol)
  2022. {
  2023. struct snd_soc_component *component =
  2024. snd_soc_kcontrol_component(kcontrol);
  2025. struct wcd937x_priv *wcd937x;
  2026. int slave_ch_idx = -EINVAL, idx = 0;
  2027. if (component == NULL)
  2028. return -EINVAL;
  2029. wcd937x = snd_soc_component_get_drvdata(component);
  2030. if (wcd937x == NULL)
  2031. return -EINVAL;
  2032. wcd937x_tx_get_slave_ch_type_idx(kcontrol->id.name, &slave_ch_idx);
  2033. if (slave_ch_idx < 0 || slave_ch_idx >= WCD937X_MAX_SLAVE_CH_TYPES)
  2034. return -EINVAL;
  2035. dev_dbg(component->dev, "%s: slave_ch_idx: %d", __func__, slave_ch_idx);
  2036. dev_dbg(component->dev, "%s: ucontrol->value.enumerated.item[0] = %ld\n",
  2037. __func__, ucontrol->value.enumerated.item[0]);
  2038. idx = ucontrol->value.enumerated.item[0];
  2039. if (idx < 0 || idx >= ARRAY_SIZE(wcd937x_swr_master_ch_map))
  2040. return -EINVAL;
  2041. wcd937x->tx_master_ch_map[slave_ch_idx] =
  2042. wcd937x_slave_get_master_ch(idx);
  2043. return 0;
  2044. }
  2045. static int wcd937x_bcs_get(struct snd_kcontrol *kcontrol,
  2046. struct snd_ctl_elem_value *ucontrol)
  2047. {
  2048. struct snd_soc_component *component =
  2049. snd_soc_kcontrol_component(kcontrol);
  2050. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  2051. ucontrol->value.integer.value[0] = wcd937x->bcs_dis;
  2052. return 0;
  2053. }
  2054. static int wcd937x_bcs_put(struct snd_kcontrol *kcontrol,
  2055. struct snd_ctl_elem_value *ucontrol)
  2056. {
  2057. struct snd_soc_component *component =
  2058. snd_soc_kcontrol_component(kcontrol);
  2059. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  2060. wcd937x->bcs_dis = ucontrol->value.integer.value[0];
  2061. dev_dbg(component->dev, "%s: BCS Disable %d\n", __func__, wcd937x->bcs_dis);
  2062. return 0;
  2063. }
  2064. static const char * const wcd937x_tx_ch_pwr_level_text[] = {
  2065. "L0", "L1", "L2", "L3",
  2066. };
  2067. static const char * const wcd937x_ear_pa_gain_text[] = {
  2068. "G_6_DB", "G_4P5_DB", "G_3_DB", "G_1P5_DB", "G_0_DB",
  2069. "G_M1P5_DB", "G_M3_DB", "G_M4P5_DB",
  2070. "G_M6_DB", "G_7P5_DB", "G_M9_DB",
  2071. "G_M10P5_DB", "G_M12_DB", "G_M13P5_DB",
  2072. "G_M15_DB", "G_M16P5_DB", "G_M18_DB",
  2073. };
  2074. static const struct soc_enum rx_hph_mode_mux_enum =
  2075. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(rx_hph_mode_mux_text),
  2076. rx_hph_mode_mux_text);
  2077. static SOC_ENUM_SINGLE_EXT_DECL(wcd937x_ear_pa_gain_enum,
  2078. wcd937x_ear_pa_gain_text);
  2079. static SOC_ENUM_SINGLE_EXT_DECL(wcd937x_tx_ch_pwr_level_enum,
  2080. wcd937x_tx_ch_pwr_level_text);
  2081. static const struct snd_kcontrol_new wcd937x_snd_controls[] = {
  2082. SOC_ENUM_EXT("EAR PA GAIN", wcd937x_ear_pa_gain_enum,
  2083. wcd937x_ear_pa_gain_get, wcd937x_ear_pa_gain_put),
  2084. SOC_ENUM_EXT("RX HPH Mode", rx_hph_mode_mux_enum,
  2085. wcd937x_rx_hph_mode_get, wcd937x_rx_hph_mode_put),
  2086. SOC_SINGLE_EXT("HPHL_COMP Switch", SND_SOC_NOPM, 0, 1, 0,
  2087. wcd937x_get_compander, wcd937x_set_compander),
  2088. SOC_SINGLE_EXT("HPHR_COMP Switch", SND_SOC_NOPM, 1, 1, 0,
  2089. wcd937x_get_compander, wcd937x_set_compander),
  2090. SOC_SINGLE_EXT("ADC2_BCS Disable", SND_SOC_NOPM, 0, 1, 0,
  2091. wcd937x_bcs_get, wcd937x_bcs_put),
  2092. SOC_SINGLE_TLV("HPHL Volume", WCD937X_HPH_L_EN, 0, 20, 1, line_gain),
  2093. SOC_SINGLE_TLV("HPHR Volume", WCD937X_HPH_R_EN, 0, 20, 1, line_gain),
  2094. SOC_SINGLE_TLV("ADC1 Volume", WCD937X_ANA_TX_CH1, 0, 20, 0,
  2095. analog_gain),
  2096. SOC_SINGLE_TLV("ADC2 Volume", WCD937X_ANA_TX_CH2, 0, 20, 0,
  2097. analog_gain),
  2098. SOC_SINGLE_TLV("ADC3 Volume", WCD937X_ANA_TX_CH3, 0, 20, 0,
  2099. analog_gain),
  2100. SOC_ENUM_EXT("ADC1 ChMap", tx_master_ch_enum,
  2101. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2102. SOC_ENUM_EXT("ADC2 ChMap", tx_master_ch_enum,
  2103. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2104. SOC_ENUM_EXT("ADC3 ChMap", tx_master_ch_enum,
  2105. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2106. SOC_ENUM_EXT("DMIC0 ChMap", tx_master_ch_enum,
  2107. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2108. SOC_ENUM_EXT("DMIC1 ChMap", tx_master_ch_enum,
  2109. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2110. SOC_ENUM_EXT("MBHC ChMap", tx_master_ch_enum,
  2111. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2112. SOC_ENUM_EXT("DMIC2 ChMap", tx_master_ch_enum,
  2113. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2114. SOC_ENUM_EXT("DMIC3 ChMap", tx_master_ch_enum,
  2115. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2116. SOC_ENUM_EXT("DMIC4 ChMap", tx_master_ch_enum,
  2117. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2118. SOC_ENUM_EXT("DMIC5 ChMap", tx_master_ch_enum,
  2119. wcd937x_tx_master_ch_get, wcd937x_tx_master_ch_put),
  2120. SOC_ENUM_EXT("TX CH1 PWR", wcd937x_tx_ch_pwr_level_enum,
  2121. wcd937x_tx_ch_pwr_level_get, wcd937x_tx_ch_pwr_level_put),
  2122. SOC_ENUM_EXT("TX CH3 PWR", wcd937x_tx_ch_pwr_level_enum,
  2123. wcd937x_tx_ch_pwr_level_get, wcd937x_tx_ch_pwr_level_put),
  2124. };
  2125. static const struct snd_kcontrol_new adc1_switch[] = {
  2126. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2127. };
  2128. static const struct snd_kcontrol_new adc2_switch[] = {
  2129. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2130. };
  2131. static const struct snd_kcontrol_new adc3_switch[] = {
  2132. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2133. };
  2134. static const struct snd_kcontrol_new dmic1_switch[] = {
  2135. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2136. };
  2137. static const struct snd_kcontrol_new dmic2_switch[] = {
  2138. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2139. };
  2140. static const struct snd_kcontrol_new dmic3_switch[] = {
  2141. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2142. };
  2143. static const struct snd_kcontrol_new dmic4_switch[] = {
  2144. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2145. };
  2146. static const struct snd_kcontrol_new dmic5_switch[] = {
  2147. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2148. };
  2149. static const struct snd_kcontrol_new dmic6_switch[] = {
  2150. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2151. };
  2152. static const struct snd_kcontrol_new ear_rdac_switch[] = {
  2153. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2154. };
  2155. static const struct snd_kcontrol_new aux_rdac_switch[] = {
  2156. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2157. };
  2158. static const struct snd_kcontrol_new hphl_rdac_switch[] = {
  2159. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2160. };
  2161. static const struct snd_kcontrol_new hphr_rdac_switch[] = {
  2162. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2163. };
  2164. static const char * const adc2_mux_text[] = {
  2165. "INP2", "INP3"
  2166. };
  2167. static const char * const rdac3_mux_text[] = {
  2168. "RX1", "RX3"
  2169. };
  2170. static const struct soc_enum adc2_enum =
  2171. SOC_ENUM_SINGLE(WCD937X_TX_NEW_TX_CH2_SEL, 7,
  2172. ARRAY_SIZE(adc2_mux_text), adc2_mux_text);
  2173. static const struct soc_enum rdac3_enum =
  2174. SOC_ENUM_SINGLE(WCD937X_DIGITAL_CDC_EAR_PATH_CTL, 0,
  2175. ARRAY_SIZE(rdac3_mux_text), rdac3_mux_text);
  2176. static const struct snd_kcontrol_new tx_adc2_mux =
  2177. SOC_DAPM_ENUM("ADC2 MUX Mux", adc2_enum);
  2178. static const struct snd_kcontrol_new rx_rdac3_mux =
  2179. SOC_DAPM_ENUM("RDAC3_MUX Mux", rdac3_enum);
  2180. static const struct snd_soc_dapm_widget wcd937x_dapm_widgets[] = {
  2181. /*input widgets*/
  2182. SND_SOC_DAPM_INPUT("AMIC1"),
  2183. SND_SOC_DAPM_INPUT("AMIC2"),
  2184. SND_SOC_DAPM_INPUT("AMIC3"),
  2185. SND_SOC_DAPM_INPUT("IN1_HPHL"),
  2186. SND_SOC_DAPM_INPUT("IN2_HPHR"),
  2187. SND_SOC_DAPM_INPUT("IN3_AUX"),
  2188. /*
  2189. * These dummy widgets are null connected to WCD937x dapm input and
  2190. * output widgets which are not actual path endpoints. This ensures
  2191. * dapm doesnt set these dapm input and output widgets as endpoints.
  2192. */
  2193. SND_SOC_DAPM_INPUT("WCD_TX_DUMMY"),
  2194. SND_SOC_DAPM_OUTPUT("WCD_RX_DUMMY"),
  2195. /*tx widgets*/
  2196. SND_SOC_DAPM_ADC_E("ADC1", NULL, SND_SOC_NOPM, 0, 0,
  2197. wcd937x_codec_enable_adc,
  2198. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2199. SND_SOC_DAPM_ADC_E("ADC2", NULL, SND_SOC_NOPM, 1, 0,
  2200. wcd937x_codec_enable_adc,
  2201. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2202. SND_SOC_DAPM_MIXER_E("ADC1 REQ", SND_SOC_NOPM, 0, 0,
  2203. NULL, 0, wcd937x_enable_req,
  2204. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2205. SND_SOC_DAPM_MIXER_E("ADC2 REQ", SND_SOC_NOPM, 0, 0,
  2206. NULL, 0, wcd937x_enable_req,
  2207. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2208. SND_SOC_DAPM_MUX("ADC2 MUX", SND_SOC_NOPM, 0, 0,
  2209. &tx_adc2_mux),
  2210. /*tx mixers*/
  2211. SND_SOC_DAPM_MIXER_E("ADC1_MIXER", SND_SOC_NOPM, 0, 0,
  2212. adc1_switch, ARRAY_SIZE(adc1_switch),
  2213. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2214. SND_SOC_DAPM_POST_PMD),
  2215. SND_SOC_DAPM_MIXER_E("ADC2_MIXER", SND_SOC_NOPM, 1, 0,
  2216. adc2_switch, ARRAY_SIZE(adc2_switch),
  2217. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2218. SND_SOC_DAPM_POST_PMD),
  2219. /* micbias widgets*/
  2220. SND_SOC_DAPM_SUPPLY("MIC BIAS1", SND_SOC_NOPM, 0, 0,
  2221. wcd937x_codec_enable_micbias,
  2222. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2223. SND_SOC_DAPM_POST_PMD),
  2224. SND_SOC_DAPM_SUPPLY("MIC BIAS2", SND_SOC_NOPM, 0, 0,
  2225. wcd937x_codec_enable_micbias,
  2226. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2227. SND_SOC_DAPM_POST_PMD),
  2228. SND_SOC_DAPM_SUPPLY("MIC BIAS3", SND_SOC_NOPM, 0, 0,
  2229. wcd937x_codec_enable_micbias,
  2230. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2231. SND_SOC_DAPM_POST_PMD),
  2232. SND_SOC_DAPM_SUPPLY("VDD_BUCK", SND_SOC_NOPM, 0, 0,
  2233. wcd937x_codec_enable_vdd_buck,
  2234. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2235. SND_SOC_DAPM_SUPPLY_S("CLS_H_PORT", 1, SND_SOC_NOPM, 0, 0,
  2236. wcd937x_enable_clsh,
  2237. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2238. /*rx widgets*/
  2239. SND_SOC_DAPM_PGA_E("EAR PGA", WCD937X_ANA_EAR, 7, 0, NULL, 0,
  2240. wcd937x_codec_enable_ear_pa,
  2241. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2242. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2243. SND_SOC_DAPM_PGA_E("AUX PGA", WCD937X_AUX_AUXPA, 7, 0, NULL, 0,
  2244. wcd937x_codec_enable_aux_pa,
  2245. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2246. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2247. SND_SOC_DAPM_PGA_E("HPHL PGA", WCD937X_ANA_HPH, 7, 0, NULL, 0,
  2248. wcd937x_codec_enable_hphl_pa,
  2249. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2250. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2251. SND_SOC_DAPM_PGA_E("HPHR PGA", WCD937X_ANA_HPH, 6, 0, NULL, 0,
  2252. wcd937x_codec_enable_hphr_pa,
  2253. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2254. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2255. SND_SOC_DAPM_DAC_E("RDAC1", NULL, SND_SOC_NOPM, 0, 0,
  2256. wcd937x_codec_hphl_dac_event,
  2257. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2258. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2259. SND_SOC_DAPM_DAC_E("RDAC2", NULL, SND_SOC_NOPM, 0, 0,
  2260. wcd937x_codec_hphr_dac_event,
  2261. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2262. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2263. SND_SOC_DAPM_DAC_E("RDAC3", NULL, SND_SOC_NOPM, 0, 0,
  2264. wcd937x_codec_ear_dac_event,
  2265. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2266. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2267. SND_SOC_DAPM_DAC_E("RDAC4", NULL, SND_SOC_NOPM, 0, 0,
  2268. wcd937x_codec_aux_dac_event,
  2269. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2270. SND_SOC_DAPM_PRE_PMD | SND_SOC_DAPM_POST_PMD),
  2271. SND_SOC_DAPM_MUX("RDAC3_MUX", SND_SOC_NOPM, 0, 0, &rx_rdac3_mux),
  2272. SND_SOC_DAPM_MIXER_E("RX1", SND_SOC_NOPM, 0, 0, NULL, 0,
  2273. wcd937x_enable_rx1, SND_SOC_DAPM_PRE_PMU |
  2274. SND_SOC_DAPM_POST_PMD),
  2275. SND_SOC_DAPM_MIXER_E("RX2", SND_SOC_NOPM, 0, 0, NULL, 0,
  2276. wcd937x_enable_rx2, SND_SOC_DAPM_PRE_PMU |
  2277. SND_SOC_DAPM_POST_PMD),
  2278. SND_SOC_DAPM_MIXER_E("RX3", SND_SOC_NOPM, 0, 0, NULL, 0,
  2279. wcd937x_enable_rx3, SND_SOC_DAPM_PRE_PMU |
  2280. SND_SOC_DAPM_POST_PMD),
  2281. /* rx mixer widgets*/
  2282. SND_SOC_DAPM_MIXER("EAR_RDAC", SND_SOC_NOPM, 0, 0,
  2283. ear_rdac_switch, ARRAY_SIZE(ear_rdac_switch)),
  2284. SND_SOC_DAPM_MIXER("AUX_RDAC", SND_SOC_NOPM, 0, 0,
  2285. aux_rdac_switch, ARRAY_SIZE(aux_rdac_switch)),
  2286. SND_SOC_DAPM_MIXER("HPHL_RDAC", SND_SOC_NOPM, 0, 0,
  2287. hphl_rdac_switch, ARRAY_SIZE(hphl_rdac_switch)),
  2288. SND_SOC_DAPM_MIXER("HPHR_RDAC", SND_SOC_NOPM, 0, 0,
  2289. hphr_rdac_switch, ARRAY_SIZE(hphr_rdac_switch)),
  2290. /*output widgets tx*/
  2291. SND_SOC_DAPM_OUTPUT("ADC1_OUTPUT"),
  2292. SND_SOC_DAPM_OUTPUT("ADC2_OUTPUT"),
  2293. SND_SOC_DAPM_OUTPUT("WCD_TX_OUTPUT"),
  2294. /*output widgets rx*/
  2295. SND_SOC_DAPM_OUTPUT("EAR"),
  2296. SND_SOC_DAPM_OUTPUT("AUX"),
  2297. SND_SOC_DAPM_OUTPUT("HPHL"),
  2298. SND_SOC_DAPM_OUTPUT("HPHR"),
  2299. /* micbias pull up widgets*/
  2300. SND_SOC_DAPM_SUPPLY("VA MIC BIAS1", SND_SOC_NOPM, 0, 0,
  2301. wcd937x_codec_enable_micbias_pullup,
  2302. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2303. SND_SOC_DAPM_POST_PMD),
  2304. SND_SOC_DAPM_SUPPLY("VA MIC BIAS2", SND_SOC_NOPM, 0, 0,
  2305. wcd937x_codec_enable_micbias_pullup,
  2306. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2307. SND_SOC_DAPM_POST_PMD),
  2308. SND_SOC_DAPM_SUPPLY("VA MIC BIAS3", SND_SOC_NOPM, 0, 0,
  2309. wcd937x_codec_enable_micbias_pullup,
  2310. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  2311. SND_SOC_DAPM_POST_PMD),
  2312. };
  2313. static const struct snd_soc_dapm_widget wcd9375_dapm_widgets[] = {
  2314. /*input widgets*/
  2315. SND_SOC_DAPM_INPUT("AMIC4"),
  2316. /*tx widgets*/
  2317. SND_SOC_DAPM_ADC_E("ADC3", NULL, SND_SOC_NOPM, 2, 0,
  2318. wcd937x_codec_enable_adc,
  2319. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2320. SND_SOC_DAPM_MIXER_E("ADC3 REQ", SND_SOC_NOPM, 0, 0,
  2321. NULL, 0, wcd937x_enable_req,
  2322. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2323. SND_SOC_DAPM_ADC_E("DMIC1", NULL, SND_SOC_NOPM, 0, 0,
  2324. wcd937x_codec_enable_dmic,
  2325. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2326. SND_SOC_DAPM_ADC_E("DMIC2", NULL, SND_SOC_NOPM, 1, 0,
  2327. wcd937x_codec_enable_dmic,
  2328. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2329. SND_SOC_DAPM_ADC_E("DMIC3", NULL, SND_SOC_NOPM, 2, 0,
  2330. wcd937x_codec_enable_dmic,
  2331. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2332. SND_SOC_DAPM_ADC_E("DMIC4", NULL, SND_SOC_NOPM, 3, 0,
  2333. wcd937x_codec_enable_dmic,
  2334. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2335. SND_SOC_DAPM_ADC_E("DMIC5", NULL, SND_SOC_NOPM, 4, 0,
  2336. wcd937x_codec_enable_dmic,
  2337. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2338. SND_SOC_DAPM_ADC_E("DMIC6", NULL, SND_SOC_NOPM, 5, 0,
  2339. wcd937x_codec_enable_dmic,
  2340. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2341. /*tx mixer widgets*/
  2342. SND_SOC_DAPM_MIXER_E("DMIC1_MIXER", SND_SOC_NOPM, 0,
  2343. 0, dmic1_switch, ARRAY_SIZE(dmic1_switch),
  2344. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2345. SND_SOC_DAPM_POST_PMD),
  2346. SND_SOC_DAPM_MIXER_E("DMIC2_MIXER", SND_SOC_NOPM, 1,
  2347. 0, dmic2_switch, ARRAY_SIZE(dmic2_switch),
  2348. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2349. SND_SOC_DAPM_POST_PMD),
  2350. SND_SOC_DAPM_MIXER_E("DMIC3_MIXER", SND_SOC_NOPM, 2,
  2351. 0, dmic3_switch, ARRAY_SIZE(dmic3_switch),
  2352. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2353. SND_SOC_DAPM_POST_PMD),
  2354. SND_SOC_DAPM_MIXER_E("DMIC4_MIXER", SND_SOC_NOPM, 3,
  2355. 0, dmic4_switch, ARRAY_SIZE(dmic4_switch),
  2356. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2357. SND_SOC_DAPM_POST_PMD),
  2358. SND_SOC_DAPM_MIXER_E("DMIC5_MIXER", SND_SOC_NOPM, 4,
  2359. 0, dmic5_switch, ARRAY_SIZE(dmic5_switch),
  2360. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2361. SND_SOC_DAPM_POST_PMD),
  2362. SND_SOC_DAPM_MIXER_E("DMIC6_MIXER", SND_SOC_NOPM, 5,
  2363. 0, dmic6_switch, ARRAY_SIZE(dmic6_switch),
  2364. wcd937x_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  2365. SND_SOC_DAPM_POST_PMD),
  2366. SND_SOC_DAPM_MIXER_E("ADC3_MIXER", SND_SOC_NOPM, 2, 0, adc3_switch,
  2367. ARRAY_SIZE(adc3_switch), wcd937x_tx_swr_ctrl,
  2368. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  2369. /*output widgets*/
  2370. SND_SOC_DAPM_OUTPUT("DMIC1_OUTPUT"),
  2371. SND_SOC_DAPM_OUTPUT("DMIC2_OUTPUT"),
  2372. SND_SOC_DAPM_OUTPUT("DMIC3_OUTPUT"),
  2373. SND_SOC_DAPM_OUTPUT("DMIC4_OUTPUT"),
  2374. SND_SOC_DAPM_OUTPUT("DMIC5_OUTPUT"),
  2375. SND_SOC_DAPM_OUTPUT("DMIC6_OUTPUT"),
  2376. SND_SOC_DAPM_OUTPUT("ADC3_OUTPUT"),
  2377. };
  2378. static const struct snd_soc_dapm_route wcd937x_audio_map[] = {
  2379. {"WCD_TX_DUMMY", NULL, "WCD_TX_OUTPUT"},
  2380. {"WCD_TX_OUTPUT", NULL, "ADC1_MIXER"},
  2381. {"ADC1_MIXER", "Switch", "ADC1 REQ"},
  2382. {"ADC1 REQ", NULL, "ADC1"},
  2383. {"ADC1", NULL, "AMIC1"},
  2384. {"WCD_TX_OUTPUT", NULL, "ADC2_MIXER"},
  2385. {"ADC2_MIXER", "Switch", "ADC2 REQ"},
  2386. {"ADC2 REQ", NULL, "ADC2"},
  2387. {"ADC2", NULL, "ADC2 MUX"},
  2388. {"ADC2 MUX", "INP3", "AMIC3"},
  2389. {"ADC2 MUX", "INP2", "AMIC2"},
  2390. {"IN1_HPHL", NULL, "WCD_RX_DUMMY"},
  2391. {"IN1_HPHL", NULL, "VDD_BUCK"},
  2392. {"IN1_HPHL", NULL, "CLS_H_PORT"},
  2393. {"RX1", NULL, "IN1_HPHL"},
  2394. {"RDAC1", NULL, "RX1"},
  2395. {"HPHL_RDAC", "Switch", "RDAC1"},
  2396. {"HPHL PGA", NULL, "HPHL_RDAC"},
  2397. {"HPHL", NULL, "HPHL PGA"},
  2398. {"IN2_HPHR", NULL, "WCD_RX_DUMMY"},
  2399. {"IN2_HPHR", NULL, "VDD_BUCK"},
  2400. {"IN2_HPHR", NULL, "CLS_H_PORT"},
  2401. {"RX2", NULL, "IN2_HPHR"},
  2402. {"RDAC2", NULL, "RX2"},
  2403. {"HPHR_RDAC", "Switch", "RDAC2"},
  2404. {"HPHR PGA", NULL, "HPHR_RDAC"},
  2405. {"HPHR", NULL, "HPHR PGA"},
  2406. {"IN3_AUX", NULL, "WCD_RX_DUMMY"},
  2407. {"IN3_AUX", NULL, "VDD_BUCK"},
  2408. {"IN3_AUX", NULL, "CLS_H_PORT"},
  2409. {"RX3", NULL, "IN3_AUX"},
  2410. {"RDAC4", NULL, "RX3"},
  2411. {"AUX_RDAC", "Switch", "RDAC4"},
  2412. {"AUX PGA", NULL, "AUX_RDAC"},
  2413. {"AUX", NULL, "AUX PGA"},
  2414. {"RDAC3_MUX", "RX3", "RX3"},
  2415. {"RDAC3_MUX", "RX1", "RX1"},
  2416. {"RDAC3", NULL, "RDAC3_MUX"},
  2417. {"EAR_RDAC", "Switch", "RDAC3"},
  2418. {"EAR PGA", NULL, "EAR_RDAC"},
  2419. {"EAR", NULL, "EAR PGA"},
  2420. };
  2421. static const struct snd_soc_dapm_route wcd9375_audio_map[] = {
  2422. {"WCD_TX_DUMMY", NULL, "WCD_TX_OUTPUT"},
  2423. {"WCD_TX_OUTPUT", NULL, "ADC3_MIXER"},
  2424. {"ADC3_OUTPUT", NULL, "ADC3_MIXER"},
  2425. {"ADC3_MIXER", "Switch", "ADC3 REQ"},
  2426. {"ADC3 REQ", NULL, "ADC3"},
  2427. {"ADC3", NULL, "AMIC4"},
  2428. {"WCD_TX_OUTPUT", NULL, "DMIC1_MIXER"},
  2429. {"DMIC1_OUTPUT", NULL, "DMIC1_MIXER"},
  2430. {"DMIC1_MIXER", "Switch", "DMIC1"},
  2431. {"WCD_TX_OUTPUT", NULL, "DMIC2_MIXER"},
  2432. {"DMIC2_OUTPUT", NULL, "DMIC2_MIXER"},
  2433. {"DMIC2_MIXER", "Switch", "DMIC2"},
  2434. {"WCD_TX_OUTPUT", NULL, "DMIC3_MIXER"},
  2435. {"DMIC3_OUTPUT", NULL, "DMIC3_MIXER"},
  2436. {"DMIC3_MIXER", "Switch", "DMIC3"},
  2437. {"WCD_TX_OUTPUT", NULL, "DMIC4_MIXER"},
  2438. {"DMIC4_OUTPUT", NULL, "DMIC4_MIXER"},
  2439. {"DMIC4_MIXER", "Switch", "DMIC4"},
  2440. {"WCD_TX_OUTPUT", NULL, "DMIC5_MIXER"},
  2441. {"DMIC5_OUTPUT", NULL, "DMIC5_MIXER"},
  2442. {"DMIC5_MIXER", "Switch", "DMIC5"},
  2443. {"WCD_TX_OUTPUT", NULL, "DMIC6_MIXER"},
  2444. {"DMIC6_OUTPUT", NULL, "DMIC6_MIXER"},
  2445. {"DMIC6_MIXER", "Switch", "DMIC6"},
  2446. };
  2447. static ssize_t wcd937x_version_read(struct snd_info_entry *entry,
  2448. void *file_private_data,
  2449. struct file *file,
  2450. char __user *buf, size_t count,
  2451. loff_t pos)
  2452. {
  2453. struct wcd937x_priv *priv;
  2454. char buffer[WCD937X_VERSION_ENTRY_SIZE];
  2455. int len = 0;
  2456. priv = (struct wcd937x_priv *) entry->private_data;
  2457. if (!priv) {
  2458. pr_err("%s: wcd937x priv is null\n", __func__);
  2459. return -EINVAL;
  2460. }
  2461. switch (priv->version) {
  2462. case WCD937X_VERSION_1_0:
  2463. len = snprintf(buffer, sizeof(buffer), "WCD937X_1_0\n");
  2464. break;
  2465. default:
  2466. len = snprintf(buffer, sizeof(buffer), "VER_UNDEFINED\n");
  2467. }
  2468. return simple_read_from_buffer(buf, count, &pos, buffer, len);
  2469. }
  2470. static struct snd_info_entry_ops wcd937x_info_ops = {
  2471. .read = wcd937x_version_read,
  2472. };
  2473. static ssize_t wcd937x_variant_read(struct snd_info_entry *entry,
  2474. void *file_private_data,
  2475. struct file *file,
  2476. char __user *buf, size_t count,
  2477. loff_t pos)
  2478. {
  2479. struct wcd937x_priv *priv;
  2480. char buffer[WCD937X_VARIANT_ENTRY_SIZE];
  2481. int len = 0;
  2482. priv = (struct wcd937x_priv *) entry->private_data;
  2483. if (!priv) {
  2484. pr_err("%s: wcd937x priv is null\n", __func__);
  2485. return -EINVAL;
  2486. }
  2487. switch (priv->variant) {
  2488. case WCD9370_VARIANT:
  2489. len = snprintf(buffer, sizeof(buffer), "WCD9370\n");
  2490. break;
  2491. case WCD9375_VARIANT:
  2492. len = snprintf(buffer, sizeof(buffer), "WCD9375\n");
  2493. break;
  2494. default:
  2495. len = snprintf(buffer, sizeof(buffer), "VER_UNDEFINED\n");
  2496. }
  2497. return simple_read_from_buffer(buf, count, &pos, buffer, len);
  2498. }
  2499. static struct snd_info_entry_ops wcd937x_variant_ops = {
  2500. .read = wcd937x_variant_read,
  2501. };
  2502. /*
  2503. * wcd937x_get_codec_variant
  2504. * @component: component instance
  2505. *
  2506. * Return: codec variant or -EINVAL in error.
  2507. */
  2508. int wcd937x_get_codec_variant(struct snd_soc_component *component)
  2509. {
  2510. struct wcd937x_priv *priv = NULL;
  2511. if (!component)
  2512. return -EINVAL;
  2513. priv = snd_soc_component_get_drvdata(component);
  2514. if (!priv) {
  2515. dev_err(component->dev,
  2516. "%s:wcd937x not probed\n", __func__);
  2517. return 0;
  2518. }
  2519. return priv->variant;
  2520. }
  2521. EXPORT_SYMBOL_GPL(wcd937x_get_codec_variant);
  2522. /*
  2523. * wcd937x_info_create_codec_entry - creates wcd937x module
  2524. * @codec_root: The parent directory
  2525. * @component: component instance
  2526. *
  2527. * Creates wcd937x module, variant and version entry under the given
  2528. * parent directory.
  2529. *
  2530. * Return: 0 on success or negative error code on failure.
  2531. */
  2532. int wcd937x_info_create_codec_entry(struct snd_info_entry *codec_root,
  2533. struct snd_soc_component *component)
  2534. {
  2535. struct snd_info_entry *version_entry;
  2536. struct snd_info_entry *variant_entry;
  2537. struct wcd937x_priv *priv;
  2538. struct snd_soc_card *card;
  2539. if (!codec_root || !component)
  2540. return -EINVAL;
  2541. priv = snd_soc_component_get_drvdata(component);
  2542. if (priv->entry) {
  2543. dev_dbg(priv->dev,
  2544. "%s:wcd937x module already created\n", __func__);
  2545. return 0;
  2546. }
  2547. card = component->card;
  2548. priv->entry = snd_info_create_module_entry(codec_root->module,
  2549. "wcd937x", codec_root);
  2550. if (!priv->entry) {
  2551. dev_dbg(component->dev, "%s: failed to create wcd937x entry\n",
  2552. __func__);
  2553. return -ENOMEM;
  2554. }
  2555. priv->entry->mode = S_IFDIR | 0555;
  2556. if (snd_info_register(priv->entry) < 0) {
  2557. snd_info_free_entry(priv->entry);
  2558. return -ENOMEM;
  2559. }
  2560. version_entry = snd_info_create_card_entry(card->snd_card,
  2561. "version",
  2562. priv->entry);
  2563. if (!version_entry) {
  2564. dev_dbg(component->dev, "%s: failed to create wcd937x version entry\n",
  2565. __func__);
  2566. snd_info_free_entry(priv->entry);
  2567. return -ENOMEM;
  2568. }
  2569. version_entry->private_data = priv;
  2570. version_entry->size = WCD937X_VERSION_ENTRY_SIZE;
  2571. version_entry->content = SNDRV_INFO_CONTENT_DATA;
  2572. version_entry->c.ops = &wcd937x_info_ops;
  2573. if (snd_info_register(version_entry) < 0) {
  2574. snd_info_free_entry(version_entry);
  2575. snd_info_free_entry(priv->entry);
  2576. return -ENOMEM;
  2577. }
  2578. priv->version_entry = version_entry;
  2579. variant_entry = snd_info_create_card_entry(card->snd_card,
  2580. "variant",
  2581. priv->entry);
  2582. if (!variant_entry) {
  2583. dev_dbg(component->dev,
  2584. "%s: failed to create wcd937x variant entry\n",
  2585. __func__);
  2586. snd_info_free_entry(version_entry);
  2587. snd_info_free_entry(priv->entry);
  2588. return -ENOMEM;
  2589. }
  2590. variant_entry->private_data = priv;
  2591. variant_entry->size = WCD937X_VARIANT_ENTRY_SIZE;
  2592. variant_entry->content = SNDRV_INFO_CONTENT_DATA;
  2593. variant_entry->c.ops = &wcd937x_variant_ops;
  2594. if (snd_info_register(variant_entry) < 0) {
  2595. snd_info_free_entry(variant_entry);
  2596. snd_info_free_entry(version_entry);
  2597. snd_info_free_entry(priv->entry);
  2598. return -ENOMEM;
  2599. }
  2600. priv->variant_entry = variant_entry;
  2601. return 0;
  2602. }
  2603. EXPORT_SYMBOL(wcd937x_info_create_codec_entry);
  2604. static int wcd937x_set_micbias_data(struct wcd937x_priv *wcd937x,
  2605. struct wcd937x_pdata *pdata)
  2606. {
  2607. int vout_ctl_1 = 0, vout_ctl_2 = 0, vout_ctl_3 = 0;
  2608. int rc = 0;
  2609. if (!pdata) {
  2610. dev_err(wcd937x->dev, "%s: NULL pdata\n", __func__);
  2611. return -ENODEV;
  2612. }
  2613. /* set micbias voltage */
  2614. vout_ctl_1 = wcd937x_get_micb_vout_ctl_val(pdata->micbias.micb1_mv);
  2615. vout_ctl_2 = wcd937x_get_micb_vout_ctl_val(pdata->micbias.micb2_mv);
  2616. vout_ctl_3 = wcd937x_get_micb_vout_ctl_val(pdata->micbias.micb3_mv);
  2617. if (vout_ctl_1 < 0 || vout_ctl_2 < 0 || vout_ctl_3 < 0) {
  2618. rc = -EINVAL;
  2619. goto done;
  2620. }
  2621. regmap_update_bits(wcd937x->regmap, WCD937X_ANA_MICB1, 0x3F,
  2622. vout_ctl_1);
  2623. regmap_update_bits(wcd937x->regmap, WCD937X_ANA_MICB2, 0x3F,
  2624. vout_ctl_2);
  2625. regmap_update_bits(wcd937x->regmap, WCD937X_ANA_MICB3, 0x3F,
  2626. vout_ctl_3);
  2627. done:
  2628. return rc;
  2629. }
  2630. static int wcd937x_soc_codec_probe(struct snd_soc_component *component)
  2631. {
  2632. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  2633. struct snd_soc_dapm_context *dapm =
  2634. snd_soc_component_get_dapm(component);
  2635. int variant;
  2636. int ret = -EINVAL;
  2637. dev_info(component->dev, "%s()\n", __func__);
  2638. wcd937x = snd_soc_component_get_drvdata(component);
  2639. if (!wcd937x)
  2640. return -EINVAL;
  2641. wcd937x->component = component;
  2642. snd_soc_component_init_regmap(component, wcd937x->regmap);
  2643. devm_regmap_qti_debugfs_register(&wcd937x->tx_swr_dev->dev, wcd937x->regmap);
  2644. variant = (snd_soc_component_read(
  2645. component, WCD937X_DIGITAL_EFUSE_REG_0) & 0x1E) >> 1;
  2646. wcd937x->variant = variant;
  2647. wcd937x->adc_count = 0;
  2648. wcd937x->fw_data = devm_kzalloc(component->dev,
  2649. sizeof(*(wcd937x->fw_data)),
  2650. GFP_KERNEL);
  2651. if (!wcd937x->fw_data) {
  2652. dev_err(component->dev, "Failed to allocate fw_data\n");
  2653. ret = -ENOMEM;
  2654. goto err;
  2655. }
  2656. set_bit(WCD9XXX_MBHC_CAL, wcd937x->fw_data->cal_bit);
  2657. ret = wcd_cal_create_hwdep(wcd937x->fw_data,
  2658. WCD9XXX_CODEC_HWDEP_NODE, component);
  2659. if (ret < 0) {
  2660. dev_err(component->dev, "%s hwdep failed %d\n", __func__, ret);
  2661. goto err_hwdep;
  2662. }
  2663. ret = wcd937x_mbhc_init(&wcd937x->mbhc, component, wcd937x->fw_data);
  2664. if (ret) {
  2665. pr_err("%s: mbhc initialization failed\n", __func__);
  2666. goto err_hwdep;
  2667. }
  2668. snd_soc_dapm_ignore_suspend(dapm, "AMIC1");
  2669. snd_soc_dapm_ignore_suspend(dapm, "AMIC2");
  2670. snd_soc_dapm_ignore_suspend(dapm, "AMIC3");
  2671. snd_soc_dapm_ignore_suspend(dapm, "IN1_HPHL");
  2672. snd_soc_dapm_ignore_suspend(dapm, "IN2_HPHR");
  2673. snd_soc_dapm_ignore_suspend(dapm, "IN3_AUX");
  2674. snd_soc_dapm_ignore_suspend(dapm, "ADC1_OUTPUT");
  2675. snd_soc_dapm_ignore_suspend(dapm, "ADC2_OUTPUT");
  2676. snd_soc_dapm_ignore_suspend(dapm, "WCD_TX_OUTPUT");
  2677. snd_soc_dapm_ignore_suspend(dapm, "EAR");
  2678. snd_soc_dapm_ignore_suspend(dapm, "AUX");
  2679. snd_soc_dapm_ignore_suspend(dapm, "HPHL");
  2680. snd_soc_dapm_ignore_suspend(dapm, "HPHR");
  2681. snd_soc_dapm_ignore_suspend(dapm, "WCD_TX_DUMMY");
  2682. snd_soc_dapm_ignore_suspend(dapm, "WCD_RX_DUMMY");
  2683. snd_soc_dapm_sync(dapm);
  2684. wcd_cls_h_init(&wcd937x->clsh_info);
  2685. wcd937x_init_reg(component);
  2686. if (wcd937x->variant == WCD9375_VARIANT) {
  2687. ret = snd_soc_dapm_new_controls(dapm, wcd9375_dapm_widgets,
  2688. ARRAY_SIZE(wcd9375_dapm_widgets));
  2689. if (ret < 0) {
  2690. dev_err(component->dev, "%s: Failed to add snd_ctls\n",
  2691. __func__);
  2692. goto err_hwdep;
  2693. }
  2694. ret = snd_soc_dapm_add_routes(dapm, wcd9375_audio_map,
  2695. ARRAY_SIZE(wcd9375_audio_map));
  2696. if (ret < 0) {
  2697. dev_err(component->dev, "%s: Failed to add routes\n",
  2698. __func__);
  2699. goto err_hwdep;
  2700. }
  2701. snd_soc_dapm_ignore_suspend(dapm, "AMIC4");
  2702. snd_soc_dapm_ignore_suspend(dapm, "DMIC1_OUTPUT");
  2703. snd_soc_dapm_ignore_suspend(dapm, "DMIC2_OUTPUT");
  2704. snd_soc_dapm_ignore_suspend(dapm, "DMIC3_OUTPUT");
  2705. snd_soc_dapm_ignore_suspend(dapm, "DMIC4_OUTPUT");
  2706. snd_soc_dapm_ignore_suspend(dapm, "DMIC5_OUTPUT");
  2707. snd_soc_dapm_ignore_suspend(dapm, "DMIC6_OUTPUT");
  2708. snd_soc_dapm_ignore_suspend(dapm, "ADC3_OUTPUT");
  2709. snd_soc_dapm_sync(dapm);
  2710. }
  2711. wcd937x->version = WCD937X_VERSION_1_0;
  2712. /* Register event notifier */
  2713. wcd937x->nblock.notifier_call = wcd937x_event_notify;
  2714. if (wcd937x->register_notifier) {
  2715. ret = wcd937x->register_notifier(wcd937x->handle,
  2716. &wcd937x->nblock,
  2717. true);
  2718. if (ret) {
  2719. dev_err(component->dev,
  2720. "%s: Failed to register notifier %d\n",
  2721. __func__, ret);
  2722. return ret;
  2723. }
  2724. }
  2725. return ret;
  2726. err_hwdep:
  2727. wcd937x->fw_data = NULL;
  2728. err:
  2729. return ret;
  2730. }
  2731. static void wcd937x_soc_codec_remove(struct snd_soc_component *component)
  2732. {
  2733. struct wcd937x_priv *wcd937x = snd_soc_component_get_drvdata(component);
  2734. if (!wcd937x)
  2735. return;
  2736. if (wcd937x->register_notifier)
  2737. wcd937x->register_notifier(wcd937x->handle,
  2738. &wcd937x->nblock,
  2739. false);
  2740. return;
  2741. }
  2742. static const struct snd_soc_component_driver soc_codec_dev_wcd937x = {
  2743. .name = WCD937X_DRV_NAME,
  2744. .probe = wcd937x_soc_codec_probe,
  2745. .remove = wcd937x_soc_codec_remove,
  2746. .controls = wcd937x_snd_controls,
  2747. .num_controls = ARRAY_SIZE(wcd937x_snd_controls),
  2748. .dapm_widgets = wcd937x_dapm_widgets,
  2749. .num_dapm_widgets = ARRAY_SIZE(wcd937x_dapm_widgets),
  2750. .dapm_routes = wcd937x_audio_map,
  2751. .num_dapm_routes = ARRAY_SIZE(wcd937x_audio_map),
  2752. };
  2753. #ifdef CONFIG_PM_SLEEP
  2754. static int wcd937x_suspend(struct device *dev)
  2755. {
  2756. struct wcd937x_priv *wcd937x = NULL;
  2757. int ret = 0;
  2758. struct wcd937x_pdata *pdata = NULL;
  2759. if (!dev)
  2760. return -ENODEV;
  2761. wcd937x = dev_get_drvdata(dev);
  2762. if (!wcd937x)
  2763. return -EINVAL;
  2764. pdata = dev_get_platdata(wcd937x->dev);
  2765. if (!pdata) {
  2766. dev_err(dev, "%s: pdata is NULL\n", __func__);
  2767. return -EINVAL;
  2768. }
  2769. if (test_bit(ALLOW_BUCK_DISABLE, &wcd937x->status_mask)) {
  2770. ret = msm_cdc_disable_ondemand_supply(wcd937x->dev,
  2771. wcd937x->supplies,
  2772. pdata->regulator,
  2773. pdata->num_supplies,
  2774. "cdc-vdd-buck");
  2775. if (ret == -EINVAL) {
  2776. dev_err(dev, "%s: vdd buck is not disabled\n",
  2777. __func__);
  2778. return 0;
  2779. }
  2780. clear_bit(ALLOW_BUCK_DISABLE, &wcd937x->status_mask);
  2781. }
  2782. return 0;
  2783. }
  2784. static int wcd937x_resume(struct device *dev)
  2785. {
  2786. return 0;
  2787. }
  2788. #endif
  2789. static int wcd937x_reset(struct device *dev)
  2790. {
  2791. struct wcd937x_priv *wcd937x = NULL;
  2792. int rc = 0;
  2793. int value = 0;
  2794. if (!dev)
  2795. return -ENODEV;
  2796. wcd937x = dev_get_drvdata(dev);
  2797. if (!wcd937x)
  2798. return -EINVAL;
  2799. if (!wcd937x->rst_np) {
  2800. dev_err(dev, "%s: reset gpio device node not specified\n",
  2801. __func__);
  2802. return -EINVAL;
  2803. }
  2804. value = msm_cdc_pinctrl_get_state(wcd937x->rst_np);
  2805. if (value > 0)
  2806. return 0;
  2807. rc = msm_cdc_pinctrl_select_sleep_state(wcd937x->rst_np);
  2808. if (rc) {
  2809. dev_err(dev, "%s: wcd sleep state request fail!\n",
  2810. __func__);
  2811. return rc;
  2812. }
  2813. /* 20ms sleep required after pulling the reset gpio to LOW */
  2814. usleep_range(20, 30);
  2815. rc = msm_cdc_pinctrl_select_active_state(wcd937x->rst_np);
  2816. if (rc) {
  2817. dev_err(dev, "%s: wcd active state request fail!\n",
  2818. __func__);
  2819. return rc;
  2820. }
  2821. /* 20ms sleep required after pulling the reset gpio to HIGH */
  2822. usleep_range(20, 30);
  2823. return rc;
  2824. }
  2825. static int wcd937x_read_of_property_u32(struct device *dev, const char *name,
  2826. u32 *val)
  2827. {
  2828. int rc = 0;
  2829. rc = of_property_read_u32(dev->of_node, name, val);
  2830. if (rc)
  2831. dev_err(dev, "%s: Looking up %s property in node %s failed\n",
  2832. __func__, name, dev->of_node->full_name);
  2833. return rc;
  2834. }
  2835. static void wcd937x_dt_parse_micbias_info(struct device *dev,
  2836. struct wcd937x_micbias_setting *mb)
  2837. {
  2838. u32 prop_val = 0;
  2839. int rc = 0;
  2840. /* MB1 */
  2841. if (of_find_property(dev->of_node, "qcom,cdc-micbias1-mv",
  2842. NULL)) {
  2843. rc = wcd937x_read_of_property_u32(dev,
  2844. "qcom,cdc-micbias1-mv",
  2845. &prop_val);
  2846. if (!rc)
  2847. mb->micb1_mv = prop_val;
  2848. } else {
  2849. dev_info(dev, "%s: Micbias1 DT property not found\n",
  2850. __func__);
  2851. }
  2852. /* MB2 */
  2853. if (of_find_property(dev->of_node, "qcom,cdc-micbias2-mv",
  2854. NULL)) {
  2855. rc = wcd937x_read_of_property_u32(dev,
  2856. "qcom,cdc-micbias2-mv",
  2857. &prop_val);
  2858. if (!rc)
  2859. mb->micb2_mv = prop_val;
  2860. } else {
  2861. dev_info(dev, "%s: Micbias2 DT property not found\n",
  2862. __func__);
  2863. }
  2864. /* MB3 */
  2865. if (of_find_property(dev->of_node, "qcom,cdc-micbias3-mv",
  2866. NULL)) {
  2867. rc = wcd937x_read_of_property_u32(dev,
  2868. "qcom,cdc-micbias3-mv",
  2869. &prop_val);
  2870. if (!rc)
  2871. mb->micb3_mv = prop_val;
  2872. } else {
  2873. dev_info(dev, "%s: Micbias3 DT property not found\n",
  2874. __func__);
  2875. }
  2876. }
  2877. static int wcd937x_reset_low(struct device *dev)
  2878. {
  2879. struct wcd937x_priv *wcd937x = NULL;
  2880. int rc = 0;
  2881. if (!dev)
  2882. return -ENODEV;
  2883. wcd937x = dev_get_drvdata(dev);
  2884. if (!wcd937x)
  2885. return -EINVAL;
  2886. if (!wcd937x->rst_np) {
  2887. dev_err(dev, "%s: reset gpio device node not specified\n",
  2888. __func__);
  2889. return -EINVAL;
  2890. }
  2891. rc = msm_cdc_pinctrl_select_sleep_state(wcd937x->rst_np);
  2892. if (rc) {
  2893. dev_err(dev, "%s: wcd sleep state request fail!\n",
  2894. __func__);
  2895. return rc;
  2896. }
  2897. /* 20ms sleep required after pulling the reset gpio to LOW */
  2898. usleep_range(20, 30);
  2899. return rc;
  2900. }
  2901. struct wcd937x_pdata *wcd937x_populate_dt_data(struct device *dev)
  2902. {
  2903. struct wcd937x_pdata *pdata = NULL;
  2904. pdata = kzalloc(sizeof(struct wcd937x_pdata),
  2905. GFP_KERNEL);
  2906. if (!pdata)
  2907. return NULL;
  2908. pdata->rst_np = of_parse_phandle(dev->of_node,
  2909. "qcom,wcd-rst-gpio-node", 0);
  2910. if (!pdata->rst_np) {
  2911. dev_err(dev, "%s: Looking up %s property in node %s failed\n",
  2912. __func__, "qcom,wcd-rst-gpio-node",
  2913. dev->of_node->full_name);
  2914. return NULL;
  2915. }
  2916. /* Parse power supplies */
  2917. msm_cdc_get_power_supplies(dev, &pdata->regulator,
  2918. &pdata->num_supplies);
  2919. if (!pdata->regulator || (pdata->num_supplies <= 0)) {
  2920. dev_err(dev, "%s: no power supplies defined for codec\n",
  2921. __func__);
  2922. return NULL;
  2923. }
  2924. pdata->rx_slave = of_parse_phandle(dev->of_node, "qcom,rx-slave", 0);
  2925. pdata->tx_slave = of_parse_phandle(dev->of_node, "qcom,tx-slave", 0);
  2926. wcd937x_dt_parse_micbias_info(dev, &pdata->micbias);
  2927. return pdata;
  2928. }
  2929. static int wcd937x_wakeup(void *handle, bool enable)
  2930. {
  2931. struct wcd937x_priv *priv;
  2932. if (!handle) {
  2933. pr_err("%s: NULL handle\n", __func__);
  2934. return -EINVAL;
  2935. }
  2936. priv = (struct wcd937x_priv *)handle;
  2937. if (!priv->tx_swr_dev) {
  2938. pr_err("%s: tx swr dev is NULL\n", __func__);
  2939. return -EINVAL;
  2940. }
  2941. if (enable)
  2942. return swr_device_wakeup_vote(priv->tx_swr_dev);
  2943. else
  2944. return swr_device_wakeup_unvote(priv->tx_swr_dev);
  2945. }
  2946. static irqreturn_t wcd937x_wd_handle_irq(int irq, void *data)
  2947. {
  2948. pr_err_ratelimited("%s: Watchdog interrupt for irq =%d triggered\n",
  2949. __func__, irq);
  2950. return IRQ_HANDLED;
  2951. }
  2952. static int wcd937x_bind(struct device *dev)
  2953. {
  2954. int ret = 0, i = 0;
  2955. struct wcd937x_priv *wcd937x = NULL;
  2956. struct wcd937x_pdata *pdata = NULL;
  2957. struct wcd_ctrl_platform_data *plat_data = NULL;
  2958. wcd937x = kzalloc(sizeof(struct wcd937x_priv), GFP_KERNEL);
  2959. if (!wcd937x)
  2960. return -ENOMEM;
  2961. dev_set_drvdata(dev, wcd937x);
  2962. pdata = wcd937x_populate_dt_data(dev);
  2963. if (!pdata) {
  2964. dev_err(dev, "%s: Fail to obtain platform data\n", __func__);
  2965. return -EINVAL;
  2966. }
  2967. wcd937x->dev = dev;
  2968. wcd937x->dev->platform_data = pdata;
  2969. wcd937x->rst_np = pdata->rst_np;
  2970. ret = msm_cdc_init_supplies(dev, &wcd937x->supplies,
  2971. pdata->regulator, pdata->num_supplies);
  2972. if (!wcd937x->supplies) {
  2973. dev_err(dev, "%s: Cannot init wcd supplies\n",
  2974. __func__);
  2975. goto err_bind_all;
  2976. }
  2977. plat_data = dev_get_platdata(dev->parent);
  2978. if (!plat_data) {
  2979. dev_err(dev, "%s: platform data from parent is NULL\n",
  2980. __func__);
  2981. ret = -EINVAL;
  2982. goto err_bind_all;
  2983. }
  2984. wcd937x->handle = (void *)plat_data->handle;
  2985. if (!wcd937x->handle) {
  2986. dev_err(dev, "%s: handle is NULL\n", __func__);
  2987. ret = -EINVAL;
  2988. goto err_bind_all;
  2989. }
  2990. wcd937x->update_wcd_event = plat_data->update_wcd_event;
  2991. if (!wcd937x->update_wcd_event) {
  2992. dev_err(dev, "%s: update_wcd_event api is null!\n",
  2993. __func__);
  2994. ret = -EINVAL;
  2995. goto err_bind_all;
  2996. }
  2997. wcd937x->register_notifier = plat_data->register_notifier;
  2998. if (!wcd937x->register_notifier) {
  2999. dev_err(dev, "%s: register_notifier api is null!\n",
  3000. __func__);
  3001. ret = -EINVAL;
  3002. goto err_bind_all;
  3003. }
  3004. ret = msm_cdc_enable_static_supplies(dev, wcd937x->supplies,
  3005. pdata->regulator,
  3006. pdata->num_supplies);
  3007. if (ret) {
  3008. dev_err(dev, "%s: wcd static supply enable failed!\n",
  3009. __func__);
  3010. goto err_bind_all;
  3011. }
  3012. wcd937x_reset(dev);
  3013. /*
  3014. * Add 5msec delay to provide sufficient time for
  3015. * soundwire auto enumeration of slave devices as
  3016. * as per HW requirement.
  3017. */
  3018. usleep_range(5000, 5010);
  3019. wcd937x->wakeup = wcd937x_wakeup;
  3020. ret = component_bind_all(dev, wcd937x);
  3021. if (ret) {
  3022. dev_err(dev, "%s: Slave bind failed, ret = %d\n",
  3023. __func__, ret);
  3024. goto err_bind_all;
  3025. }
  3026. ret = wcd937x_parse_port_mapping(dev, "qcom,rx_swr_ch_map", CODEC_RX);
  3027. ret |= wcd937x_parse_port_mapping(dev, "qcom,tx_swr_ch_map", CODEC_TX);
  3028. if (ret) {
  3029. dev_err(dev, "Failed to read port mapping\n");
  3030. goto err;
  3031. }
  3032. ret = wcd937x_parse_port_params(dev, "qcom,swr-tx-port-params",
  3033. CODEC_TX);
  3034. if (ret) {
  3035. dev_err(dev, "Failed to read port params\n");
  3036. goto err;
  3037. }
  3038. wcd937x->rx_swr_dev = get_matching_swr_slave_device(pdata->rx_slave);
  3039. if (!wcd937x->rx_swr_dev) {
  3040. dev_err(dev, "%s: Could not find RX swr slave device\n",
  3041. __func__);
  3042. ret = -ENODEV;
  3043. goto err;
  3044. }
  3045. wcd937x->tx_swr_dev = get_matching_swr_slave_device(pdata->tx_slave);
  3046. if (!wcd937x->tx_swr_dev) {
  3047. dev_err(dev, "%s: Could not find TX swr slave device\n",
  3048. __func__);
  3049. ret = -ENODEV;
  3050. goto err;
  3051. }
  3052. swr_init_port_params(wcd937x->tx_swr_dev, SWR_NUM_PORTS,
  3053. wcd937x->swr_tx_port_params);
  3054. wcd937x->regmap = devm_regmap_init_swr(wcd937x->tx_swr_dev,
  3055. &wcd937x_regmap_config);
  3056. if (!wcd937x->regmap) {
  3057. dev_err(dev, "%s: Regmap init failed\n",
  3058. __func__);
  3059. goto err;
  3060. }
  3061. /* Set all interupts as edge triggered */
  3062. for (i = 0; i < wcd937x_regmap_irq_chip.num_regs; i++)
  3063. regmap_write(wcd937x->regmap,
  3064. (WCD937X_DIGITAL_INTR_LEVEL_0 + i), 0);
  3065. wcd937x_regmap_irq_chip.irq_drv_data = wcd937x;
  3066. wcd937x->irq_info.wcd_regmap_irq_chip = &wcd937x_regmap_irq_chip;
  3067. wcd937x->irq_info.codec_name = "WCD937X";
  3068. wcd937x->irq_info.regmap = wcd937x->regmap;
  3069. wcd937x->irq_info.dev = dev;
  3070. ret = wcd_irq_init(&wcd937x->irq_info, &wcd937x->virq);
  3071. if (ret) {
  3072. dev_err(dev, "%s: IRQ init failed: %d\n",
  3073. __func__, ret);
  3074. goto err;
  3075. }
  3076. wcd937x->tx_swr_dev->slave_irq = wcd937x->virq;
  3077. ret = wcd937x_set_micbias_data(wcd937x, pdata);
  3078. if (ret < 0) {
  3079. dev_err(dev, "%s: bad micbias pdata\n", __func__);
  3080. goto err_irq;
  3081. }
  3082. /* default L1 power setting */
  3083. wcd937x->tx_ch_pwr[0] = 1;
  3084. wcd937x->tx_ch_pwr[1] = 1;
  3085. mutex_init(&wcd937x->micb_lock);
  3086. mutex_init(&wcd937x->ana_tx_clk_lock);
  3087. /* Request for watchdog interrupt */
  3088. wcd_request_irq(&wcd937x->irq_info, WCD937X_IRQ_HPHR_PDM_WD_INT,
  3089. "HPHR PDM WD INT", wcd937x_wd_handle_irq, NULL);
  3090. wcd_request_irq(&wcd937x->irq_info, WCD937X_IRQ_HPHL_PDM_WD_INT,
  3091. "HPHL PDM WD INT", wcd937x_wd_handle_irq, NULL);
  3092. wcd_request_irq(&wcd937x->irq_info, WCD937X_IRQ_AUX_PDM_WD_INT,
  3093. "AUX PDM WD INT", wcd937x_wd_handle_irq, NULL);
  3094. /* Disable watchdog interrupt for HPH and AUX */
  3095. wcd_disable_irq(&wcd937x->irq_info, WCD937X_IRQ_HPHR_PDM_WD_INT);
  3096. wcd_disable_irq(&wcd937x->irq_info, WCD937X_IRQ_HPHL_PDM_WD_INT);
  3097. wcd_disable_irq(&wcd937x->irq_info, WCD937X_IRQ_AUX_PDM_WD_INT);
  3098. ret = snd_soc_register_component(dev, &soc_codec_dev_wcd937x,
  3099. wcd937x_dai, ARRAY_SIZE(wcd937x_dai));
  3100. if (ret) {
  3101. dev_err(dev, "%s: Codec registration failed\n",
  3102. __func__);
  3103. goto err_irq;
  3104. }
  3105. return ret;
  3106. err_irq:
  3107. wcd_irq_exit(&wcd937x->irq_info, wcd937x->virq);
  3108. err:
  3109. component_unbind_all(dev, wcd937x);
  3110. err_bind_all:
  3111. dev_set_drvdata(dev, NULL);
  3112. kfree(pdata);
  3113. kfree(wcd937x);
  3114. return ret;
  3115. }
  3116. static void wcd937x_unbind(struct device *dev)
  3117. {
  3118. struct wcd937x_priv *wcd937x = dev_get_drvdata(dev);
  3119. struct wcd937x_pdata *pdata = dev_get_platdata(wcd937x->dev);
  3120. wcd_irq_exit(&wcd937x->irq_info, wcd937x->virq);
  3121. snd_soc_unregister_component(dev);
  3122. component_unbind_all(dev, wcd937x);
  3123. mutex_destroy(&wcd937x->micb_lock);
  3124. mutex_destroy(&wcd937x->ana_tx_clk_lock);
  3125. dev_set_drvdata(dev, NULL);
  3126. kfree(pdata);
  3127. kfree(wcd937x);
  3128. }
  3129. static const struct of_device_id wcd937x_dt_match[] = {
  3130. { .compatible = "qcom,wcd937x-codec" , .data = "wcd937x" },
  3131. {}
  3132. };
  3133. static const struct component_master_ops wcd937x_comp_ops = {
  3134. .bind = wcd937x_bind,
  3135. .unbind = wcd937x_unbind,
  3136. };
  3137. static int wcd937x_compare_of(struct device *dev, void *data)
  3138. {
  3139. return dev->of_node == data;
  3140. }
  3141. static void wcd937x_release_of(struct device *dev, void *data)
  3142. {
  3143. of_node_put(data);
  3144. }
  3145. static int wcd937x_add_slave_components(struct device *dev,
  3146. struct component_match **matchptr)
  3147. {
  3148. struct device_node *np, *rx_node, *tx_node;
  3149. np = dev->of_node;
  3150. rx_node = of_parse_phandle(np, "qcom,rx-slave", 0);
  3151. if (!rx_node) {
  3152. dev_err(dev, "%s: Rx-slave node not defined\n", __func__);
  3153. return -ENODEV;
  3154. }
  3155. of_node_get(rx_node);
  3156. component_match_add_release(dev, matchptr,
  3157. wcd937x_release_of,
  3158. wcd937x_compare_of,
  3159. rx_node);
  3160. tx_node = of_parse_phandle(np, "qcom,tx-slave", 0);
  3161. if (!tx_node) {
  3162. dev_err(dev, "%s: Tx-slave node not defined\n", __func__);
  3163. return -ENODEV;
  3164. }
  3165. of_node_get(tx_node);
  3166. component_match_add_release(dev, matchptr,
  3167. wcd937x_release_of,
  3168. wcd937x_compare_of,
  3169. tx_node);
  3170. return 0;
  3171. }
  3172. static int wcd937x_probe(struct platform_device *pdev)
  3173. {
  3174. struct component_match *match = NULL;
  3175. int ret;
  3176. ret = wcd937x_add_slave_components(&pdev->dev, &match);
  3177. if (ret)
  3178. return ret;
  3179. return component_master_add_with_match(&pdev->dev,
  3180. &wcd937x_comp_ops, match);
  3181. }
  3182. static int wcd937x_remove(struct platform_device *pdev)
  3183. {
  3184. component_master_del(&pdev->dev, &wcd937x_comp_ops);
  3185. dev_set_drvdata(&pdev->dev, NULL);
  3186. return 0;
  3187. }
  3188. #ifdef CONFIG_PM_SLEEP
  3189. static const struct dev_pm_ops wcd937x_dev_pm_ops = {
  3190. SET_SYSTEM_SLEEP_PM_OPS(
  3191. wcd937x_suspend,
  3192. wcd937x_resume
  3193. )
  3194. };
  3195. #endif
  3196. static struct platform_driver wcd937x_codec_driver = {
  3197. .probe = wcd937x_probe,
  3198. .remove = wcd937x_remove,
  3199. .driver = {
  3200. .name = "wcd937x_codec",
  3201. .owner = THIS_MODULE,
  3202. .of_match_table = of_match_ptr(wcd937x_dt_match),
  3203. #ifdef CONFIG_PM_SLEEP
  3204. .pm = &wcd937x_dev_pm_ops,
  3205. #endif
  3206. .suppress_bind_attrs = true,
  3207. },
  3208. };
  3209. module_platform_driver(wcd937x_codec_driver);
  3210. MODULE_DESCRIPTION("WCD937X Codec driver");
  3211. MODULE_LICENSE("GPL v2");