dp_rx_mon_dest.c 43 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597
  1. /*
  2. * Copyright (c) 2017-2019 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "hal_hw_headers.h"
  19. #include "dp_types.h"
  20. #include "dp_rx.h"
  21. #include "dp_peer.h"
  22. #include "hal_rx.h"
  23. #include "hal_api.h"
  24. #include "qdf_trace.h"
  25. #include "qdf_nbuf.h"
  26. #include "hal_api_mon.h"
  27. #include "dp_rx_mon.h"
  28. #include "wlan_cfg.h"
  29. #include "dp_internal.h"
  30. /* The maxinum buffer length allocated for radio tap */
  31. #define MAX_MONITOR_HEADER (512)
  32. /*
  33. * PPDU id is from 0 to 64k-1. PPDU id read from status ring and PPDU id
  34. * read from destination ring shall track each other. If the distance of
  35. * two ppdu id is less than 20000. It is assume no wrap around. Otherwise,
  36. * It is assume wrap around.
  37. */
  38. #define NOT_PPDU_ID_WRAP_AROUND 20000
  39. /**
  40. * dp_rx_mon_link_desc_return() - Return a MPDU link descriptor to HW
  41. * (WBM), following error handling
  42. *
  43. * @dp_pdev: core txrx pdev context
  44. * @buf_addr_info: void pointer to monitor link descriptor buf addr info
  45. * Return: QDF_STATUS
  46. */
  47. static QDF_STATUS
  48. dp_rx_mon_link_desc_return(struct dp_pdev *dp_pdev,
  49. void *buf_addr_info, int mac_id)
  50. {
  51. struct dp_srng *dp_srng;
  52. void *hal_srng;
  53. void *hal_soc;
  54. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  55. void *src_srng_desc;
  56. int mac_for_pdev = dp_get_mac_id_for_mac(dp_pdev->soc, mac_id);
  57. hal_soc = dp_pdev->soc->hal_soc;
  58. dp_srng = &dp_pdev->rxdma_mon_desc_ring[mac_for_pdev];
  59. hal_srng = dp_srng->hal_srng;
  60. qdf_assert(hal_srng);
  61. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_srng))) {
  62. /* TODO */
  63. /*
  64. * Need API to convert from hal_ring pointer to
  65. * Ring Type / Ring Id combo
  66. */
  67. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  68. "%s %d : \
  69. HAL RING Access For WBM Release SRNG Failed -- %pK",
  70. __func__, __LINE__, hal_srng);
  71. goto done;
  72. }
  73. src_srng_desc = hal_srng_src_get_next(hal_soc, hal_srng);
  74. if (qdf_likely(src_srng_desc)) {
  75. /* Return link descriptor through WBM ring (SW2WBM)*/
  76. hal_rx_mon_msdu_link_desc_set(hal_soc,
  77. src_srng_desc, buf_addr_info);
  78. status = QDF_STATUS_SUCCESS;
  79. } else {
  80. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  81. "%s %d -- Monitor Link Desc WBM Release Ring Full",
  82. __func__, __LINE__);
  83. }
  84. done:
  85. hal_srng_access_end(hal_soc, hal_srng);
  86. return status;
  87. }
  88. /**
  89. * dp_mon_adjust_frag_len() - MPDU and MSDU may spread across
  90. * multiple nbufs. This function
  91. * is to return data length in
  92. * fragmented buffer
  93. *
  94. * @total_len: pointer to remaining data length.
  95. * @frag_len: pointer to data length in this fragment.
  96. */
  97. static inline void dp_mon_adjust_frag_len(uint32_t *total_len,
  98. uint32_t *frag_len)
  99. {
  100. if (*total_len >= (RX_BUFFER_SIZE - RX_PKT_TLVS_LEN)) {
  101. *frag_len = RX_BUFFER_SIZE - RX_PKT_TLVS_LEN;
  102. *total_len -= *frag_len;
  103. } else {
  104. *frag_len = *total_len;
  105. *total_len = 0;
  106. }
  107. }
  108. /**
  109. * dp_rx_cookie_2_mon_link_desc() - Retrieve Link descriptor based on target
  110. * @pdev: core physical device context
  111. * @hal_buf_info: structure holding the buffer info
  112. * mac_id: mac number
  113. *
  114. * Return: link descriptor address
  115. */
  116. static inline
  117. void *dp_rx_cookie_2_mon_link_desc(struct dp_pdev *pdev,
  118. struct hal_buf_info buf_info,
  119. uint8_t mac_id)
  120. {
  121. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable)
  122. return dp_rx_cookie_2_mon_link_desc_va(pdev, &buf_info,
  123. mac_id);
  124. return dp_rx_cookie_2_link_desc_va(pdev->soc, &buf_info);
  125. }
  126. /**
  127. * dp_rx_monitor_link_desc_return() - Return Link descriptor based on target
  128. * @pdev: core physical device context
  129. * @p_last_buf_addr_info: MPDU Link descriptor
  130. * mac_id: mac number
  131. *
  132. * Return: QDF_STATUS
  133. */
  134. static inline
  135. QDF_STATUS dp_rx_monitor_link_desc_return(struct dp_pdev *pdev,
  136. void *p_last_buf_addr_info,
  137. uint8_t mac_id, uint8_t bm_action)
  138. {
  139. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable)
  140. return dp_rx_mon_link_desc_return(pdev, p_last_buf_addr_info,
  141. mac_id);
  142. return dp_rx_link_desc_return(pdev->soc, p_last_buf_addr_info,
  143. bm_action);
  144. }
  145. /**
  146. * dp_rxdma_get_mon_dst_ring() - Return the pointer to rxdma_err_dst_ring
  147. * or mon_dst_ring based on the target
  148. * @pdev: core physical device context
  149. * @mac_for_pdev: mac_id number
  150. *
  151. * Return: ring address
  152. */
  153. static inline
  154. void *dp_rxdma_get_mon_dst_ring(struct dp_pdev *pdev,
  155. uint8_t mac_for_pdev)
  156. {
  157. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable)
  158. return pdev->rxdma_mon_dst_ring[mac_for_pdev].hal_srng;
  159. return pdev->rxdma_err_dst_ring[mac_for_pdev].hal_srng;
  160. }
  161. /**
  162. * dp_rxdma_get_mon_buf_ring() - Return monitor buf ring address
  163. * based on target
  164. * @pdev: core physical device context
  165. * @mac_for_pdev: mac id number
  166. *
  167. * Return: ring address
  168. */
  169. static inline
  170. struct dp_srng *dp_rxdma_get_mon_buf_ring(struct dp_pdev *pdev,
  171. uint8_t mac_for_pdev)
  172. {
  173. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable)
  174. return &pdev->rxdma_mon_buf_ring[mac_for_pdev];
  175. return &pdev->rx_refill_buf_ring;
  176. }
  177. /**
  178. * dp_rx_get_mon_desc_pool() - Return monitor descriptor pool
  179. * based on target
  180. * @soc: soc handle
  181. * @mac_id: mac id number
  182. * @pdev_id: pdev id number
  183. *
  184. * Return: descriptor pool address
  185. */
  186. static inline
  187. struct rx_desc_pool *dp_rx_get_mon_desc_pool(struct dp_soc *soc,
  188. uint8_t mac_id,
  189. uint8_t pdev_id)
  190. {
  191. if (soc->wlan_cfg_ctx->rxdma1_enable)
  192. return &soc->rx_desc_mon[mac_id];
  193. return &soc->rx_desc_buf[pdev_id];
  194. }
  195. /**
  196. * dp_rx_get_mon_desc() - Return Rx descriptor based on target
  197. * @soc: soc handle
  198. * @cookie: cookie value
  199. *
  200. * Return: Rx descriptor
  201. */
  202. static inline
  203. struct dp_rx_desc *dp_rx_get_mon_desc(struct dp_soc *soc,
  204. uint32_t cookie)
  205. {
  206. if (soc->wlan_cfg_ctx->rxdma1_enable)
  207. return dp_rx_cookie_2_va_mon_buf(soc, cookie);
  208. return dp_rx_cookie_2_va_rxdma_buf(soc, cookie);
  209. }
  210. /**
  211. * dp_rx_mon_mpdu_pop() - Return a MPDU link descriptor to HW
  212. * (WBM), following error handling
  213. *
  214. * @soc: core DP main context
  215. * @mac_id: mac id which is one of 3 mac_ids
  216. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  217. * @head_msdu: head of msdu to be popped
  218. * @tail_msdu: tail of msdu to be popped
  219. * @npackets: number of packet to be popped
  220. * @ppdu_id: ppdu id of processing ppdu
  221. * @head: head of descs list to be freed
  222. * @tail: tail of decs list to be freed
  223. *
  224. * Return: number of msdu in MPDU to be popped
  225. */
  226. static inline uint32_t
  227. dp_rx_mon_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  228. void *rxdma_dst_ring_desc, qdf_nbuf_t *head_msdu,
  229. qdf_nbuf_t *tail_msdu, uint32_t *npackets, uint32_t *ppdu_id,
  230. union dp_rx_desc_list_elem_t **head,
  231. union dp_rx_desc_list_elem_t **tail)
  232. {
  233. struct dp_pdev *dp_pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  234. void *rx_desc_tlv;
  235. void *rx_msdu_link_desc;
  236. qdf_nbuf_t msdu;
  237. qdf_nbuf_t last;
  238. struct hal_rx_msdu_list msdu_list;
  239. uint16_t num_msdus;
  240. uint32_t rx_buf_size, rx_pkt_offset;
  241. struct hal_buf_info buf_info;
  242. void *p_buf_addr_info;
  243. void *p_last_buf_addr_info;
  244. uint32_t rx_bufs_used = 0;
  245. uint32_t msdu_ppdu_id, msdu_cnt;
  246. uint8_t *data;
  247. uint32_t i;
  248. uint32_t total_frag_len = 0, frag_len = 0;
  249. bool is_frag, is_first_msdu;
  250. bool drop_mpdu = false;
  251. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  252. uint64_t nbuf_paddr = 0;
  253. msdu = 0;
  254. last = NULL;
  255. hal_rx_reo_ent_buf_paddr_get(rxdma_dst_ring_desc, &buf_info,
  256. &p_last_buf_addr_info, &msdu_cnt);
  257. if ((hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc) ==
  258. HAL_RX_WBM_RXDMA_PSH_RSN_ERROR)) {
  259. uint8_t rxdma_err =
  260. hal_rx_reo_ent_rxdma_error_code_get(
  261. rxdma_dst_ring_desc);
  262. if (qdf_unlikely((rxdma_err == HAL_RXDMA_ERR_FLUSH_REQUEST) ||
  263. (rxdma_err == HAL_RXDMA_ERR_MPDU_LENGTH) ||
  264. (rxdma_err == HAL_RXDMA_ERR_OVERFLOW))) {
  265. drop_mpdu = true;
  266. dp_pdev->rx_mon_stats.dest_mpdu_drop++;
  267. }
  268. }
  269. is_frag = false;
  270. is_first_msdu = true;
  271. do {
  272. /* WAR for duplicate link descriptors received from HW */
  273. if (qdf_unlikely(dp_pdev->mon_last_linkdesc_paddr ==
  274. buf_info.paddr)) {
  275. dp_pdev->rx_mon_stats.dup_mon_linkdesc_cnt++;
  276. return rx_bufs_used;
  277. }
  278. rx_msdu_link_desc =
  279. dp_rx_cookie_2_mon_link_desc(dp_pdev,
  280. buf_info, mac_id);
  281. qdf_assert(rx_msdu_link_desc);
  282. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  283. &msdu_list, &num_msdus);
  284. for (i = 0; i < num_msdus; i++) {
  285. uint32_t l2_hdr_offset;
  286. struct dp_rx_desc *rx_desc = NULL;
  287. rx_desc = dp_rx_get_mon_desc(soc,
  288. msdu_list.sw_cookie[i]);
  289. qdf_assert_always(rx_desc);
  290. msdu = rx_desc->nbuf;
  291. if (msdu)
  292. nbuf_paddr = qdf_nbuf_get_frag_paddr(msdu, 0);
  293. /* WAR for duplicate buffers received from HW */
  294. if (qdf_unlikely(dp_pdev->mon_last_buf_cookie ==
  295. msdu_list.sw_cookie[i] ||
  296. !msdu ||
  297. msdu_list.paddr[i] != nbuf_paddr ||
  298. !rx_desc->in_use)) {
  299. /* Skip duplicate buffer and drop subsequent
  300. * buffers in this MPDU
  301. */
  302. drop_mpdu = true;
  303. dp_pdev->rx_mon_stats.dup_mon_buf_cnt++;
  304. dp_pdev->mon_last_linkdesc_paddr =
  305. buf_info.paddr;
  306. continue;
  307. }
  308. if (rx_desc->unmapped == 0) {
  309. qdf_nbuf_unmap_single(soc->osdev, msdu,
  310. QDF_DMA_FROM_DEVICE);
  311. rx_desc->unmapped = 1;
  312. }
  313. if (drop_mpdu) {
  314. dp_pdev->mon_last_linkdesc_paddr =
  315. buf_info.paddr;
  316. qdf_nbuf_free(msdu);
  317. msdu = NULL;
  318. goto next_msdu;
  319. }
  320. data = qdf_nbuf_data(msdu);
  321. rx_desc_tlv = HAL_RX_MON_DEST_GET_DESC(data);
  322. QDF_TRACE(QDF_MODULE_ID_DP,
  323. QDF_TRACE_LEVEL_DEBUG,
  324. "[%s] i=%d, ppdu_id=%x, num_msdus = %u",
  325. __func__, i, *ppdu_id, num_msdus);
  326. if (is_first_msdu) {
  327. if (!HAL_RX_HW_DESC_MPDU_VALID(
  328. rx_desc_tlv)) {
  329. drop_mpdu = true;
  330. qdf_nbuf_free(msdu);
  331. msdu = NULL;
  332. dp_pdev->mon_last_linkdesc_paddr =
  333. buf_info.paddr;
  334. goto next_msdu;
  335. }
  336. msdu_ppdu_id = HAL_RX_HW_DESC_GET_PPDUID_GET(
  337. rx_desc_tlv);
  338. is_first_msdu = false;
  339. QDF_TRACE(QDF_MODULE_ID_DP,
  340. QDF_TRACE_LEVEL_DEBUG,
  341. "[%s] msdu_ppdu_id=%x",
  342. __func__, msdu_ppdu_id);
  343. if (*ppdu_id > msdu_ppdu_id)
  344. QDF_TRACE(QDF_MODULE_ID_DP,
  345. QDF_TRACE_LEVEL_DEBUG,
  346. "[%s][%d] ppdu_id=%d "
  347. "msdu_ppdu_id=%d",
  348. __func__, __LINE__, *ppdu_id,
  349. msdu_ppdu_id);
  350. if ((*ppdu_id < msdu_ppdu_id) && (
  351. (msdu_ppdu_id - *ppdu_id) <
  352. NOT_PPDU_ID_WRAP_AROUND)) {
  353. *ppdu_id = msdu_ppdu_id;
  354. return rx_bufs_used;
  355. } else if ((*ppdu_id > msdu_ppdu_id) && (
  356. (*ppdu_id - msdu_ppdu_id) >
  357. NOT_PPDU_ID_WRAP_AROUND)) {
  358. *ppdu_id = msdu_ppdu_id;
  359. return rx_bufs_used;
  360. }
  361. dp_pdev->mon_last_linkdesc_paddr =
  362. buf_info.paddr;
  363. }
  364. if (hal_rx_desc_is_first_msdu(rx_desc_tlv))
  365. hal_rx_mon_hw_desc_get_mpdu_status(soc->hal_soc,
  366. rx_desc_tlv,
  367. &(dp_pdev->ppdu_info.rx_status));
  368. if (msdu_list.msdu_info[i].msdu_flags &
  369. HAL_MSDU_F_MSDU_CONTINUATION) {
  370. if (!is_frag) {
  371. total_frag_len =
  372. msdu_list.msdu_info[i].msdu_len;
  373. is_frag = true;
  374. }
  375. dp_mon_adjust_frag_len(
  376. &total_frag_len, &frag_len);
  377. } else {
  378. if (is_frag) {
  379. dp_mon_adjust_frag_len(
  380. &total_frag_len, &frag_len);
  381. } else {
  382. frag_len =
  383. msdu_list.msdu_info[i].msdu_len;
  384. }
  385. is_frag = false;
  386. msdu_cnt--;
  387. }
  388. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  389. "%s total_len %u frag_len %u flags %u",
  390. __func__, total_frag_len, frag_len,
  391. msdu_list.msdu_info[i].msdu_flags);
  392. rx_pkt_offset = HAL_RX_MON_HW_RX_DESC_SIZE();
  393. /*
  394. * HW structures call this L3 header padding
  395. * -- even though this is actually the offset
  396. * from the buffer beginning where the L2
  397. * header begins.
  398. */
  399. l2_hdr_offset =
  400. hal_rx_msdu_end_l3_hdr_padding_get(data);
  401. rx_buf_size = rx_pkt_offset + l2_hdr_offset
  402. + frag_len;
  403. qdf_nbuf_set_pktlen(msdu, rx_buf_size);
  404. #if 0
  405. /* Disble it.see packet on msdu done set to 0 */
  406. /*
  407. * Check if DMA completed -- msdu_done is the
  408. * last bit to be written
  409. */
  410. if (!hal_rx_attn_msdu_done_get(rx_desc_tlv)) {
  411. QDF_TRACE(QDF_MODULE_ID_DP,
  412. QDF_TRACE_LEVEL_ERROR,
  413. "%s:%d: Pkt Desc",
  414. __func__, __LINE__);
  415. QDF_TRACE_HEX_DUMP(QDF_MODULE_ID_DP,
  416. QDF_TRACE_LEVEL_ERROR,
  417. rx_desc_tlv, 128);
  418. qdf_assert_always(0);
  419. }
  420. #endif
  421. QDF_TRACE(QDF_MODULE_ID_DP,
  422. QDF_TRACE_LEVEL_DEBUG,
  423. "%s: rx_pkt_offset=%d, l2_hdr_offset=%d, msdu_len=%d, addr=%pK skb->len %u",
  424. __func__, rx_pkt_offset, l2_hdr_offset,
  425. msdu_list.msdu_info[i].msdu_len,
  426. qdf_nbuf_data(msdu),
  427. (uint32_t)qdf_nbuf_len(msdu));
  428. if (head_msdu && !*head_msdu) {
  429. *head_msdu = msdu;
  430. } else {
  431. if (last)
  432. qdf_nbuf_set_next(last, msdu);
  433. }
  434. last = msdu;
  435. next_msdu:
  436. dp_pdev->mon_last_buf_cookie = msdu_list.sw_cookie[i];
  437. rx_bufs_used++;
  438. dp_rx_add_to_free_desc_list(head,
  439. tail, rx_desc);
  440. }
  441. hal_rx_mon_next_link_desc_get(rx_msdu_link_desc, &buf_info,
  442. &p_buf_addr_info);
  443. if (dp_rx_monitor_link_desc_return(dp_pdev,
  444. p_last_buf_addr_info,
  445. mac_id,
  446. bm_action)
  447. != QDF_STATUS_SUCCESS)
  448. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  449. "dp_rx_monitor_link_desc_return failed");
  450. p_last_buf_addr_info = p_buf_addr_info;
  451. } while (buf_info.paddr && msdu_cnt);
  452. if (last)
  453. qdf_nbuf_set_next(last, NULL);
  454. *tail_msdu = msdu;
  455. return rx_bufs_used;
  456. }
  457. static inline
  458. void dp_rx_msdus_set_payload(qdf_nbuf_t msdu)
  459. {
  460. uint8_t *data;
  461. uint32_t rx_pkt_offset, l2_hdr_offset;
  462. data = qdf_nbuf_data(msdu);
  463. rx_pkt_offset = HAL_RX_MON_HW_RX_DESC_SIZE();
  464. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(data);
  465. qdf_nbuf_pull_head(msdu, rx_pkt_offset + l2_hdr_offset);
  466. }
  467. static inline
  468. qdf_nbuf_t dp_rx_mon_restitch_mpdu_from_msdus(struct dp_soc *soc,
  469. uint32_t mac_id, qdf_nbuf_t head_msdu, qdf_nbuf_t last_msdu,
  470. struct cdp_mon_status *rx_status)
  471. {
  472. qdf_nbuf_t msdu, mpdu_buf, prev_buf, msdu_orig, head_frag_list;
  473. uint32_t decap_format, wifi_hdr_len, sec_hdr_len, msdu_llc_len,
  474. mpdu_buf_len, decap_hdr_pull_bytes, frag_list_sum_len, dir,
  475. is_amsdu, is_first_frag, amsdu_pad;
  476. void *rx_desc;
  477. char *hdr_desc;
  478. unsigned char *dest;
  479. struct ieee80211_frame *wh;
  480. struct ieee80211_qoscntl *qos;
  481. struct dp_pdev *dp_pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  482. head_frag_list = NULL;
  483. mpdu_buf = NULL;
  484. /* The nbuf has been pulled just beyond the status and points to the
  485. * payload
  486. */
  487. if (!head_msdu)
  488. goto mpdu_stitch_fail;
  489. msdu_orig = head_msdu;
  490. rx_desc = qdf_nbuf_data(msdu_orig);
  491. if (HAL_RX_DESC_GET_MPDU_LENGTH_ERR(rx_desc)) {
  492. /* It looks like there is some issue on MPDU len err */
  493. /* Need further investigate if drop the packet */
  494. DP_STATS_INC(dp_pdev, dropped.mon_rx_drop, 1);
  495. return NULL;
  496. }
  497. rx_desc = qdf_nbuf_data(last_msdu);
  498. rx_status->cdp_rs_fcs_err = HAL_RX_DESC_GET_MPDU_FCS_ERR(rx_desc);
  499. dp_pdev->ppdu_info.rx_status.rs_fcs_err =
  500. HAL_RX_DESC_GET_MPDU_FCS_ERR(rx_desc);
  501. /* Fill out the rx_status from the PPDU start and end fields */
  502. /* HAL_RX_GET_PPDU_STATUS(soc, mac_id, rx_status); */
  503. rx_desc = qdf_nbuf_data(head_msdu);
  504. decap_format = HAL_RX_DESC_GET_DECAP_FORMAT(rx_desc);
  505. /* Easy case - The MSDU status indicates that this is a non-decapped
  506. * packet in RAW mode.
  507. */
  508. if (decap_format == HAL_HW_RX_DECAP_FORMAT_RAW) {
  509. /* Note that this path might suffer from headroom unavailabilty
  510. * - but the RX status is usually enough
  511. */
  512. dp_rx_msdus_set_payload(head_msdu);
  513. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  514. "[%s][%d] decap format raw head %pK head->next %pK last_msdu %pK last_msdu->next %pK",
  515. __func__, __LINE__, head_msdu, head_msdu->next,
  516. last_msdu, last_msdu->next);
  517. mpdu_buf = head_msdu;
  518. prev_buf = mpdu_buf;
  519. frag_list_sum_len = 0;
  520. msdu = qdf_nbuf_next(head_msdu);
  521. is_first_frag = 1;
  522. while (msdu) {
  523. dp_rx_msdus_set_payload(msdu);
  524. if (is_first_frag) {
  525. is_first_frag = 0;
  526. head_frag_list = msdu;
  527. }
  528. frag_list_sum_len += qdf_nbuf_len(msdu);
  529. /* Maintain the linking of the cloned MSDUS */
  530. qdf_nbuf_set_next_ext(prev_buf, msdu);
  531. /* Move to the next */
  532. prev_buf = msdu;
  533. msdu = qdf_nbuf_next(msdu);
  534. }
  535. qdf_nbuf_trim_tail(prev_buf, HAL_RX_FCS_LEN);
  536. /* If there were more fragments to this RAW frame */
  537. if (head_frag_list) {
  538. if (frag_list_sum_len <
  539. sizeof(struct ieee80211_frame_min_one)) {
  540. DP_STATS_INC(dp_pdev, dropped.mon_rx_drop, 1);
  541. return NULL;
  542. }
  543. frag_list_sum_len -= HAL_RX_FCS_LEN;
  544. qdf_nbuf_append_ext_list(mpdu_buf, head_frag_list,
  545. frag_list_sum_len);
  546. qdf_nbuf_set_next(mpdu_buf, NULL);
  547. }
  548. goto mpdu_stitch_done;
  549. }
  550. /* Decap mode:
  551. * Calculate the amount of header in decapped packet to knock off based
  552. * on the decap type and the corresponding number of raw bytes to copy
  553. * status header
  554. */
  555. rx_desc = qdf_nbuf_data(head_msdu);
  556. hdr_desc = HAL_RX_DESC_GET_80211_HDR(rx_desc);
  557. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  558. "[%s][%d] decap format not raw",
  559. __func__, __LINE__);
  560. /* Base size */
  561. wifi_hdr_len = sizeof(struct ieee80211_frame);
  562. wh = (struct ieee80211_frame *)hdr_desc;
  563. dir = wh->i_fc[1] & IEEE80211_FC1_DIR_MASK;
  564. if (dir == IEEE80211_FC1_DIR_DSTODS)
  565. wifi_hdr_len += 6;
  566. is_amsdu = 0;
  567. if (wh->i_fc[0] & QDF_IEEE80211_FC0_SUBTYPE_QOS) {
  568. qos = (struct ieee80211_qoscntl *)
  569. (hdr_desc + wifi_hdr_len);
  570. wifi_hdr_len += 2;
  571. is_amsdu = (qos->i_qos[0] & IEEE80211_QOS_AMSDU);
  572. }
  573. /*Calculate security header length based on 'Protected'
  574. * and 'EXT_IV' flag
  575. * */
  576. if (wh->i_fc[1] & IEEE80211_FC1_WEP) {
  577. char *iv = (char *)wh + wifi_hdr_len;
  578. if (iv[3] & KEY_EXTIV)
  579. sec_hdr_len = 8;
  580. else
  581. sec_hdr_len = 4;
  582. } else {
  583. sec_hdr_len = 0;
  584. }
  585. wifi_hdr_len += sec_hdr_len;
  586. /* MSDU related stuff LLC - AMSDU subframe header etc */
  587. msdu_llc_len = is_amsdu ? (14 + 8) : 8;
  588. mpdu_buf_len = wifi_hdr_len + msdu_llc_len;
  589. /* "Decap" header to remove from MSDU buffer */
  590. decap_hdr_pull_bytes = 14;
  591. /* Allocate a new nbuf for holding the 802.11 header retrieved from the
  592. * status of the now decapped first msdu. Leave enough headroom for
  593. * accomodating any radio-tap /prism like PHY header
  594. */
  595. mpdu_buf = qdf_nbuf_alloc(soc->osdev,
  596. MAX_MONITOR_HEADER + mpdu_buf_len,
  597. MAX_MONITOR_HEADER, 4, FALSE);
  598. if (!mpdu_buf)
  599. goto mpdu_stitch_done;
  600. /* Copy the MPDU related header and enc headers into the first buffer
  601. * - Note that there can be a 2 byte pad between heaader and enc header
  602. */
  603. prev_buf = mpdu_buf;
  604. dest = qdf_nbuf_put_tail(prev_buf, wifi_hdr_len);
  605. if (!dest)
  606. goto mpdu_stitch_fail;
  607. qdf_mem_copy(dest, hdr_desc, wifi_hdr_len);
  608. hdr_desc += wifi_hdr_len;
  609. #if 0
  610. dest = qdf_nbuf_put_tail(prev_buf, sec_hdr_len);
  611. adf_os_mem_copy(dest, hdr_desc, sec_hdr_len);
  612. hdr_desc += sec_hdr_len;
  613. #endif
  614. /* The first LLC len is copied into the MPDU buffer */
  615. frag_list_sum_len = 0;
  616. msdu_orig = head_msdu;
  617. is_first_frag = 1;
  618. amsdu_pad = 0;
  619. while (msdu_orig) {
  620. /* TODO: intra AMSDU padding - do we need it ??? */
  621. msdu = msdu_orig;
  622. if (is_first_frag) {
  623. head_frag_list = msdu;
  624. } else {
  625. /* Reload the hdr ptr only on non-first MSDUs */
  626. rx_desc = qdf_nbuf_data(msdu_orig);
  627. hdr_desc = HAL_RX_DESC_GET_80211_HDR(rx_desc);
  628. }
  629. /* Copy this buffers MSDU related status into the prev buffer */
  630. if (is_first_frag) {
  631. is_first_frag = 0;
  632. }
  633. /* Update protocol tag for MSDU */
  634. dp_rx_mon_update_protocol_tag(soc, dp_pdev, msdu_orig, rx_desc);
  635. dest = qdf_nbuf_put_tail(prev_buf,
  636. msdu_llc_len + amsdu_pad);
  637. if (!dest)
  638. goto mpdu_stitch_fail;
  639. dest += amsdu_pad;
  640. qdf_mem_copy(dest, hdr_desc, msdu_llc_len);
  641. dp_rx_msdus_set_payload(msdu);
  642. /* Push the MSDU buffer beyond the decap header */
  643. qdf_nbuf_pull_head(msdu, decap_hdr_pull_bytes);
  644. frag_list_sum_len += msdu_llc_len + qdf_nbuf_len(msdu)
  645. + amsdu_pad;
  646. /* Set up intra-AMSDU pad to be added to start of next buffer -
  647. * AMSDU pad is 4 byte pad on AMSDU subframe */
  648. amsdu_pad = (msdu_llc_len + qdf_nbuf_len(msdu)) & 0x3;
  649. amsdu_pad = amsdu_pad ? (4 - amsdu_pad) : 0;
  650. /* TODO FIXME How do we handle MSDUs that have fraglist - Should
  651. * probably iterate all the frags cloning them along the way and
  652. * and also updating the prev_buf pointer
  653. */
  654. /* Move to the next */
  655. prev_buf = msdu;
  656. msdu_orig = qdf_nbuf_next(msdu_orig);
  657. }
  658. #if 0
  659. /* Add in the trailer section - encryption trailer + FCS */
  660. qdf_nbuf_put_tail(prev_buf, HAL_RX_FCS_LEN);
  661. frag_list_sum_len += HAL_RX_FCS_LEN;
  662. #endif
  663. frag_list_sum_len -= msdu_llc_len;
  664. /* TODO: Convert this to suitable adf routines */
  665. qdf_nbuf_append_ext_list(mpdu_buf, head_frag_list,
  666. frag_list_sum_len);
  667. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  668. "%s %d mpdu_buf %pK mpdu_buf->len %u",
  669. __func__, __LINE__,
  670. mpdu_buf, mpdu_buf->len);
  671. mpdu_stitch_done:
  672. /* Check if this buffer contains the PPDU end status for TSF */
  673. /* Need revist this code to see where we can get tsf timestamp */
  674. #if 0
  675. /* PPDU end TLV will be retrieved from monitor status ring */
  676. last_mpdu =
  677. (*(((u_int32_t *)&rx_desc->attention)) &
  678. RX_ATTENTION_0_LAST_MPDU_MASK) >>
  679. RX_ATTENTION_0_LAST_MPDU_LSB;
  680. if (last_mpdu)
  681. rx_status->rs_tstamp.tsf = rx_desc->ppdu_end.tsf_timestamp;
  682. #endif
  683. return mpdu_buf;
  684. mpdu_stitch_fail:
  685. if ((mpdu_buf) && (decap_format != HAL_HW_RX_DECAP_FORMAT_RAW)) {
  686. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  687. "%s mpdu_stitch_fail mpdu_buf %pK",
  688. __func__, mpdu_buf);
  689. /* Free the head buffer */
  690. qdf_nbuf_free(mpdu_buf);
  691. }
  692. return NULL;
  693. }
  694. /**
  695. * dp_send_mgmt_packet_to_stack(): send indicataion to upper layers
  696. *
  697. * @soc: soc handle
  698. * @nbuf: Mgmt packet
  699. * @pdev: pdev handle
  700. *
  701. * Return: QDF_STATUS_SUCCESS on success
  702. * QDF_STATUS_E_INVAL in error
  703. */
  704. #ifdef FEATURE_PERPKT_INFO
  705. static inline QDF_STATUS dp_send_mgmt_packet_to_stack(struct dp_soc *soc,
  706. qdf_nbuf_t nbuf,
  707. struct dp_pdev *pdev)
  708. {
  709. uint32_t *nbuf_data;
  710. struct ieee80211_frame *wh;
  711. if (!nbuf)
  712. return QDF_STATUS_E_INVAL;
  713. /*check if this is not a mgmt packet*/
  714. wh = (struct ieee80211_frame *)qdf_nbuf_data(nbuf);
  715. if (((wh->i_fc[0] & IEEE80211_FC0_TYPE_MASK) !=
  716. IEEE80211_FC0_TYPE_MGT) &&
  717. ((wh->i_fc[0] & IEEE80211_FC0_TYPE_MASK) !=
  718. IEEE80211_FC0_TYPE_CTL)) {
  719. qdf_nbuf_free(nbuf);
  720. return QDF_STATUS_E_INVAL;
  721. }
  722. nbuf_data = (uint32_t *)qdf_nbuf_push_head(nbuf, 4);
  723. if (!nbuf_data) {
  724. QDF_TRACE(QDF_MODULE_ID_DP,
  725. QDF_TRACE_LEVEL_ERROR,
  726. FL("No headroom"));
  727. qdf_nbuf_free(nbuf);
  728. return QDF_STATUS_E_INVAL;
  729. }
  730. *nbuf_data = pdev->ppdu_info.com_info.ppdu_id;
  731. dp_wdi_event_handler(WDI_EVENT_RX_MGMT_CTRL, soc, nbuf,
  732. HTT_INVALID_PEER,
  733. WDI_NO_VAL, pdev->pdev_id);
  734. return QDF_STATUS_SUCCESS;
  735. }
  736. #else
  737. static inline QDF_STATUS dp_send_mgmt_packet_to_stack(struct dp_soc *soc,
  738. qdf_nbuf_t nbuf,
  739. struct dp_pdev *pdev)
  740. {
  741. return QDF_STATUS_SUCCESS;
  742. }
  743. #endif
  744. /**
  745. * dp_rx_extract_radiotap_info(): Extract and populate information in
  746. * struct mon_rx_status type
  747. * @rx_status: Receive status
  748. * @mon_rx_status: Monitor mode status
  749. *
  750. * Returns: None
  751. */
  752. static inline
  753. void dp_rx_extract_radiotap_info(struct cdp_mon_status *rx_status,
  754. struct mon_rx_status *rx_mon_status)
  755. {
  756. rx_mon_status->tsft = rx_status->cdp_rs_tstamp.cdp_tsf;
  757. rx_mon_status->chan_freq = rx_status->rs_freq;
  758. rx_mon_status->chan_num = rx_status->rs_channel;
  759. rx_mon_status->chan_flags = rx_status->rs_flags;
  760. rx_mon_status->rate = rx_status->rs_datarate;
  761. /* TODO: rx_mon_status->ant_signal_db */
  762. /* TODO: rx_mon_status->nr_ant */
  763. rx_mon_status->mcs = rx_status->cdf_rs_rate_mcs;
  764. rx_mon_status->is_stbc = rx_status->cdp_rs_stbc;
  765. rx_mon_status->sgi = rx_status->cdp_rs_sgi;
  766. /* TODO: rx_mon_status->ldpc */
  767. /* TODO: rx_mon_status->beamformed */
  768. /* TODO: rx_mon_status->vht_flags */
  769. /* TODO: rx_mon_status->vht_flag_values1 */
  770. }
  771. /*
  772. * dp_rx_mon_deliver(): function to deliver packets to stack
  773. * @soc: DP soc
  774. * @mac_id: MAC ID
  775. * @head_msdu: head of msdu list
  776. * @tail_msdu: tail of msdu list
  777. *
  778. * Return: status: 0 - Success, non-zero: Failure
  779. */
  780. QDF_STATUS dp_rx_mon_deliver(struct dp_soc *soc, uint32_t mac_id,
  781. qdf_nbuf_t head_msdu, qdf_nbuf_t tail_msdu)
  782. {
  783. struct dp_pdev *pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  784. struct cdp_mon_status *rs = &pdev->rx_mon_recv_status;
  785. qdf_nbuf_t mon_skb, skb_next;
  786. qdf_nbuf_t mon_mpdu = NULL;
  787. if (!pdev->monitor_vdev && !pdev->mcopy_mode)
  788. goto mon_deliver_fail;
  789. /* restitch mon MPDU for delivery via monitor interface */
  790. mon_mpdu = dp_rx_mon_restitch_mpdu_from_msdus(soc, mac_id, head_msdu,
  791. tail_msdu, rs);
  792. /* monitor vap cannot be present when mcopy is enabled
  793. * hence same skb can be consumed
  794. */
  795. if (pdev->mcopy_mode)
  796. return dp_send_mgmt_packet_to_stack(soc, mon_mpdu, pdev);
  797. if (mon_mpdu && pdev->monitor_vdev && pdev->monitor_vdev->osif_vdev &&
  798. pdev->monitor_vdev->osif_rx_mon) {
  799. pdev->ppdu_info.rx_status.ppdu_id =
  800. pdev->ppdu_info.com_info.ppdu_id;
  801. pdev->ppdu_info.rx_status.device_id = soc->device_id;
  802. pdev->ppdu_info.rx_status.chan_noise_floor =
  803. pdev->chan_noise_floor;
  804. qdf_nbuf_update_radiotap(&(pdev->ppdu_info.rx_status),
  805. mon_mpdu, sizeof(struct rx_pkt_tlvs));
  806. pdev->monitor_vdev->osif_rx_mon(pdev->monitor_vdev->osif_vdev,
  807. mon_mpdu,
  808. &pdev->ppdu_info.rx_status);
  809. } else {
  810. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  811. "[%s][%d] mon_mpdu=%pK monitor_vdev %pK osif_vdev %pK"
  812. , __func__, __LINE__, mon_mpdu, pdev->monitor_vdev,
  813. (pdev->monitor_vdev ? pdev->monitor_vdev->osif_vdev
  814. : NULL));
  815. goto mon_deliver_fail;
  816. }
  817. return QDF_STATUS_SUCCESS;
  818. mon_deliver_fail:
  819. mon_skb = head_msdu;
  820. while (mon_skb) {
  821. skb_next = qdf_nbuf_next(mon_skb);
  822. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  823. "[%s][%d] mon_skb=%pK len %u", __func__,
  824. __LINE__, mon_skb, mon_skb->len);
  825. qdf_nbuf_free(mon_skb);
  826. mon_skb = skb_next;
  827. }
  828. return QDF_STATUS_E_INVAL;
  829. }
  830. /**
  831. * dp_rx_mon_deliver_non_std()
  832. * @soc: core txrx main contex
  833. * @mac_id: MAC ID
  834. *
  835. * This function delivers the radio tap and dummy MSDU
  836. * into user layer application for preamble only PPDU.
  837. *
  838. * Return: QDF_STATUS
  839. */
  840. QDF_STATUS dp_rx_mon_deliver_non_std(struct dp_soc *soc,
  841. uint32_t mac_id)
  842. {
  843. struct dp_pdev *pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  844. ol_txrx_rx_mon_fp osif_rx_mon;
  845. qdf_nbuf_t dummy_msdu;
  846. /* Sanity checking */
  847. if ((!pdev->monitor_vdev) || (!pdev->monitor_vdev->osif_rx_mon))
  848. goto mon_deliver_non_std_fail;
  849. /* Generate a dummy skb_buff */
  850. osif_rx_mon = pdev->monitor_vdev->osif_rx_mon;
  851. dummy_msdu = qdf_nbuf_alloc(soc->osdev, MAX_MONITOR_HEADER,
  852. MAX_MONITOR_HEADER, 4, FALSE);
  853. if (!dummy_msdu)
  854. goto allocate_dummy_msdu_fail;
  855. qdf_nbuf_set_pktlen(dummy_msdu, 0);
  856. qdf_nbuf_set_next(dummy_msdu, NULL);
  857. pdev->ppdu_info.rx_status.ppdu_id =
  858. pdev->ppdu_info.com_info.ppdu_id;
  859. /* Apply the radio header to this dummy skb */
  860. qdf_nbuf_update_radiotap(&pdev->ppdu_info.rx_status,
  861. dummy_msdu, MAX_MONITOR_HEADER);
  862. /* deliver to the user layer application */
  863. osif_rx_mon(pdev->monitor_vdev->osif_vdev,
  864. dummy_msdu, NULL);
  865. /* Clear rx_status*/
  866. qdf_mem_zero(&pdev->ppdu_info.rx_status,
  867. sizeof(pdev->ppdu_info.rx_status));
  868. pdev->mon_ppdu_status = DP_PPDU_STATUS_START;
  869. return QDF_STATUS_SUCCESS;
  870. allocate_dummy_msdu_fail:
  871. QDF_TRACE_DEBUG_RL(QDF_MODULE_ID_DP, "[%s][%d] mon_skb=%pK ",
  872. __func__, __LINE__, dummy_msdu);
  873. mon_deliver_non_std_fail:
  874. return QDF_STATUS_E_INVAL;
  875. }
  876. /**
  877. * dp_rx_mon_dest_process() - Brain of the Rx processing functionality
  878. * Called from the bottom half (tasklet/NET_RX_SOFTIRQ)
  879. * @soc: core txrx main contex
  880. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  881. * @quota: No. of units (packets) that can be serviced in one shot.
  882. *
  883. * This function implements the core of Rx functionality. This is
  884. * expected to handle only non-error frames.
  885. *
  886. * Return: none
  887. */
  888. void dp_rx_mon_dest_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota)
  889. {
  890. struct dp_pdev *pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  891. uint8_t pdev_id;
  892. void *hal_soc;
  893. void *rxdma_dst_ring_desc;
  894. void *mon_dst_srng;
  895. union dp_rx_desc_list_elem_t *head = NULL;
  896. union dp_rx_desc_list_elem_t *tail = NULL;
  897. uint32_t ppdu_id;
  898. uint32_t rx_bufs_used;
  899. int mac_for_pdev = dp_get_mac_id_for_mac(soc, mac_id);
  900. struct cdp_pdev_mon_stats *rx_mon_stats;
  901. mon_dst_srng = dp_rxdma_get_mon_dst_ring(pdev, mac_for_pdev);
  902. if (!mon_dst_srng || !hal_srng_initialized(mon_dst_srng)) {
  903. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  904. "%s %d : HAL Monitor Destination Ring Init Failed -- %pK",
  905. __func__, __LINE__, mon_dst_srng);
  906. return;
  907. }
  908. hal_soc = soc->hal_soc;
  909. qdf_assert((hal_soc && pdev));
  910. qdf_spin_lock_bh(&pdev->mon_lock);
  911. if (qdf_unlikely(hal_srng_access_start(hal_soc, mon_dst_srng))) {
  912. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  913. "%s %d : HAL Monitor Destination Ring access Failed -- %pK",
  914. __func__, __LINE__, mon_dst_srng);
  915. return;
  916. }
  917. pdev_id = pdev->pdev_id;
  918. ppdu_id = pdev->ppdu_info.com_info.ppdu_id;
  919. rx_bufs_used = 0;
  920. rx_mon_stats = &pdev->rx_mon_stats;
  921. while (qdf_likely(rxdma_dst_ring_desc =
  922. hal_srng_dst_peek(hal_soc, mon_dst_srng))) {
  923. qdf_nbuf_t head_msdu, tail_msdu;
  924. uint32_t npackets;
  925. head_msdu = (qdf_nbuf_t) NULL;
  926. tail_msdu = (qdf_nbuf_t) NULL;
  927. rx_bufs_used += dp_rx_mon_mpdu_pop(soc, mac_id,
  928. rxdma_dst_ring_desc,
  929. &head_msdu, &tail_msdu,
  930. &npackets, &ppdu_id,
  931. &head, &tail);
  932. if (ppdu_id != pdev->ppdu_info.com_info.ppdu_id) {
  933. rx_mon_stats->stat_ring_ppdu_id_hist[
  934. rx_mon_stats->ppdu_id_hist_idx] =
  935. pdev->ppdu_info.com_info.ppdu_id;
  936. rx_mon_stats->dest_ring_ppdu_id_hist[
  937. rx_mon_stats->ppdu_id_hist_idx] = ppdu_id;
  938. rx_mon_stats->ppdu_id_hist_idx =
  939. (rx_mon_stats->ppdu_id_hist_idx + 1) &
  940. (MAX_PPDU_ID_HIST - 1);
  941. pdev->mon_ppdu_status = DP_PPDU_STATUS_START;
  942. qdf_mem_zero(&(pdev->ppdu_info.rx_status),
  943. sizeof(pdev->ppdu_info.rx_status));
  944. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  945. "%s %d ppdu_id %x != ppdu_info.com_info .ppdu_id %x",
  946. __func__, __LINE__,
  947. ppdu_id, pdev->ppdu_info.com_info.ppdu_id);
  948. break;
  949. }
  950. if (qdf_likely((head_msdu) && (tail_msdu))) {
  951. rx_mon_stats->dest_mpdu_done++;
  952. dp_rx_mon_deliver(soc, mac_id, head_msdu, tail_msdu);
  953. }
  954. rxdma_dst_ring_desc = hal_srng_dst_get_next(hal_soc,
  955. mon_dst_srng);
  956. }
  957. hal_srng_access_end(hal_soc, mon_dst_srng);
  958. qdf_spin_unlock_bh(&pdev->mon_lock);
  959. if (rx_bufs_used) {
  960. rx_mon_stats->dest_ppdu_done++;
  961. dp_rx_buffers_replenish(soc, mac_id,
  962. dp_rxdma_get_mon_buf_ring(pdev,
  963. mac_for_pdev),
  964. dp_rx_get_mon_desc_pool(soc, mac_id,
  965. pdev_id),
  966. rx_bufs_used, &head, &tail);
  967. }
  968. }
  969. #ifndef DISABLE_MON_CONFIG
  970. #ifndef QCA_WIFI_QCA6390
  971. /**
  972. * dp_rx_pdev_mon_buf_attach() - Allocate the monitor descriptor pool
  973. *
  974. * @pdev: physical device handle
  975. * @mac_id: mac id
  976. *
  977. * Return: QDF_STATUS
  978. */
  979. static QDF_STATUS
  980. dp_rx_pdev_mon_buf_attach(struct dp_pdev *pdev, int mac_id) {
  981. uint8_t pdev_id = pdev->pdev_id;
  982. struct dp_soc *soc = pdev->soc;
  983. union dp_rx_desc_list_elem_t *desc_list = NULL;
  984. union dp_rx_desc_list_elem_t *tail = NULL;
  985. struct dp_srng *mon_buf_ring;
  986. uint32_t num_entries;
  987. struct rx_desc_pool *rx_desc_pool;
  988. QDF_STATUS status = QDF_STATUS_SUCCESS;
  989. uint8_t mac_for_pdev = dp_get_mac_id_for_mac(soc, mac_id);
  990. uint32_t rx_desc_pool_size;
  991. mon_buf_ring = &pdev->rxdma_mon_buf_ring[mac_for_pdev];
  992. num_entries = mon_buf_ring->num_entries;
  993. rx_desc_pool = &soc->rx_desc_mon[mac_id];
  994. dp_debug("Mon RX Desc Pool[%d] entries=%u",
  995. pdev_id, num_entries);
  996. rx_desc_pool_size = DP_RX_DESC_ALLOC_MULTIPLIER * num_entries;
  997. status = dp_rx_desc_pool_alloc(soc, mac_id, rx_desc_pool_size,
  998. rx_desc_pool);
  999. if (!QDF_IS_STATUS_SUCCESS(status))
  1000. return status;
  1001. rx_desc_pool->owner = HAL_RX_BUF_RBM_SW3_BM;
  1002. status = dp_rx_buffers_replenish(soc, mac_id, mon_buf_ring,
  1003. rx_desc_pool, num_entries,
  1004. &desc_list, &tail);
  1005. return status;
  1006. }
  1007. static QDF_STATUS
  1008. dp_rx_pdev_mon_buf_detach(struct dp_pdev *pdev, int mac_id)
  1009. {
  1010. struct dp_soc *soc = pdev->soc;
  1011. struct rx_desc_pool *rx_desc_pool;
  1012. rx_desc_pool = &soc->rx_desc_mon[mac_id];
  1013. if (rx_desc_pool->pool_size != 0) {
  1014. if (!dp_is_soc_reinit(soc))
  1015. dp_rx_desc_nbuf_and_pool_free(soc, mac_id,
  1016. rx_desc_pool);
  1017. else
  1018. dp_rx_desc_nbuf_free(soc, rx_desc_pool);
  1019. }
  1020. return QDF_STATUS_SUCCESS;
  1021. }
  1022. /**
  1023. * dp_mon_link_desc_pool_setup(): Allocate and setup link descriptor pool
  1024. * that will be used by HW for various link
  1025. * and queue descriptorsand managed by WBM
  1026. *
  1027. * @soc: soc handle
  1028. * @mac_id: mac id
  1029. *
  1030. * Return: QDF_STATUS
  1031. */
  1032. static
  1033. QDF_STATUS dp_mon_link_desc_pool_setup(struct dp_soc *soc, uint32_t mac_id)
  1034. {
  1035. struct dp_pdev *dp_pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  1036. int mac_for_pdev = dp_get_mac_id_for_mac(soc, mac_id);
  1037. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1038. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1039. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1040. uint32_t total_link_descs, total_mem_size;
  1041. uint32_t num_link_desc_banks;
  1042. uint32_t last_bank_size = 0;
  1043. uint32_t entry_size, num_entries;
  1044. void *mon_desc_srng;
  1045. uint32_t num_replenish_buf;
  1046. struct dp_srng *dp_srng;
  1047. int i;
  1048. qdf_dma_addr_t *baseaddr = NULL;
  1049. dp_srng = &dp_pdev->rxdma_mon_desc_ring[mac_for_pdev];
  1050. num_entries = dp_srng->alloc_size/hal_srng_get_entrysize(
  1051. soc->hal_soc, RXDMA_MONITOR_DESC);
  1052. /* Round up to power of 2 */
  1053. total_link_descs = 1;
  1054. while (total_link_descs < num_entries)
  1055. total_link_descs <<= 1;
  1056. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  1057. "%s: total_link_descs: %u, link_desc_size: %d",
  1058. __func__, total_link_descs, link_desc_size);
  1059. total_mem_size = total_link_descs * link_desc_size;
  1060. total_mem_size += link_desc_align;
  1061. if (total_mem_size <= max_alloc_size) {
  1062. num_link_desc_banks = 0;
  1063. last_bank_size = total_mem_size;
  1064. } else {
  1065. num_link_desc_banks = (total_mem_size) /
  1066. (max_alloc_size - link_desc_align);
  1067. last_bank_size = total_mem_size %
  1068. (max_alloc_size - link_desc_align);
  1069. }
  1070. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  1071. "%s: total_mem_size: %d, num_link_desc_banks: %u",
  1072. __func__, total_mem_size, num_link_desc_banks);
  1073. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  1074. "%s: max_alloc_size: %d last_bank_size: %d",
  1075. __func__, max_alloc_size, last_bank_size);
  1076. for (i = 0; i < num_link_desc_banks; i++) {
  1077. baseaddr = &dp_pdev->link_desc_banks[mac_for_pdev][i].
  1078. base_paddr_unaligned;
  1079. if (!dp_is_soc_reinit(soc)) {
  1080. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1081. base_vaddr_unaligned =
  1082. qdf_mem_alloc_consistent(soc->osdev,
  1083. soc->osdev->dev,
  1084. max_alloc_size,
  1085. baseaddr);
  1086. if (!dp_pdev->link_desc_banks[mac_for_pdev][i].
  1087. base_vaddr_unaligned) {
  1088. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1089. QDF_TRACE_LEVEL_ERROR,
  1090. "%s: Link desc mem alloc failed",
  1091. __func__);
  1092. goto fail;
  1093. }
  1094. }
  1095. dp_pdev->link_desc_banks[mac_for_pdev][i].size = max_alloc_size;
  1096. dp_pdev->link_desc_banks[mac_for_pdev][i].base_vaddr =
  1097. (void *)((unsigned long)
  1098. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1099. base_vaddr_unaligned) +
  1100. ((unsigned long)
  1101. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1102. base_vaddr_unaligned) %
  1103. link_desc_align));
  1104. dp_pdev->link_desc_banks[mac_for_pdev][i].base_paddr =
  1105. (unsigned long)
  1106. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1107. base_paddr_unaligned) +
  1108. ((unsigned long)
  1109. (dp_pdev->link_desc_banks[mac_for_pdev][i].base_vaddr) -
  1110. (unsigned long)
  1111. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1112. base_vaddr_unaligned));
  1113. }
  1114. if (last_bank_size) {
  1115. /* Allocate last bank in case total memory required is not exact
  1116. * multiple of max_alloc_size
  1117. */
  1118. baseaddr = &dp_pdev->link_desc_banks[mac_for_pdev][i].
  1119. base_paddr_unaligned;
  1120. if (!dp_is_soc_reinit(soc)) {
  1121. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1122. base_vaddr_unaligned =
  1123. qdf_mem_alloc_consistent(soc->osdev,
  1124. soc->osdev->dev,
  1125. last_bank_size,
  1126. baseaddr);
  1127. if (!dp_pdev->link_desc_banks[mac_for_pdev][i].
  1128. base_vaddr_unaligned) {
  1129. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1130. QDF_TRACE_LEVEL_ERROR,
  1131. "%s: alloc fail:mon link desc pool",
  1132. __func__);
  1133. goto fail;
  1134. }
  1135. }
  1136. dp_pdev->link_desc_banks[mac_for_pdev][i].size = last_bank_size;
  1137. dp_pdev->link_desc_banks[mac_for_pdev][i].base_vaddr =
  1138. (void *)((unsigned long)
  1139. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1140. base_vaddr_unaligned) +
  1141. ((unsigned long)
  1142. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1143. base_vaddr_unaligned) %
  1144. link_desc_align));
  1145. dp_pdev->link_desc_banks[mac_for_pdev][i].base_paddr =
  1146. (unsigned long)
  1147. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1148. base_paddr_unaligned) +
  1149. ((unsigned long)
  1150. (dp_pdev->link_desc_banks[mac_for_pdev][i].base_vaddr) -
  1151. (unsigned long)
  1152. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1153. base_vaddr_unaligned));
  1154. }
  1155. /* Allocate and setup link descriptor idle list for HW internal use */
  1156. entry_size = hal_srng_get_entrysize(soc->hal_soc, RXDMA_MONITOR_DESC);
  1157. total_mem_size = entry_size * total_link_descs;
  1158. mon_desc_srng = dp_pdev->rxdma_mon_desc_ring[mac_for_pdev].hal_srng;
  1159. num_replenish_buf = 0;
  1160. if (total_mem_size <= max_alloc_size) {
  1161. void *desc;
  1162. for (i = 0;
  1163. i < MAX_MON_LINK_DESC_BANKS &&
  1164. dp_pdev->link_desc_banks[mac_for_pdev][i].base_paddr;
  1165. i++) {
  1166. uint32_t num_entries =
  1167. (dp_pdev->link_desc_banks[mac_for_pdev][i].size -
  1168. (unsigned long)
  1169. (dp_pdev->link_desc_banks[mac_for_pdev][i].base_vaddr) -
  1170. (unsigned long)
  1171. (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1172. base_vaddr_unaligned)) / link_desc_size;
  1173. unsigned long paddr =
  1174. (unsigned long)
  1175. (dp_pdev->link_desc_banks[mac_for_pdev][i].base_paddr);
  1176. unsigned long vaddr =
  1177. (unsigned long)
  1178. (dp_pdev->link_desc_banks[mac_for_pdev][i].base_vaddr);
  1179. hal_srng_access_start_unlocked(soc->hal_soc,
  1180. mon_desc_srng);
  1181. while (num_entries && (desc =
  1182. hal_srng_src_get_next(soc->hal_soc,
  1183. mon_desc_srng))) {
  1184. hal_set_link_desc_addr(desc, i, paddr);
  1185. num_entries--;
  1186. num_replenish_buf++;
  1187. paddr += link_desc_size;
  1188. vaddr += link_desc_size;
  1189. }
  1190. hal_srng_access_end_unlocked(soc->hal_soc,
  1191. mon_desc_srng);
  1192. }
  1193. } else {
  1194. qdf_assert(0);
  1195. }
  1196. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  1197. "%s: successfully replenished %d buffer",
  1198. __func__, num_replenish_buf);
  1199. return QDF_STATUS_SUCCESS;
  1200. fail:
  1201. for (i = 0; i < MAX_MON_LINK_DESC_BANKS; i++) {
  1202. if (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1203. base_vaddr_unaligned) {
  1204. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1205. dp_pdev->link_desc_banks[mac_for_pdev][i].size,
  1206. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1207. base_vaddr_unaligned,
  1208. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1209. base_paddr_unaligned, 0);
  1210. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1211. base_vaddr_unaligned = NULL;
  1212. }
  1213. }
  1214. return QDF_STATUS_E_FAILURE;
  1215. }
  1216. /*
  1217. * Free link descriptor pool that was setup HW
  1218. */
  1219. static
  1220. void dp_mon_link_desc_pool_cleanup(struct dp_soc *soc, uint32_t mac_id)
  1221. {
  1222. struct dp_pdev *dp_pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  1223. int mac_for_pdev = dp_get_mac_id_for_mac(soc, mac_id);
  1224. int i;
  1225. for (i = 0; i < MAX_MON_LINK_DESC_BANKS; i++) {
  1226. if (dp_pdev->link_desc_banks[mac_for_pdev][i].
  1227. base_vaddr_unaligned) {
  1228. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1229. dp_pdev->link_desc_banks[mac_for_pdev][i].size,
  1230. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1231. base_vaddr_unaligned,
  1232. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1233. base_paddr_unaligned, 0);
  1234. dp_pdev->link_desc_banks[mac_for_pdev][i].
  1235. base_vaddr_unaligned = NULL;
  1236. }
  1237. }
  1238. }
  1239. #else
  1240. static
  1241. QDF_STATUS dp_mon_link_desc_pool_setup(struct dp_soc *soc, uint32_t mac_id)
  1242. {
  1243. return QDF_STATUS_SUCCESS;
  1244. }
  1245. static QDF_STATUS
  1246. dp_rx_pdev_mon_buf_attach(struct dp_pdev *pdev, int mac_id)
  1247. {
  1248. return QDF_STATUS_SUCCESS;
  1249. }
  1250. static
  1251. void dp_mon_link_desc_pool_cleanup(struct dp_soc *soc, uint32_t mac_id)
  1252. {
  1253. }
  1254. static QDF_STATUS
  1255. dp_rx_pdev_mon_buf_detach(struct dp_pdev *pdev, int mac_id)
  1256. {
  1257. return QDF_STATUS_SUCCESS;
  1258. }
  1259. #endif
  1260. /**
  1261. * dp_rx_pdev_mon_attach() - attach DP RX for monitor mode
  1262. * @pdev: core txrx pdev context
  1263. *
  1264. * This function will attach a DP RX for monitor mode instance into
  1265. * the main device (SOC) context. Will allocate dp rx resource and
  1266. * initialize resources.
  1267. *
  1268. * Return: QDF_STATUS_SUCCESS: success
  1269. * QDF_STATUS_E_RESOURCES: Error return
  1270. */
  1271. QDF_STATUS
  1272. dp_rx_pdev_mon_attach(struct dp_pdev *pdev) {
  1273. struct dp_soc *soc = pdev->soc;
  1274. QDF_STATUS status;
  1275. uint8_t pdev_id = pdev->pdev_id;
  1276. int mac_id;
  1277. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1278. "%s: pdev attach id=%d", __func__, pdev_id);
  1279. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1280. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  1281. status = dp_rx_pdev_mon_buf_attach(pdev, mac_for_pdev);
  1282. if (!QDF_IS_STATUS_SUCCESS(status)) {
  1283. QDF_TRACE(QDF_MODULE_ID_DP,
  1284. QDF_TRACE_LEVEL_ERROR,
  1285. "%s: dp_rx_pdev_mon_buf_attach() failed\n",
  1286. __func__);
  1287. return status;
  1288. }
  1289. status = dp_rx_pdev_mon_status_attach(pdev, mac_for_pdev);
  1290. if (!QDF_IS_STATUS_SUCCESS(status)) {
  1291. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1292. "%s: dp_rx_pdev_mon_status_attach() failed",
  1293. __func__);
  1294. return status;
  1295. }
  1296. status = dp_mon_link_desc_pool_setup(soc, mac_for_pdev);
  1297. if (!QDF_IS_STATUS_SUCCESS(status)) {
  1298. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1299. "%s: dp_mon_link_desc_pool_setup() failed",
  1300. __func__);
  1301. return status;
  1302. }
  1303. }
  1304. pdev->mon_last_linkdesc_paddr = 0;
  1305. pdev->mon_last_buf_cookie = DP_RX_DESC_COOKIE_MAX + 1;
  1306. qdf_spinlock_create(&pdev->mon_lock);
  1307. return QDF_STATUS_SUCCESS;
  1308. }
  1309. QDF_STATUS
  1310. dp_mon_link_free(struct dp_pdev *pdev) {
  1311. uint8_t pdev_id = pdev->pdev_id;
  1312. struct dp_soc *soc = pdev->soc;
  1313. int mac_id;
  1314. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1315. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  1316. dp_mon_link_desc_pool_cleanup(soc, mac_for_pdev);
  1317. }
  1318. return QDF_STATUS_SUCCESS;
  1319. }
  1320. /**
  1321. * dp_rx_pdev_mon_detach() - detach dp rx for monitor mode
  1322. * @pdev: core txrx pdev context
  1323. *
  1324. * This function will detach DP RX for monitor mode from
  1325. * main device context. will free DP Rx resources for
  1326. * monitor mode
  1327. *
  1328. * Return: QDF_STATUS_SUCCESS: success
  1329. * QDF_STATUS_E_RESOURCES: Error return
  1330. */
  1331. QDF_STATUS
  1332. dp_rx_pdev_mon_detach(struct dp_pdev *pdev) {
  1333. uint8_t pdev_id = pdev->pdev_id;
  1334. int mac_id;
  1335. qdf_spinlock_destroy(&pdev->mon_lock);
  1336. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1337. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  1338. dp_rx_pdev_mon_status_detach(pdev, mac_for_pdev);
  1339. dp_rx_pdev_mon_buf_detach(pdev, mac_for_pdev);
  1340. }
  1341. return QDF_STATUS_SUCCESS;
  1342. }
  1343. #else
  1344. QDF_STATUS
  1345. dp_rx_pdev_mon_attach(struct dp_pdev *pdev) {
  1346. return QDF_STATUS_SUCCESS;
  1347. }
  1348. QDF_STATUS
  1349. dp_rx_pdev_mon_detach(struct dp_pdev *pdev) {
  1350. return QDF_STATUS_SUCCESS;
  1351. }
  1352. QDF_STATUS
  1353. dp_mon_link_free(struct dp_pdev *pdev) {
  1354. return QDF_STATUS_SUCCESS;
  1355. }
  1356. #endif /* DISABLE_MON_CONFIG */