dp_be_rx.c 65 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "cdp_txrx_cmn_struct.h"
  20. #include "hal_hw_headers.h"
  21. #include "dp_types.h"
  22. #include "dp_rx.h"
  23. #include "dp_tx.h"
  24. #include "dp_be_rx.h"
  25. #include "dp_peer.h"
  26. #include "hal_rx.h"
  27. #include "hal_be_rx.h"
  28. #include "hal_api.h"
  29. #include "hal_be_api.h"
  30. #include "qdf_nbuf.h"
  31. #ifdef MESH_MODE_SUPPORT
  32. #include "if_meta_hdr.h"
  33. #endif
  34. #include "dp_internal.h"
  35. #include "dp_ipa.h"
  36. #ifdef FEATURE_WDS
  37. #include "dp_txrx_wds.h"
  38. #endif
  39. #include "dp_hist.h"
  40. #include "dp_rx_buffer_pool.h"
  41. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  42. static inline void
  43. dp_rx_update_flow_info(qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  44. {
  45. uint32_t fse_metadata;
  46. /* Set the flow idx valid flag only when there is no timeout */
  47. if (hal_rx_msdu_flow_idx_timeout_be(rx_tlv_hdr))
  48. return;
  49. /*
  50. * If invalid bit is not set and the fse metadata indicates that it is
  51. * a valid SFE flow match in FSE, do not set the rx flow tag and let it
  52. * go via stack instead of VP.
  53. */
  54. fse_metadata = hal_rx_msdu_fse_metadata_get_be(rx_tlv_hdr);
  55. if (!hal_rx_msdu_flow_idx_invalid_be(rx_tlv_hdr) && (fse_metadata == DP_RX_FSE_FLOW_MATCH_SFE))
  56. return;
  57. qdf_nbuf_set_rx_flow_idx_valid(nbuf,
  58. !hal_rx_msdu_flow_idx_invalid_be(rx_tlv_hdr));
  59. }
  60. #else
  61. static inline void
  62. dp_rx_update_flow_info(qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  63. {
  64. }
  65. #endif
  66. #ifndef AST_OFFLOAD_ENABLE
  67. static void
  68. dp_rx_wds_learn(struct dp_soc *soc,
  69. struct dp_vdev *vdev,
  70. uint8_t *rx_tlv_hdr,
  71. struct dp_txrx_peer *txrx_peer,
  72. qdf_nbuf_t nbuf)
  73. {
  74. struct hal_rx_msdu_metadata msdu_metadata;
  75. hal_rx_msdu_packet_metadata_get_generic_be(rx_tlv_hdr, &msdu_metadata);
  76. /* WDS Source Port Learning */
  77. if (qdf_likely(vdev->wds_enabled))
  78. dp_rx_wds_srcport_learn(soc,
  79. rx_tlv_hdr,
  80. txrx_peer,
  81. nbuf,
  82. msdu_metadata);
  83. }
  84. #else
  85. #ifdef QCA_SUPPORT_WDS_EXTENDED
  86. /**
  87. * dp_wds_ext_peer_learn_be() - function to send event to control
  88. * path on receiving 1st 4-address frame from backhaul.
  89. * @soc: DP soc
  90. * @ta_txrx_peer: WDS repeater txrx peer
  91. * @rx_tlv_hdr: start address of rx tlvs
  92. * @nbuf: RX packet buffer
  93. *
  94. * Return: void
  95. */
  96. static inline void dp_wds_ext_peer_learn_be(struct dp_soc *soc,
  97. struct dp_txrx_peer *ta_txrx_peer,
  98. uint8_t *rx_tlv_hdr,
  99. qdf_nbuf_t nbuf)
  100. {
  101. uint8_t wds_ext_src_mac[QDF_MAC_ADDR_SIZE];
  102. struct dp_peer *ta_base_peer;
  103. /* instead of checking addr4 is valid or not in per packet path
  104. * check for init bit, which will be set on reception of
  105. * first addr4 valid packet.
  106. */
  107. if (!ta_txrx_peer->vdev->wds_ext_enabled ||
  108. qdf_atomic_test_bit(WDS_EXT_PEER_INIT_BIT,
  109. &ta_txrx_peer->wds_ext.init))
  110. return;
  111. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  112. (qdf_nbuf_is_fr_ds_set(nbuf) && qdf_nbuf_is_to_ds_set(nbuf))) {
  113. qdf_atomic_test_and_set_bit(WDS_EXT_PEER_INIT_BIT,
  114. &ta_txrx_peer->wds_ext.init);
  115. if (qdf_unlikely(ta_txrx_peer->nawds_enabled &&
  116. ta_txrx_peer->is_mld_peer)) {
  117. ta_base_peer = dp_get_primary_link_peer_by_id(
  118. soc,
  119. ta_txrx_peer->peer_id,
  120. DP_MOD_ID_RX);
  121. } else {
  122. ta_base_peer = dp_peer_get_ref_by_id(
  123. soc,
  124. ta_txrx_peer->peer_id,
  125. DP_MOD_ID_RX);
  126. }
  127. if (!ta_base_peer)
  128. return;
  129. qdf_mem_copy(wds_ext_src_mac, &ta_base_peer->mac_addr.raw[0],
  130. QDF_MAC_ADDR_SIZE);
  131. dp_peer_unref_delete(ta_base_peer, DP_MOD_ID_RX);
  132. soc->cdp_soc.ol_ops->rx_wds_ext_peer_learn(
  133. soc->ctrl_psoc,
  134. ta_txrx_peer->peer_id,
  135. ta_txrx_peer->vdev->vdev_id,
  136. wds_ext_src_mac);
  137. }
  138. }
  139. #else
  140. static inline void dp_wds_ext_peer_learn_be(struct dp_soc *soc,
  141. struct dp_txrx_peer *ta_txrx_peer,
  142. uint8_t *rx_tlv_hdr,
  143. qdf_nbuf_t nbuf)
  144. {
  145. }
  146. #endif
  147. static void
  148. dp_rx_wds_learn(struct dp_soc *soc,
  149. struct dp_vdev *vdev,
  150. uint8_t *rx_tlv_hdr,
  151. struct dp_txrx_peer *ta_txrx_peer,
  152. qdf_nbuf_t nbuf)
  153. {
  154. dp_wds_ext_peer_learn_be(soc, ta_txrx_peer, rx_tlv_hdr, nbuf);
  155. }
  156. #endif
  157. uint32_t dp_rx_process_be(struct dp_intr *int_ctx,
  158. hal_ring_handle_t hal_ring_hdl, uint8_t reo_ring_num,
  159. uint32_t quota)
  160. {
  161. hal_ring_desc_t ring_desc;
  162. hal_ring_desc_t last_prefetched_hw_desc;
  163. hal_soc_handle_t hal_soc;
  164. struct dp_rx_desc *rx_desc = NULL;
  165. struct dp_rx_desc *last_prefetched_sw_desc = NULL;
  166. qdf_nbuf_t nbuf, next;
  167. bool near_full;
  168. union dp_rx_desc_list_elem_t *head[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  169. union dp_rx_desc_list_elem_t *tail[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  170. uint32_t num_pending = 0;
  171. uint32_t rx_bufs_used = 0, rx_buf_cookie;
  172. uint16_t msdu_len = 0;
  173. uint16_t peer_id;
  174. uint8_t vdev_id;
  175. struct dp_txrx_peer *txrx_peer;
  176. dp_txrx_ref_handle txrx_ref_handle = NULL;
  177. struct dp_vdev *vdev;
  178. uint32_t pkt_len = 0;
  179. enum hal_reo_error_status error;
  180. uint8_t *rx_tlv_hdr;
  181. uint32_t rx_bufs_reaped[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  182. uint8_t mac_id = 0;
  183. struct dp_pdev *rx_pdev;
  184. uint8_t enh_flag;
  185. struct dp_srng *dp_rxdma_srng;
  186. struct rx_desc_pool *rx_desc_pool;
  187. struct dp_soc *soc = int_ctx->soc;
  188. struct cdp_tid_rx_stats *tid_stats;
  189. qdf_nbuf_t nbuf_head;
  190. qdf_nbuf_t nbuf_tail;
  191. qdf_nbuf_t deliver_list_head;
  192. qdf_nbuf_t deliver_list_tail;
  193. uint32_t num_rx_bufs_reaped = 0;
  194. uint32_t intr_id;
  195. struct hif_opaque_softc *scn;
  196. int32_t tid = 0;
  197. bool is_prev_msdu_last = true;
  198. uint32_t num_entries_avail = 0;
  199. uint32_t rx_ol_pkt_cnt = 0;
  200. uint32_t num_entries = 0;
  201. QDF_STATUS status;
  202. qdf_nbuf_t ebuf_head;
  203. qdf_nbuf_t ebuf_tail;
  204. uint8_t pkt_capture_offload = 0;
  205. struct dp_srng *rx_ring = &soc->reo_dest_ring[reo_ring_num];
  206. int max_reap_limit, ring_near_full;
  207. struct dp_soc *replenish_soc;
  208. uint8_t chip_id;
  209. uint64_t current_time = 0;
  210. uint32_t old_tid;
  211. uint32_t peer_ext_stats;
  212. uint32_t dsf;
  213. uint32_t l3_pad;
  214. uint8_t link_id = 0;
  215. DP_HIST_INIT();
  216. qdf_assert_always(soc && hal_ring_hdl);
  217. hal_soc = soc->hal_soc;
  218. qdf_assert_always(hal_soc);
  219. scn = soc->hif_handle;
  220. intr_id = int_ctx->dp_intr_id;
  221. num_entries = hal_srng_get_num_entries(hal_soc, hal_ring_hdl);
  222. dp_runtime_pm_mark_last_busy(soc);
  223. more_data:
  224. /* reset local variables here to be re-used in the function */
  225. nbuf_head = NULL;
  226. nbuf_tail = NULL;
  227. deliver_list_head = NULL;
  228. deliver_list_tail = NULL;
  229. txrx_peer = NULL;
  230. vdev = NULL;
  231. num_rx_bufs_reaped = 0;
  232. ebuf_head = NULL;
  233. ebuf_tail = NULL;
  234. ring_near_full = 0;
  235. max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  236. qdf_mem_zero(rx_bufs_reaped, sizeof(rx_bufs_reaped));
  237. qdf_mem_zero(head, sizeof(head));
  238. qdf_mem_zero(tail, sizeof(tail));
  239. old_tid = 0xff;
  240. dsf = 0;
  241. peer_ext_stats = 0;
  242. rx_pdev = NULL;
  243. tid_stats = NULL;
  244. dp_pkt_get_timestamp(&current_time);
  245. ring_near_full = _dp_srng_test_and_update_nf_params(soc, rx_ring,
  246. &max_reap_limit);
  247. peer_ext_stats = wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx);
  248. if (qdf_unlikely(dp_rx_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  249. /*
  250. * Need API to convert from hal_ring pointer to
  251. * Ring Type / Ring Id combo
  252. */
  253. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  254. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  255. FL("HAL RING Access Failed -- %pK"), hal_ring_hdl);
  256. goto done;
  257. }
  258. hal_srng_update_ring_usage_wm_no_lock(soc->hal_soc, hal_ring_hdl);
  259. if (!num_pending)
  260. num_pending = hal_srng_dst_num_valid(hal_soc, hal_ring_hdl, 0);
  261. if (num_pending > quota)
  262. num_pending = quota;
  263. dp_srng_dst_inv_cached_descs(soc, hal_ring_hdl, num_pending);
  264. last_prefetched_hw_desc = dp_srng_dst_prefetch_32_byte_desc(hal_soc,
  265. hal_ring_hdl,
  266. num_pending);
  267. /*
  268. * start reaping the buffers from reo ring and queue
  269. * them in per vdev queue.
  270. * Process the received pkts in a different per vdev loop.
  271. */
  272. while (qdf_likely(num_pending)) {
  273. ring_desc = dp_srng_dst_get_next(soc, hal_ring_hdl);
  274. if (qdf_unlikely(!ring_desc))
  275. break;
  276. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  277. if (qdf_unlikely(error == HAL_REO_ERROR_DETECTED)) {
  278. dp_rx_err("%pK: HAL RING 0x%pK:error %d",
  279. soc, hal_ring_hdl, error);
  280. DP_STATS_INC(soc, rx.err.hal_reo_error[reo_ring_num],
  281. 1);
  282. /* Don't know how to deal with this -- assert */
  283. qdf_assert(0);
  284. }
  285. dp_rx_ring_record_entry(soc, reo_ring_num, ring_desc);
  286. rx_buf_cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  287. status = dp_rx_cookie_check_and_invalidate(ring_desc);
  288. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  289. DP_STATS_INC(soc, rx.err.stale_cookie, 1);
  290. break;
  291. }
  292. rx_desc = (struct dp_rx_desc *)
  293. hal_rx_get_reo_desc_va(ring_desc);
  294. dp_rx_desc_sw_cc_check(soc, rx_buf_cookie, &rx_desc);
  295. status = dp_rx_desc_sanity(soc, hal_soc, hal_ring_hdl,
  296. ring_desc, rx_desc);
  297. if (QDF_IS_STATUS_ERROR(status)) {
  298. if (qdf_unlikely(rx_desc && rx_desc->nbuf)) {
  299. qdf_assert_always(!rx_desc->unmapped);
  300. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  301. rx_desc->unmapped = 1;
  302. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  303. rx_desc->pool_id);
  304. dp_rx_add_to_free_desc_list(
  305. &head[rx_desc->chip_id][rx_desc->pool_id],
  306. &tail[rx_desc->chip_id][rx_desc->pool_id],
  307. rx_desc);
  308. }
  309. continue;
  310. }
  311. /*
  312. * this is a unlikely scenario where the host is reaping
  313. * a descriptor which it already reaped just a while ago
  314. * but is yet to replenish it back to HW.
  315. * In this case host will dump the last 128 descriptors
  316. * including the software descriptor rx_desc and assert.
  317. */
  318. if (qdf_unlikely(!rx_desc->in_use)) {
  319. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  320. dp_info_rl("Reaping rx_desc not in use!");
  321. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  322. ring_desc, rx_desc);
  323. continue;
  324. }
  325. status = dp_rx_desc_nbuf_sanity_check(soc, ring_desc, rx_desc);
  326. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  327. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  328. dp_info_rl("Nbuf sanity check failure!");
  329. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  330. ring_desc, rx_desc);
  331. rx_desc->in_err_state = 1;
  332. continue;
  333. }
  334. if (qdf_unlikely(!dp_rx_desc_check_magic(rx_desc))) {
  335. dp_err("Invalid rx_desc cookie=%d", rx_buf_cookie);
  336. DP_STATS_INC(soc, rx.err.rx_desc_invalid_magic, 1);
  337. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  338. ring_desc, rx_desc);
  339. }
  340. pkt_capture_offload =
  341. dp_rx_copy_desc_info_in_nbuf_cb(soc, ring_desc,
  342. rx_desc->nbuf,
  343. reo_ring_num);
  344. if (qdf_unlikely(qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf))) {
  345. /* In dp_rx_sg_create() until the last buffer,
  346. * end bit should not be set. As continuation bit set,
  347. * this is not a last buffer.
  348. */
  349. qdf_nbuf_set_rx_chfrag_end(rx_desc->nbuf, 0);
  350. /* previous msdu has end bit set, so current one is
  351. * the new MPDU
  352. */
  353. if (is_prev_msdu_last) {
  354. /* Get number of entries available in HW ring */
  355. num_entries_avail =
  356. hal_srng_dst_num_valid(hal_soc,
  357. hal_ring_hdl, 1);
  358. /* For new MPDU check if we can read complete
  359. * MPDU by comparing the number of buffers
  360. * available and number of buffers needed to
  361. * reap this MPDU
  362. */
  363. if ((QDF_NBUF_CB_RX_PKT_LEN(rx_desc->nbuf) /
  364. (RX_DATA_BUFFER_SIZE -
  365. soc->rx_pkt_tlv_size) + 1) >
  366. num_pending) {
  367. DP_STATS_INC(soc,
  368. rx.msdu_scatter_wait_break,
  369. 1);
  370. dp_rx_cookie_reset_invalid_bit(
  371. ring_desc);
  372. /* As we are going to break out of the
  373. * loop because of unavailability of
  374. * descs to form complete SG, we need to
  375. * reset the TP in the REO destination
  376. * ring.
  377. */
  378. hal_srng_dst_dec_tp(hal_soc,
  379. hal_ring_hdl);
  380. break;
  381. }
  382. is_prev_msdu_last = false;
  383. }
  384. }
  385. if (!is_prev_msdu_last &&
  386. !(qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)))
  387. is_prev_msdu_last = true;
  388. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  389. /*
  390. * move unmap after scattered msdu waiting break logic
  391. * in case double skb unmap happened.
  392. */
  393. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  394. rx_desc->unmapped = 1;
  395. DP_RX_PROCESS_NBUF(soc, nbuf_head, nbuf_tail, ebuf_head,
  396. ebuf_tail, rx_desc);
  397. quota -= 1;
  398. num_pending -= 1;
  399. dp_rx_add_to_free_desc_list
  400. (&head[rx_desc->chip_id][rx_desc->pool_id],
  401. &tail[rx_desc->chip_id][rx_desc->pool_id], rx_desc);
  402. num_rx_bufs_reaped++;
  403. dp_rx_prefetch_hw_sw_nbuf_32_byte_desc(soc, hal_soc,
  404. num_pending,
  405. hal_ring_hdl,
  406. &last_prefetched_hw_desc,
  407. &last_prefetched_sw_desc);
  408. /*
  409. * only if complete msdu is received for scatter case,
  410. * then allow break.
  411. */
  412. if (is_prev_msdu_last &&
  413. dp_rx_reap_loop_pkt_limit_hit(soc, num_rx_bufs_reaped,
  414. max_reap_limit))
  415. break;
  416. }
  417. done:
  418. dp_rx_srng_access_end(int_ctx, soc, hal_ring_hdl);
  419. qdf_dsb();
  420. dp_rx_per_core_stats_update(soc, reo_ring_num, num_rx_bufs_reaped);
  421. for (chip_id = 0; chip_id < WLAN_MAX_MLO_CHIPS; chip_id++) {
  422. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  423. /*
  424. * continue with next mac_id if no pkts were reaped
  425. * from that pool
  426. */
  427. if (!rx_bufs_reaped[chip_id][mac_id])
  428. continue;
  429. replenish_soc = dp_rx_replenish_soc_get(soc, chip_id);
  430. dp_rxdma_srng =
  431. &replenish_soc->rx_refill_buf_ring[mac_id];
  432. rx_desc_pool = &replenish_soc->rx_desc_buf[mac_id];
  433. dp_rx_buffers_replenish_simple(replenish_soc, mac_id,
  434. dp_rxdma_srng,
  435. rx_desc_pool,
  436. rx_bufs_reaped[chip_id][mac_id],
  437. &head[chip_id][mac_id],
  438. &tail[chip_id][mac_id]);
  439. }
  440. }
  441. /* Peer can be NULL is case of LFR */
  442. if (qdf_likely(txrx_peer))
  443. vdev = NULL;
  444. /*
  445. * BIG loop where each nbuf is dequeued from global queue,
  446. * processed and queued back on a per vdev basis. These nbufs
  447. * are sent to stack as and when we run out of nbufs
  448. * or a new nbuf dequeued from global queue has a different
  449. * vdev when compared to previous nbuf.
  450. */
  451. nbuf = nbuf_head;
  452. while (nbuf) {
  453. next = nbuf->next;
  454. dp_rx_prefetch_nbuf_data_be(nbuf, next);
  455. if (qdf_unlikely(dp_rx_is_raw_frame_dropped(nbuf))) {
  456. nbuf = next;
  457. DP_STATS_INC(soc, rx.err.raw_frm_drop, 1);
  458. continue;
  459. }
  460. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  461. vdev_id = QDF_NBUF_CB_RX_VDEV_ID(nbuf);
  462. peer_id = dp_rx_get_peer_id_be(nbuf);
  463. if (dp_rx_is_list_ready(deliver_list_head, vdev, txrx_peer,
  464. peer_id, vdev_id)) {
  465. dp_rx_deliver_to_stack(soc, vdev, txrx_peer,
  466. deliver_list_head,
  467. deliver_list_tail);
  468. deliver_list_head = NULL;
  469. deliver_list_tail = NULL;
  470. }
  471. /* Get TID from struct cb->tid_val, save to tid */
  472. tid = qdf_nbuf_get_tid_val(nbuf);
  473. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS)) {
  474. DP_STATS_INC(soc, rx.err.rx_invalid_tid_err, 1);
  475. dp_rx_nbuf_free(nbuf);
  476. nbuf = next;
  477. continue;
  478. }
  479. if (qdf_unlikely(!txrx_peer)) {
  480. txrx_peer = dp_rx_get_txrx_peer_and_vdev(soc, nbuf,
  481. peer_id,
  482. &txrx_ref_handle,
  483. pkt_capture_offload,
  484. &vdev,
  485. &rx_pdev, &dsf,
  486. &old_tid);
  487. if (qdf_unlikely(!txrx_peer) || qdf_unlikely(!vdev)) {
  488. nbuf = next;
  489. continue;
  490. }
  491. enh_flag = rx_pdev->enhanced_stats_en;
  492. } else if (txrx_peer && txrx_peer->peer_id != peer_id) {
  493. dp_txrx_peer_unref_delete(txrx_ref_handle,
  494. DP_MOD_ID_RX);
  495. txrx_peer = dp_rx_get_txrx_peer_and_vdev(soc, nbuf,
  496. peer_id,
  497. &txrx_ref_handle,
  498. pkt_capture_offload,
  499. &vdev,
  500. &rx_pdev, &dsf,
  501. &old_tid);
  502. if (qdf_unlikely(!txrx_peer) || qdf_unlikely(!vdev)) {
  503. nbuf = next;
  504. continue;
  505. }
  506. enh_flag = rx_pdev->enhanced_stats_en;
  507. }
  508. if (txrx_peer) {
  509. QDF_NBUF_CB_DP_TRACE_PRINT(nbuf) = false;
  510. qdf_dp_trace_set_track(nbuf, QDF_RX);
  511. QDF_NBUF_CB_RX_DP_TRACE(nbuf) = 1;
  512. QDF_NBUF_CB_RX_PACKET_TRACK(nbuf) =
  513. QDF_NBUF_RX_PKT_DATA_TRACK;
  514. }
  515. rx_bufs_used++;
  516. /* MLD Link Peer Statistics support */
  517. if (txrx_peer->is_mld_peer && rx_pdev->link_peer_stats) {
  518. link_id = dp_rx_get_stats_arr_idx_from_link_id(
  519. nbuf,
  520. txrx_peer);
  521. } else {
  522. link_id = 0;
  523. }
  524. /* when hlos tid override is enabled, save tid in
  525. * skb->priority
  526. */
  527. if (qdf_unlikely(vdev->skip_sw_tid_classification &
  528. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED))
  529. qdf_nbuf_set_priority(nbuf, tid);
  530. DP_RX_TID_SAVE(nbuf, tid);
  531. if (qdf_unlikely(dsf) || qdf_unlikely(peer_ext_stats) ||
  532. dp_rx_pkt_tracepoints_enabled())
  533. qdf_nbuf_set_timestamp(nbuf);
  534. if (qdf_likely(old_tid != tid)) {
  535. tid_stats =
  536. &rx_pdev->stats.tid_stats.tid_rx_stats[reo_ring_num][tid];
  537. old_tid = tid;
  538. }
  539. /*
  540. * Check if DMA completed -- msdu_done is the last bit
  541. * to be written
  542. */
  543. if (qdf_unlikely(!qdf_nbuf_is_rx_chfrag_cont(nbuf) &&
  544. !hal_rx_tlv_msdu_done_get_be(rx_tlv_hdr))) {
  545. dp_err("MSDU DONE failure");
  546. DP_STATS_INC(soc, rx.err.msdu_done_fail, 1);
  547. hal_rx_dump_pkt_tlvs(hal_soc, rx_tlv_hdr,
  548. QDF_TRACE_LEVEL_INFO);
  549. tid_stats->fail_cnt[MSDU_DONE_FAILURE]++;
  550. dp_rx_nbuf_free(nbuf);
  551. qdf_assert(0);
  552. nbuf = next;
  553. continue;
  554. }
  555. DP_HIST_PACKET_COUNT_INC(vdev->pdev->pdev_id);
  556. /*
  557. * First IF condition:
  558. * 802.11 Fragmented pkts are reinjected to REO
  559. * HW block as SG pkts and for these pkts we only
  560. * need to pull the RX TLVS header length.
  561. * Second IF condition:
  562. * The below condition happens when an MSDU is spread
  563. * across multiple buffers. This can happen in two cases
  564. * 1. The nbuf size is smaller then the received msdu.
  565. * ex: we have set the nbuf size to 2048 during
  566. * nbuf_alloc. but we received an msdu which is
  567. * 2304 bytes in size then this msdu is spread
  568. * across 2 nbufs.
  569. *
  570. * 2. AMSDUs when RAW mode is enabled.
  571. * ex: 1st MSDU is in 1st nbuf and 2nd MSDU is spread
  572. * across 1st nbuf and 2nd nbuf and last MSDU is
  573. * spread across 2nd nbuf and 3rd nbuf.
  574. *
  575. * for these scenarios let us create a skb frag_list and
  576. * append these buffers till the last MSDU of the AMSDU
  577. * Third condition:
  578. * This is the most likely case, we receive 802.3 pkts
  579. * decapsulated by HW, here we need to set the pkt length.
  580. */
  581. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  582. bool is_mcbc, is_sa_vld, is_da_vld;
  583. is_mcbc = hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  584. rx_tlv_hdr);
  585. is_sa_vld =
  586. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  587. rx_tlv_hdr);
  588. is_da_vld =
  589. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  590. rx_tlv_hdr);
  591. qdf_nbuf_set_da_mcbc(nbuf, is_mcbc);
  592. qdf_nbuf_set_da_valid(nbuf, is_da_vld);
  593. qdf_nbuf_set_sa_valid(nbuf, is_sa_vld);
  594. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  595. } else if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  596. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  597. nbuf = dp_rx_sg_create(soc, nbuf);
  598. next = nbuf->next;
  599. if (qdf_nbuf_is_raw_frame(nbuf)) {
  600. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  601. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  602. rx.raw, 1,
  603. msdu_len,
  604. link_id);
  605. } else {
  606. DP_STATS_INC(soc, rx.err.scatter_msdu, 1);
  607. if (!dp_rx_is_sg_supported()) {
  608. dp_rx_nbuf_free(nbuf);
  609. dp_info_rl("sg msdu len %d, dropped",
  610. msdu_len);
  611. nbuf = next;
  612. continue;
  613. }
  614. }
  615. } else {
  616. l3_pad = hal_rx_get_l3_pad_bytes_be(nbuf, rx_tlv_hdr);
  617. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  618. pkt_len = msdu_len + l3_pad + soc->rx_pkt_tlv_size;
  619. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  620. dp_rx_skip_tlvs(soc, nbuf, l3_pad);
  621. }
  622. dp_rx_send_pktlog(soc, rx_pdev, nbuf, QDF_TX_RX_STATUS_OK);
  623. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  624. dp_rx_err("%pK: Policy Check Drop pkt", soc);
  625. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  626. rx.policy_check_drop,
  627. 1, link_id);
  628. tid_stats->fail_cnt[POLICY_CHECK_DROP]++;
  629. /* Drop & free packet */
  630. dp_rx_nbuf_free(nbuf);
  631. /* Statistics */
  632. nbuf = next;
  633. continue;
  634. }
  635. /*
  636. * Drop non-EAPOL frames from unauthorized peer.
  637. */
  638. if (qdf_likely(txrx_peer) &&
  639. qdf_unlikely(!txrx_peer->authorize) &&
  640. !qdf_nbuf_is_raw_frame(nbuf)) {
  641. bool is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  642. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  643. if (!is_eapol) {
  644. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  645. rx.peer_unauth_rx_pkt_drop,
  646. 1, link_id);
  647. dp_rx_nbuf_free(nbuf);
  648. nbuf = next;
  649. continue;
  650. }
  651. }
  652. dp_rx_cksum_offload(vdev->pdev, nbuf, rx_tlv_hdr);
  653. dp_rx_update_flow_info(nbuf, rx_tlv_hdr);
  654. if (qdf_unlikely(!rx_pdev->rx_fast_flag)) {
  655. /*
  656. * process frame for mulitpass phrase processing
  657. */
  658. if (qdf_unlikely(vdev->multipass_en)) {
  659. if (dp_rx_multipass_process(txrx_peer, nbuf,
  660. tid) == false) {
  661. DP_PEER_PER_PKT_STATS_INC
  662. (txrx_peer,
  663. rx.multipass_rx_pkt_drop,
  664. 1, link_id);
  665. dp_rx_nbuf_free(nbuf);
  666. nbuf = next;
  667. continue;
  668. }
  669. }
  670. if (qdf_unlikely(txrx_peer &&
  671. (txrx_peer->nawds_enabled) &&
  672. (qdf_nbuf_is_da_mcbc(nbuf)) &&
  673. (hal_rx_get_mpdu_mac_ad4_valid_be
  674. (rx_tlv_hdr) == false))) {
  675. tid_stats->fail_cnt[NAWDS_MCAST_DROP]++;
  676. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  677. rx.nawds_mcast_drop,
  678. 1, link_id);
  679. dp_rx_nbuf_free(nbuf);
  680. nbuf = next;
  681. continue;
  682. }
  683. /* Update the protocol tag in SKB based on CCE metadata
  684. */
  685. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  686. reo_ring_num, false, true);
  687. /* Update the flow tag in SKB based on FSE metadata */
  688. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  689. true);
  690. if (qdf_unlikely(vdev->mesh_vdev)) {
  691. if (dp_rx_filter_mesh_packets(vdev, nbuf,
  692. rx_tlv_hdr)
  693. == QDF_STATUS_SUCCESS) {
  694. dp_rx_info("%pK: mesh pkt filtered",
  695. soc);
  696. tid_stats->fail_cnt[MESH_FILTER_DROP]++;
  697. DP_STATS_INC(vdev->pdev,
  698. dropped.mesh_filter, 1);
  699. dp_rx_nbuf_free(nbuf);
  700. nbuf = next;
  701. continue;
  702. }
  703. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr,
  704. txrx_peer);
  705. }
  706. }
  707. if (qdf_likely(vdev->rx_decap_type ==
  708. htt_cmn_pkt_type_ethernet) &&
  709. qdf_likely(!vdev->mesh_vdev)) {
  710. dp_rx_wds_learn(soc, vdev,
  711. rx_tlv_hdr,
  712. txrx_peer,
  713. nbuf);
  714. }
  715. dp_rx_msdu_stats_update(soc, nbuf, rx_tlv_hdr, txrx_peer,
  716. reo_ring_num, tid_stats, link_id);
  717. if (qdf_likely(vdev->rx_decap_type ==
  718. htt_cmn_pkt_type_ethernet) &&
  719. qdf_likely(!vdev->mesh_vdev)) {
  720. /* Intrabss-fwd */
  721. if (dp_rx_check_ap_bridge(vdev))
  722. if (dp_rx_intrabss_fwd_be(soc, txrx_peer,
  723. rx_tlv_hdr,
  724. nbuf,
  725. link_id)) {
  726. nbuf = next;
  727. tid_stats->intrabss_cnt++;
  728. continue; /* Get next desc */
  729. }
  730. }
  731. dp_rx_fill_gro_info(soc, rx_tlv_hdr, nbuf, &rx_ol_pkt_cnt);
  732. dp_rx_mark_first_packet_after_wow_wakeup(vdev->pdev, rx_tlv_hdr,
  733. nbuf);
  734. dp_rx_update_stats(soc, nbuf);
  735. dp_pkt_add_timestamp(txrx_peer->vdev, QDF_PKT_RX_DRIVER_ENTRY,
  736. current_time, nbuf);
  737. DP_RX_LIST_APPEND(deliver_list_head,
  738. deliver_list_tail,
  739. nbuf);
  740. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  741. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  742. enh_flag);
  743. if (qdf_unlikely(txrx_peer->in_twt))
  744. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  745. rx.to_stack_twt, 1,
  746. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  747. link_id);
  748. tid_stats->delivered_to_stack++;
  749. nbuf = next;
  750. }
  751. DP_RX_DELIVER_TO_STACK(soc, vdev, txrx_peer, peer_id,
  752. pkt_capture_offload,
  753. deliver_list_head,
  754. deliver_list_tail);
  755. if (qdf_likely(txrx_peer))
  756. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  757. /*
  758. * If we are processing in near-full condition, there are 3 scenario
  759. * 1) Ring entries has reached critical state
  760. * 2) Ring entries are still near high threshold
  761. * 3) Ring entries are below the safe level
  762. *
  763. * One more loop will move the state to normal processing and yield
  764. */
  765. if (ring_near_full && quota)
  766. goto more_data;
  767. if (dp_rx_enable_eol_data_check(soc) && rx_bufs_used) {
  768. if (quota) {
  769. num_pending =
  770. dp_rx_srng_get_num_pending(hal_soc,
  771. hal_ring_hdl,
  772. num_entries,
  773. &near_full);
  774. if (num_pending) {
  775. DP_STATS_INC(soc, rx.hp_oos2, 1);
  776. if (!hif_exec_should_yield(scn, intr_id))
  777. goto more_data;
  778. if (qdf_unlikely(near_full)) {
  779. DP_STATS_INC(soc, rx.near_full, 1);
  780. goto more_data;
  781. }
  782. }
  783. }
  784. if (vdev && vdev->osif_fisa_flush)
  785. vdev->osif_fisa_flush(soc, reo_ring_num);
  786. if (vdev && vdev->osif_gro_flush && rx_ol_pkt_cnt) {
  787. vdev->osif_gro_flush(vdev->osif_vdev,
  788. reo_ring_num);
  789. }
  790. }
  791. /* Update histogram statistics by looping through pdev's */
  792. DP_RX_HIST_STATS_PER_PDEV();
  793. return rx_bufs_used; /* Assume no scale factor for now */
  794. }
  795. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  796. /**
  797. * dp_rx_desc_pool_init_be_cc() - initial RX desc pool for cookie conversion
  798. * @soc: Handle to DP Soc structure
  799. * @rx_desc_pool: Rx descriptor pool handler
  800. * @pool_id: Rx descriptor pool ID
  801. *
  802. * Return: QDF_STATUS_SUCCESS - succeeded, others - failed
  803. */
  804. static QDF_STATUS
  805. dp_rx_desc_pool_init_be_cc(struct dp_soc *soc,
  806. struct rx_desc_pool *rx_desc_pool,
  807. uint32_t pool_id)
  808. {
  809. struct dp_hw_cookie_conversion_t *cc_ctx;
  810. struct dp_soc_be *be_soc;
  811. union dp_rx_desc_list_elem_t *rx_desc_elem;
  812. struct dp_spt_page_desc *page_desc;
  813. uint32_t ppt_idx = 0;
  814. uint32_t avail_entry_index = 0;
  815. if (!rx_desc_pool->pool_size) {
  816. dp_err("desc_num 0 !!");
  817. return QDF_STATUS_E_FAILURE;
  818. }
  819. be_soc = dp_get_be_soc_from_dp_soc(soc);
  820. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  821. page_desc = &cc_ctx->page_desc_base[0];
  822. rx_desc_elem = rx_desc_pool->freelist;
  823. while (rx_desc_elem) {
  824. if (avail_entry_index == 0) {
  825. if (ppt_idx >= cc_ctx->total_page_num) {
  826. dp_alert("insufficient secondary page tables");
  827. qdf_assert_always(0);
  828. }
  829. page_desc = &cc_ctx->page_desc_base[ppt_idx++];
  830. }
  831. /* put each RX Desc VA to SPT pages and
  832. * get corresponding ID
  833. */
  834. DP_CC_SPT_PAGE_UPDATE_VA(page_desc->page_v_addr,
  835. avail_entry_index,
  836. &rx_desc_elem->rx_desc);
  837. rx_desc_elem->rx_desc.cookie =
  838. dp_cc_desc_id_generate(page_desc->ppt_index,
  839. avail_entry_index);
  840. rx_desc_elem->rx_desc.chip_id = dp_mlo_get_chip_id(soc);
  841. rx_desc_elem->rx_desc.pool_id = pool_id;
  842. rx_desc_elem->rx_desc.in_use = 0;
  843. rx_desc_elem = rx_desc_elem->next;
  844. avail_entry_index = (avail_entry_index + 1) &
  845. DP_CC_SPT_PAGE_MAX_ENTRIES_MASK;
  846. }
  847. return QDF_STATUS_SUCCESS;
  848. }
  849. #else
  850. static QDF_STATUS
  851. dp_rx_desc_pool_init_be_cc(struct dp_soc *soc,
  852. struct rx_desc_pool *rx_desc_pool,
  853. uint32_t pool_id)
  854. {
  855. struct dp_hw_cookie_conversion_t *cc_ctx;
  856. struct dp_soc_be *be_soc;
  857. struct dp_spt_page_desc *page_desc;
  858. uint32_t ppt_idx = 0;
  859. uint32_t avail_entry_index = 0;
  860. int i = 0;
  861. if (!rx_desc_pool->pool_size) {
  862. dp_err("desc_num 0 !!");
  863. return QDF_STATUS_E_FAILURE;
  864. }
  865. be_soc = dp_get_be_soc_from_dp_soc(soc);
  866. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  867. page_desc = &cc_ctx->page_desc_base[0];
  868. for (i = 0; i <= rx_desc_pool->pool_size - 1; i++) {
  869. if (i == rx_desc_pool->pool_size - 1)
  870. rx_desc_pool->array[i].next = NULL;
  871. else
  872. rx_desc_pool->array[i].next =
  873. &rx_desc_pool->array[i + 1];
  874. if (avail_entry_index == 0) {
  875. if (ppt_idx >= cc_ctx->total_page_num) {
  876. dp_alert("insufficient secondary page tables");
  877. qdf_assert_always(0);
  878. }
  879. page_desc = &cc_ctx->page_desc_base[ppt_idx++];
  880. }
  881. /* put each RX Desc VA to SPT pages and
  882. * get corresponding ID
  883. */
  884. DP_CC_SPT_PAGE_UPDATE_VA(page_desc->page_v_addr,
  885. avail_entry_index,
  886. &rx_desc_pool->array[i].rx_desc);
  887. rx_desc_pool->array[i].rx_desc.cookie =
  888. dp_cc_desc_id_generate(page_desc->ppt_index,
  889. avail_entry_index);
  890. rx_desc_pool->array[i].rx_desc.pool_id = pool_id;
  891. rx_desc_pool->array[i].rx_desc.in_use = 0;
  892. rx_desc_pool->array[i].rx_desc.chip_id =
  893. dp_mlo_get_chip_id(soc);
  894. avail_entry_index = (avail_entry_index + 1) &
  895. DP_CC_SPT_PAGE_MAX_ENTRIES_MASK;
  896. }
  897. return QDF_STATUS_SUCCESS;
  898. }
  899. #endif
  900. static void
  901. dp_rx_desc_pool_deinit_be_cc(struct dp_soc *soc,
  902. struct rx_desc_pool *rx_desc_pool,
  903. uint32_t pool_id)
  904. {
  905. struct dp_spt_page_desc *page_desc;
  906. struct dp_soc_be *be_soc;
  907. int i = 0;
  908. struct dp_hw_cookie_conversion_t *cc_ctx;
  909. be_soc = dp_get_be_soc_from_dp_soc(soc);
  910. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  911. for (i = 0; i < cc_ctx->total_page_num; i++) {
  912. page_desc = &cc_ctx->page_desc_base[i];
  913. qdf_mem_zero(page_desc->page_v_addr, qdf_page_size);
  914. }
  915. }
  916. QDF_STATUS dp_rx_desc_pool_init_be(struct dp_soc *soc,
  917. struct rx_desc_pool *rx_desc_pool,
  918. uint32_t pool_id)
  919. {
  920. QDF_STATUS status = QDF_STATUS_SUCCESS;
  921. /* Only regular RX buffer desc pool use HW cookie conversion */
  922. if (rx_desc_pool->desc_type == QDF_DP_RX_DESC_BUF_TYPE) {
  923. dp_info("rx_desc_buf pool init");
  924. status = dp_rx_desc_pool_init_be_cc(soc,
  925. rx_desc_pool,
  926. pool_id);
  927. } else {
  928. dp_info("non_rx_desc_buf_pool init");
  929. status = dp_rx_desc_pool_init_generic(soc, rx_desc_pool,
  930. pool_id);
  931. }
  932. return status;
  933. }
  934. void dp_rx_desc_pool_deinit_be(struct dp_soc *soc,
  935. struct rx_desc_pool *rx_desc_pool,
  936. uint32_t pool_id)
  937. {
  938. if (rx_desc_pool->desc_type == QDF_DP_RX_DESC_BUF_TYPE)
  939. dp_rx_desc_pool_deinit_be_cc(soc, rx_desc_pool, pool_id);
  940. }
  941. #ifdef DP_FEATURE_HW_COOKIE_CONVERSION
  942. #ifdef DP_HW_COOKIE_CONVERT_EXCEPTION
  943. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  944. void *ring_desc,
  945. struct dp_rx_desc **r_rx_desc)
  946. {
  947. if (hal_rx_wbm_get_cookie_convert_done(ring_desc)) {
  948. /* HW cookie conversion done */
  949. *r_rx_desc = (struct dp_rx_desc *)
  950. hal_rx_wbm_get_desc_va(ring_desc);
  951. } else {
  952. /* SW do cookie conversion */
  953. uint32_t cookie = HAL_RX_BUF_COOKIE_GET(ring_desc);
  954. *r_rx_desc = (struct dp_rx_desc *)
  955. dp_cc_desc_find(soc, cookie);
  956. }
  957. return QDF_STATUS_SUCCESS;
  958. }
  959. #else
  960. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  961. void *ring_desc,
  962. struct dp_rx_desc **r_rx_desc)
  963. {
  964. *r_rx_desc = (struct dp_rx_desc *)
  965. hal_rx_wbm_get_desc_va(ring_desc);
  966. return QDF_STATUS_SUCCESS;
  967. }
  968. #endif /* DP_HW_COOKIE_CONVERT_EXCEPTION */
  969. struct dp_rx_desc *dp_rx_desc_ppeds_cookie_2_va(struct dp_soc *soc,
  970. unsigned long cookie)
  971. {
  972. return (struct dp_rx_desc *)cookie;
  973. }
  974. #else
  975. struct dp_rx_desc *dp_rx_desc_ppeds_cookie_2_va(struct dp_soc *soc,
  976. unsigned long cookie)
  977. {
  978. if (!cookie)
  979. return NULL;
  980. return (struct dp_rx_desc *)dp_cc_desc_find(soc, cookie);
  981. }
  982. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  983. void *ring_desc,
  984. struct dp_rx_desc **r_rx_desc)
  985. {
  986. /* SW do cookie conversion */
  987. uint32_t cookie = HAL_RX_BUF_COOKIE_GET(ring_desc);
  988. *r_rx_desc = (struct dp_rx_desc *)
  989. dp_cc_desc_find(soc, cookie);
  990. return QDF_STATUS_SUCCESS;
  991. }
  992. #endif /* DP_FEATURE_HW_COOKIE_CONVERSION */
  993. struct dp_rx_desc *dp_rx_desc_cookie_2_va_be(struct dp_soc *soc,
  994. uint32_t cookie)
  995. {
  996. return (struct dp_rx_desc *)dp_cc_desc_find(soc, cookie);
  997. }
  998. #if defined(WLAN_FEATURE_11BE_MLO)
  999. #if defined(WLAN_MLO_MULTI_CHIP) && defined(WLAN_MCAST_MLO)
  1000. #define DP_RANDOM_MAC_ID_BIT_MASK 0xC0
  1001. #define DP_RANDOM_MAC_OFFSET 1
  1002. #define DP_MAC_LOCAL_ADMBIT_MASK 0x2
  1003. #define DP_MAC_LOCAL_ADMBIT_OFFSET 0
  1004. static inline void dp_rx_dummy_src_mac(struct dp_vdev *vdev,
  1005. qdf_nbuf_t nbuf)
  1006. {
  1007. qdf_ether_header_t *eh =
  1008. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1009. eh->ether_shost[DP_MAC_LOCAL_ADMBIT_OFFSET] =
  1010. eh->ether_shost[DP_MAC_LOCAL_ADMBIT_OFFSET] |
  1011. DP_MAC_LOCAL_ADMBIT_MASK;
  1012. }
  1013. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1014. static inline bool dp_rx_mlo_igmp_wds_ext_handler(struct dp_txrx_peer *peer)
  1015. {
  1016. return qdf_atomic_test_bit(WDS_EXT_PEER_INIT_BIT, &peer->wds_ext.init);
  1017. }
  1018. #else
  1019. static inline bool dp_rx_mlo_igmp_wds_ext_handler(struct dp_txrx_peer *peer)
  1020. {
  1021. return false;
  1022. }
  1023. #endif
  1024. #ifdef EXT_HYBRID_MLO_MODE
  1025. static inline
  1026. bool dp_rx_check_ext_hybrid_mode(struct dp_soc *soc, struct dp_vdev *vdev)
  1027. {
  1028. return ((DP_MLD_MODE_HYBRID_NONBOND == soc->mld_mode_ap) &&
  1029. (wlan_op_mode_ap == vdev->opmode));
  1030. }
  1031. #else
  1032. static inline
  1033. bool dp_rx_check_ext_hybrid_mode(struct dp_soc *soc, struct dp_vdev *vdev)
  1034. {
  1035. return false;
  1036. }
  1037. #endif
  1038. bool dp_rx_mlo_igmp_handler(struct dp_soc *soc,
  1039. struct dp_vdev *vdev,
  1040. struct dp_txrx_peer *peer,
  1041. qdf_nbuf_t nbuf,
  1042. uint8_t link_id)
  1043. {
  1044. qdf_nbuf_t nbuf_copy;
  1045. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1046. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1047. struct cdp_tid_rx_stats *tid_stats = &peer->vdev->pdev->stats.
  1048. tid_stats.tid_rx_wbm_stats[0][tid];
  1049. if (!(qdf_nbuf_is_ipv4_igmp_pkt(nbuf) ||
  1050. qdf_nbuf_is_ipv6_igmp_pkt(nbuf)))
  1051. return false;
  1052. if (qdf_unlikely(vdev->multipass_en)) {
  1053. if (dp_rx_multipass_process(peer, nbuf, tid) == false) {
  1054. DP_PEER_PER_PKT_STATS_INC(peer,
  1055. rx.multipass_rx_pkt_drop,
  1056. 1, link_id);
  1057. return false;
  1058. }
  1059. }
  1060. if (!peer->bss_peer) {
  1061. if (dp_rx_intrabss_mcbc_fwd(soc, peer, NULL, nbuf,
  1062. tid_stats, link_id))
  1063. dp_rx_err("forwarding failed");
  1064. }
  1065. qdf_nbuf_set_next(nbuf, NULL);
  1066. /* REO sends IGMP to driver only if AP is operating in hybrid
  1067. * mld mode.
  1068. */
  1069. if (qdf_unlikely(dp_rx_mlo_igmp_wds_ext_handler(peer))) {
  1070. /* send the IGMP to the netdev corresponding to the interface
  1071. * its received on
  1072. */
  1073. goto send_pkt;
  1074. }
  1075. if (dp_rx_check_ext_hybrid_mode(soc, vdev)) {
  1076. /* send the IGMP to the netdev corresponding to the interface
  1077. * its received on
  1078. */
  1079. goto send_pkt;
  1080. }
  1081. /*
  1082. * In the case of ME5/ME6, Backhaul WDS for a mld peer, NAWDS,
  1083. * legacy non-mlo AP vdev & non-AP vdev(which is very unlikely),
  1084. * send the igmp pkt on the same link where it received, as these
  1085. * features will use peer based tcl metadata.
  1086. */
  1087. if (vdev->mcast_enhancement_en ||
  1088. peer->is_mld_peer ||
  1089. peer->nawds_enabled ||
  1090. !vdev->mlo_vdev ||
  1091. qdf_unlikely(wlan_op_mode_ap != vdev->opmode)) {
  1092. /* send the IGMP to the netdev corresponding to the interface
  1093. * its received on
  1094. */
  1095. goto send_pkt;
  1096. }
  1097. /* We are here, it means a legacy non-wds sta is connected
  1098. * to a hybrid mld ap, So send a clone of the IGPMP packet
  1099. * on the interface where it was received.
  1100. */
  1101. nbuf_copy = qdf_nbuf_copy(nbuf);
  1102. if (qdf_likely(nbuf_copy))
  1103. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf_copy, NULL);
  1104. dp_rx_dummy_src_mac(vdev, nbuf);
  1105. /* Set the ml peer valid bit in skb peer metadata, so that osif
  1106. * can deliver the SA mangled IGMP packet to mld netdev.
  1107. */
  1108. QDF_NBUF_CB_RX_PEER_ID(nbuf) |= CDP_RX_ML_PEER_VALID_MASK;
  1109. /* Deliver the original IGMP with dummy src on the mld netdev */
  1110. send_pkt:
  1111. dp_rx_deliver_to_stack(be_vdev->vdev.pdev->soc,
  1112. &be_vdev->vdev,
  1113. peer,
  1114. nbuf,
  1115. NULL);
  1116. return true;
  1117. }
  1118. #else
  1119. bool dp_rx_mlo_igmp_handler(struct dp_soc *soc,
  1120. struct dp_vdev *vdev,
  1121. struct dp_txrx_peer *peer,
  1122. qdf_nbuf_t nbuf,
  1123. uint8_t link_id)
  1124. {
  1125. return false;
  1126. }
  1127. #endif
  1128. #endif
  1129. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1130. uint32_t dp_rx_nf_process(struct dp_intr *int_ctx,
  1131. hal_ring_handle_t hal_ring_hdl,
  1132. uint8_t reo_ring_num,
  1133. uint32_t quota)
  1134. {
  1135. struct dp_soc *soc = int_ctx->soc;
  1136. struct dp_srng *rx_ring = &soc->reo_dest_ring[reo_ring_num];
  1137. uint32_t work_done = 0;
  1138. if (dp_srng_get_near_full_level(soc, rx_ring) <
  1139. DP_SRNG_THRESH_NEAR_FULL)
  1140. return 0;
  1141. qdf_atomic_set(&rx_ring->near_full, 1);
  1142. work_done++;
  1143. return work_done;
  1144. }
  1145. #endif
  1146. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1147. #ifdef WLAN_FEATURE_11BE_MLO
  1148. /**
  1149. * dp_rx_intrabss_fwd_mlo_allow() - check if MLO forwarding is allowed
  1150. * @ta_peer: transmitter peer handle
  1151. * @da_peer: destination peer handle
  1152. *
  1153. * Return: true - MLO forwarding case, false: not
  1154. */
  1155. static inline bool
  1156. dp_rx_intrabss_fwd_mlo_allow(struct dp_txrx_peer *ta_peer,
  1157. struct dp_txrx_peer *da_peer)
  1158. {
  1159. /* TA peer and DA peer's vdev should be partner MLO vdevs */
  1160. if (dp_peer_find_mac_addr_cmp(&ta_peer->vdev->mld_mac_addr,
  1161. &da_peer->vdev->mld_mac_addr))
  1162. return false;
  1163. return true;
  1164. }
  1165. #else
  1166. static inline bool
  1167. dp_rx_intrabss_fwd_mlo_allow(struct dp_txrx_peer *ta_peer,
  1168. struct dp_txrx_peer *da_peer)
  1169. {
  1170. return false;
  1171. }
  1172. #endif
  1173. #ifdef INTRA_BSS_FWD_OFFLOAD
  1174. /**
  1175. * dp_rx_intrabss_ucast_check_be() - Check if intrabss is allowed
  1176. * for unicast frame
  1177. * @nbuf: RX packet buffer
  1178. * @ta_peer: transmitter DP peer handle
  1179. * @rx_tlv_hdr: Rx TLV header
  1180. * @msdu_metadata: MSDU meta data info
  1181. * @params: params to be filled in
  1182. *
  1183. * Return: true - intrabss allowed
  1184. * false - not allow
  1185. */
  1186. static bool
  1187. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1188. struct dp_txrx_peer *ta_peer,
  1189. uint8_t *rx_tlv_hdr,
  1190. struct hal_rx_msdu_metadata *msdu_metadata,
  1191. struct dp_be_intrabss_params *params)
  1192. {
  1193. uint8_t dest_chip_id, dest_chip_pmac_id;
  1194. struct dp_vdev_be *be_vdev =
  1195. dp_get_be_vdev_from_dp_vdev(ta_peer->vdev);
  1196. struct dp_soc_be *be_soc =
  1197. dp_get_be_soc_from_dp_soc(params->dest_soc);
  1198. uint16_t da_peer_id;
  1199. struct dp_peer *da_peer = NULL;
  1200. if (!qdf_nbuf_is_intra_bss(nbuf))
  1201. return false;
  1202. hal_rx_tlv_get_dest_chip_pmac_id(rx_tlv_hdr,
  1203. &dest_chip_id,
  1204. &dest_chip_pmac_id);
  1205. params->dest_soc =
  1206. dp_mlo_get_soc_ref_by_chip_id(be_soc->ml_ctxt,
  1207. dest_chip_id);
  1208. if (!params->dest_soc)
  1209. return false;
  1210. da_peer_id = HAL_RX_PEER_ID_GET(msdu_metadata);
  1211. da_peer = dp_peer_get_tgt_peer_by_id(params->dest_soc, da_peer_id,
  1212. DP_MOD_ID_RX);
  1213. if (da_peer) {
  1214. if (da_peer->bss_peer || (da_peer->txrx_peer == ta_peer)) {
  1215. dp_peer_unref_delete(da_peer, DP_MOD_ID_RX);
  1216. return false;
  1217. }
  1218. dp_peer_unref_delete(da_peer, DP_MOD_ID_RX);
  1219. }
  1220. qdf_assert_always(dest_chip_id <= (DP_MLO_MAX_DEST_CHIP_ID - 1));
  1221. if (dest_chip_id == be_soc->mlo_chip_id) {
  1222. if (dest_chip_pmac_id == ta_peer->vdev->pdev->pdev_id)
  1223. params->tx_vdev_id = ta_peer->vdev->vdev_id;
  1224. else
  1225. params->tx_vdev_id =
  1226. be_vdev->partner_vdev_list[dest_chip_id]
  1227. [dest_chip_pmac_id];
  1228. return true;
  1229. }
  1230. params->tx_vdev_id =
  1231. be_vdev->partner_vdev_list[dest_chip_id][dest_chip_pmac_id];
  1232. return true;
  1233. }
  1234. #else
  1235. #ifdef WLAN_MLO_MULTI_CHIP
  1236. static bool
  1237. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1238. struct dp_txrx_peer *ta_peer,
  1239. uint8_t *rx_tlv_hdr,
  1240. struct hal_rx_msdu_metadata *msdu_metadata,
  1241. struct dp_be_intrabss_params *params)
  1242. {
  1243. uint16_t da_peer_id;
  1244. struct dp_txrx_peer *da_peer;
  1245. bool ret = false;
  1246. uint8_t dest_chip_id;
  1247. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1248. struct dp_vdev_be *be_vdev =
  1249. dp_get_be_vdev_from_dp_vdev(ta_peer->vdev);
  1250. struct dp_soc_be *be_soc =
  1251. dp_get_be_soc_from_dp_soc(params->dest_soc);
  1252. if (!(qdf_nbuf_is_da_valid(nbuf) || qdf_nbuf_is_da_mcbc(nbuf)))
  1253. return false;
  1254. dest_chip_id = HAL_RX_DEST_CHIP_ID_GET(msdu_metadata);
  1255. qdf_assert_always(dest_chip_id <= (DP_MLO_MAX_DEST_CHIP_ID - 1));
  1256. da_peer_id = HAL_RX_PEER_ID_GET(msdu_metadata);
  1257. /* use dest chip id when TA is MLD peer and DA is legacy */
  1258. if (be_soc->mlo_enabled &&
  1259. ta_peer->mld_peer &&
  1260. !(da_peer_id & HAL_RX_DA_IDX_ML_PEER_MASK)) {
  1261. /* validate chip_id, get a ref, and re-assign soc */
  1262. params->dest_soc =
  1263. dp_mlo_get_soc_ref_by_chip_id(be_soc->ml_ctxt,
  1264. dest_chip_id);
  1265. if (!params->dest_soc)
  1266. return false;
  1267. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc,
  1268. da_peer_id,
  1269. &txrx_ref_handle,
  1270. DP_MOD_ID_RX);
  1271. if (!da_peer)
  1272. return false;
  1273. } else {
  1274. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc,
  1275. da_peer_id,
  1276. &txrx_ref_handle,
  1277. DP_MOD_ID_RX);
  1278. if (!da_peer)
  1279. return false;
  1280. params->dest_soc = da_peer->vdev->pdev->soc;
  1281. if (!params->dest_soc)
  1282. goto rel_da_peer;
  1283. }
  1284. params->tx_vdev_id = da_peer->vdev->vdev_id;
  1285. /* If the source or destination peer in the isolation
  1286. * list then dont forward instead push to bridge stack.
  1287. */
  1288. if (dp_get_peer_isolation(ta_peer) ||
  1289. dp_get_peer_isolation(da_peer)) {
  1290. ret = false;
  1291. goto rel_da_peer;
  1292. }
  1293. if (da_peer->bss_peer || (da_peer == ta_peer)) {
  1294. ret = false;
  1295. goto rel_da_peer;
  1296. }
  1297. /* Same vdev, support Inra-BSS */
  1298. if (da_peer->vdev == ta_peer->vdev) {
  1299. ret = true;
  1300. goto rel_da_peer;
  1301. }
  1302. /* MLO specific Intra-BSS check */
  1303. if (dp_rx_intrabss_fwd_mlo_allow(ta_peer, da_peer)) {
  1304. /* use dest chip id for legacy dest peer */
  1305. if (!(da_peer_id & HAL_RX_DA_IDX_ML_PEER_MASK)) {
  1306. if (!(be_vdev->partner_vdev_list[dest_chip_id][0] ==
  1307. params->tx_vdev_id) &&
  1308. !(be_vdev->partner_vdev_list[dest_chip_id][1] ==
  1309. params->tx_vdev_id)) {
  1310. /*dp_soc_unref_delete(soc);*/
  1311. goto rel_da_peer;
  1312. }
  1313. }
  1314. ret = true;
  1315. }
  1316. rel_da_peer:
  1317. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  1318. return ret;
  1319. }
  1320. #else
  1321. static bool
  1322. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1323. struct dp_txrx_peer *ta_peer,
  1324. uint8_t *rx_tlv_hdr,
  1325. struct hal_rx_msdu_metadata *msdu_metadata,
  1326. struct dp_be_intrabss_params *params)
  1327. {
  1328. uint16_t da_peer_id;
  1329. struct dp_txrx_peer *da_peer;
  1330. bool ret = false;
  1331. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1332. if (!qdf_nbuf_is_da_valid(nbuf) || qdf_nbuf_is_da_mcbc(nbuf))
  1333. return false;
  1334. da_peer_id = dp_rx_peer_metadata_peer_id_get_be(
  1335. params->dest_soc,
  1336. msdu_metadata->da_idx);
  1337. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc, da_peer_id,
  1338. &txrx_ref_handle, DP_MOD_ID_RX);
  1339. if (!da_peer)
  1340. return false;
  1341. params->tx_vdev_id = da_peer->vdev->vdev_id;
  1342. /* If the source or destination peer in the isolation
  1343. * list then dont forward instead push to bridge stack.
  1344. */
  1345. if (dp_get_peer_isolation(ta_peer) ||
  1346. dp_get_peer_isolation(da_peer))
  1347. goto rel_da_peer;
  1348. if (da_peer->bss_peer || da_peer == ta_peer)
  1349. goto rel_da_peer;
  1350. /* Same vdev, support Inra-BSS */
  1351. if (da_peer->vdev == ta_peer->vdev) {
  1352. ret = true;
  1353. goto rel_da_peer;
  1354. }
  1355. /* MLO specific Intra-BSS check */
  1356. if (dp_rx_intrabss_fwd_mlo_allow(ta_peer, da_peer)) {
  1357. ret = true;
  1358. goto rel_da_peer;
  1359. }
  1360. rel_da_peer:
  1361. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  1362. return ret;
  1363. }
  1364. #endif /* WLAN_MLO_MULTI_CHIP */
  1365. #endif /* INTRA_BSS_FWD_OFFLOAD */
  1366. #if defined(WLAN_PKT_CAPTURE_RX_2_0) || defined(CONFIG_WORD_BASED_TLV)
  1367. void dp_rx_word_mask_subscribe_be(struct dp_soc *soc,
  1368. uint32_t *msg_word,
  1369. void *rx_filter)
  1370. {
  1371. struct htt_rx_ring_tlv_filter *tlv_filter =
  1372. (struct htt_rx_ring_tlv_filter *)rx_filter;
  1373. if (!msg_word || !tlv_filter)
  1374. return;
  1375. /* tlv_filter->enable is set to 1 for monitor rings */
  1376. if (tlv_filter->enable)
  1377. return;
  1378. /* if word mask is zero, FW will set the default values */
  1379. if (!(tlv_filter->rx_mpdu_start_wmask > 0 &&
  1380. tlv_filter->rx_msdu_end_wmask > 0)) {
  1381. return;
  1382. }
  1383. HTT_RX_RING_SELECTION_CFG_WORD_MASK_COMPACTION_ENABLE_SET(*msg_word, 1);
  1384. /* word 14 */
  1385. msg_word += 3;
  1386. *msg_word = 0;
  1387. HTT_RX_RING_SELECTION_CFG_RX_MPDU_START_WORD_MASK_SET(
  1388. *msg_word,
  1389. tlv_filter->rx_mpdu_start_wmask);
  1390. /* word 15 */
  1391. msg_word++;
  1392. *msg_word = 0;
  1393. HTT_RX_RING_SELECTION_CFG_RX_MSDU_END_WORD_MASK_SET(
  1394. *msg_word,
  1395. tlv_filter->rx_msdu_end_wmask);
  1396. }
  1397. #else
  1398. void dp_rx_word_mask_subscribe_be(struct dp_soc *soc,
  1399. uint32_t *msg_word,
  1400. void *rx_filter)
  1401. {
  1402. }
  1403. #endif
  1404. #if defined(WLAN_MCAST_MLO) && defined(CONFIG_MLO_SINGLE_DEV)
  1405. static inline
  1406. bool dp_rx_intrabss_mlo_mcbc_fwd(struct dp_soc *soc, struct dp_vdev *vdev,
  1407. qdf_nbuf_t nbuf_copy)
  1408. {
  1409. struct dp_vdev *mcast_primary_vdev = NULL;
  1410. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1411. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1412. struct cdp_tx_exception_metadata tx_exc_metadata = {0};
  1413. tx_exc_metadata.is_mlo_mcast = 1;
  1414. tx_exc_metadata.tx_encap_type = CDP_INVALID_TX_ENCAP_TYPE;
  1415. tx_exc_metadata.sec_type = CDP_INVALID_SEC_TYPE;
  1416. tx_exc_metadata.peer_id = CDP_INVALID_PEER;
  1417. tx_exc_metadata.tid = CDP_INVALID_TID;
  1418. mcast_primary_vdev = dp_mlo_get_mcast_primary_vdev(be_soc,
  1419. be_vdev,
  1420. DP_MOD_ID_RX);
  1421. if (!mcast_primary_vdev)
  1422. return false;
  1423. nbuf_copy = dp_tx_send_exception((struct cdp_soc_t *)
  1424. mcast_primary_vdev->pdev->soc,
  1425. mcast_primary_vdev->vdev_id,
  1426. nbuf_copy, &tx_exc_metadata);
  1427. if (nbuf_copy)
  1428. qdf_nbuf_free(nbuf_copy);
  1429. dp_vdev_unref_delete(mcast_primary_vdev->pdev->soc,
  1430. mcast_primary_vdev, DP_MOD_ID_RX);
  1431. return true;
  1432. }
  1433. #else
  1434. static inline
  1435. bool dp_rx_intrabss_mlo_mcbc_fwd(struct dp_soc *soc, struct dp_vdev *vdev,
  1436. qdf_nbuf_t nbuf_copy)
  1437. {
  1438. return false;
  1439. }
  1440. #endif
  1441. bool
  1442. dp_rx_intrabss_mcast_handler_be(struct dp_soc *soc,
  1443. struct dp_txrx_peer *ta_txrx_peer,
  1444. qdf_nbuf_t nbuf_copy,
  1445. struct cdp_tid_rx_stats *tid_stats,
  1446. uint8_t link_id)
  1447. {
  1448. if (qdf_unlikely(ta_txrx_peer->vdev->nawds_enabled)) {
  1449. struct cdp_tx_exception_metadata tx_exc_metadata = {0};
  1450. uint16_t len = QDF_NBUF_CB_RX_PKT_LEN(nbuf_copy);
  1451. tx_exc_metadata.peer_id = ta_txrx_peer->peer_id;
  1452. tx_exc_metadata.is_intrabss_fwd = 1;
  1453. tx_exc_metadata.tid = HTT_TX_EXT_TID_INVALID;
  1454. if (dp_tx_send_exception((struct cdp_soc_t *)soc,
  1455. ta_txrx_peer->vdev->vdev_id,
  1456. nbuf_copy,
  1457. &tx_exc_metadata)) {
  1458. DP_PEER_PER_PKT_STATS_INC_PKT(ta_txrx_peer,
  1459. rx.intra_bss.fail, 1,
  1460. len, link_id);
  1461. tid_stats->fail_cnt[INTRABSS_DROP]++;
  1462. qdf_nbuf_free(nbuf_copy);
  1463. } else {
  1464. DP_PEER_PER_PKT_STATS_INC_PKT(ta_txrx_peer,
  1465. rx.intra_bss.pkts, 1,
  1466. len, link_id);
  1467. tid_stats->intrabss_cnt++;
  1468. }
  1469. return true;
  1470. }
  1471. if (dp_rx_intrabss_mlo_mcbc_fwd(soc, ta_txrx_peer->vdev,
  1472. nbuf_copy))
  1473. return true;
  1474. return false;
  1475. }
  1476. bool dp_rx_intrabss_fwd_be(struct dp_soc *soc, struct dp_txrx_peer *ta_peer,
  1477. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1478. uint8_t link_id)
  1479. {
  1480. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1481. uint8_t ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  1482. struct cdp_tid_rx_stats *tid_stats = &ta_peer->vdev->pdev->stats.
  1483. tid_stats.tid_rx_stats[ring_id][tid];
  1484. bool ret = false;
  1485. struct dp_be_intrabss_params params;
  1486. struct hal_rx_msdu_metadata msdu_metadata;
  1487. /* if it is a broadcast pkt (eg: ARP) and it is not its own
  1488. * source, then clone the pkt and send the cloned pkt for
  1489. * intra BSS forwarding and original pkt up the network stack
  1490. * Note: how do we handle multicast pkts. do we forward
  1491. * all multicast pkts as is or let a higher layer module
  1492. * like igmpsnoop decide whether to forward or not with
  1493. * Mcast enhancement.
  1494. */
  1495. if (qdf_nbuf_is_da_mcbc(nbuf) && !ta_peer->bss_peer) {
  1496. return dp_rx_intrabss_mcbc_fwd(soc, ta_peer, rx_tlv_hdr,
  1497. nbuf, tid_stats, link_id);
  1498. }
  1499. if (dp_rx_intrabss_eapol_drop_check(soc, ta_peer, rx_tlv_hdr,
  1500. nbuf))
  1501. return true;
  1502. hal_rx_msdu_packet_metadata_get_generic_be(rx_tlv_hdr, &msdu_metadata);
  1503. params.dest_soc = soc;
  1504. if (dp_rx_intrabss_ucast_check_be(nbuf, ta_peer, rx_tlv_hdr,
  1505. &msdu_metadata, &params)) {
  1506. ret = dp_rx_intrabss_ucast_fwd(params.dest_soc, ta_peer,
  1507. params.tx_vdev_id,
  1508. rx_tlv_hdr, nbuf, tid_stats,
  1509. link_id);
  1510. }
  1511. return ret;
  1512. }
  1513. #endif
  1514. bool dp_rx_chain_msdus_be(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1515. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  1516. {
  1517. bool mpdu_done = false;
  1518. qdf_nbuf_t curr_nbuf = NULL;
  1519. qdf_nbuf_t tmp_nbuf = NULL;
  1520. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1521. if (!dp_pdev) {
  1522. dp_rx_debug("%pK: pdev is null for mac_id = %d", soc, mac_id);
  1523. return mpdu_done;
  1524. }
  1525. /* if invalid peer SG list has max values free the buffers in list
  1526. * and treat current buffer as start of list
  1527. *
  1528. * current logic to detect the last buffer from attn_tlv is not reliable
  1529. * in OFDMA UL scenario hence add max buffers check to avoid list pile
  1530. * up
  1531. */
  1532. if (!dp_pdev->first_nbuf ||
  1533. (dp_pdev->invalid_peer_head_msdu &&
  1534. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST
  1535. (dp_pdev->invalid_peer_head_msdu) >= DP_MAX_INVALID_BUFFERS)) {
  1536. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1537. dp_pdev->first_nbuf = true;
  1538. /* If the new nbuf received is the first msdu of the
  1539. * amsdu and there are msdus in the invalid peer msdu
  1540. * list, then let us free all the msdus of the invalid
  1541. * peer msdu list.
  1542. * This scenario can happen when we start receiving
  1543. * new a-msdu even before the previous a-msdu is completely
  1544. * received.
  1545. */
  1546. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  1547. while (curr_nbuf) {
  1548. tmp_nbuf = curr_nbuf->next;
  1549. dp_rx_nbuf_free(curr_nbuf);
  1550. curr_nbuf = tmp_nbuf;
  1551. }
  1552. dp_pdev->invalid_peer_head_msdu = NULL;
  1553. dp_pdev->invalid_peer_tail_msdu = NULL;
  1554. dp_monitor_get_mpdu_status(dp_pdev, soc, rx_tlv_hdr);
  1555. }
  1556. if (qdf_nbuf_is_rx_chfrag_end(nbuf) &&
  1557. hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1558. qdf_assert_always(dp_pdev->first_nbuf);
  1559. dp_pdev->first_nbuf = false;
  1560. mpdu_done = true;
  1561. }
  1562. /*
  1563. * For MCL, invalid_peer_head_msdu and invalid_peer_tail_msdu
  1564. * should be NULL here, add the checking for debugging purpose
  1565. * in case some corner case.
  1566. */
  1567. DP_PDEV_INVALID_PEER_MSDU_CHECK(dp_pdev->invalid_peer_head_msdu,
  1568. dp_pdev->invalid_peer_tail_msdu);
  1569. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  1570. dp_pdev->invalid_peer_tail_msdu,
  1571. nbuf);
  1572. return mpdu_done;
  1573. }
  1574. qdf_nbuf_t
  1575. dp_rx_wbm_err_reap_desc_be(struct dp_intr *int_ctx, struct dp_soc *soc,
  1576. hal_ring_handle_t hal_ring_hdl, uint32_t quota,
  1577. uint32_t *rx_bufs_used)
  1578. {
  1579. hal_ring_desc_t ring_desc;
  1580. hal_soc_handle_t hal_soc;
  1581. struct dp_rx_desc *rx_desc;
  1582. union dp_rx_desc_list_elem_t
  1583. *head[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { NULL } };
  1584. union dp_rx_desc_list_elem_t
  1585. *tail[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { NULL } };
  1586. uint32_t rx_bufs_reaped[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { 0 } };
  1587. uint8_t mac_id;
  1588. struct dp_srng *dp_rxdma_srng;
  1589. struct rx_desc_pool *rx_desc_pool;
  1590. qdf_nbuf_t nbuf_head = NULL;
  1591. qdf_nbuf_t nbuf_tail = NULL;
  1592. qdf_nbuf_t nbuf;
  1593. uint8_t msdu_continuation = 0;
  1594. bool process_sg_buf = false;
  1595. QDF_STATUS status;
  1596. struct dp_soc *replenish_soc;
  1597. uint8_t chip_id;
  1598. union hal_wbm_err_info_u wbm_err = { 0 };
  1599. qdf_assert(soc && hal_ring_hdl);
  1600. hal_soc = soc->hal_soc;
  1601. qdf_assert(hal_soc);
  1602. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1603. /* TODO */
  1604. /*
  1605. * Need API to convert from hal_ring pointer to
  1606. * Ring Type / Ring Id combo
  1607. */
  1608. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  1609. soc, hal_ring_hdl);
  1610. goto done;
  1611. }
  1612. while (qdf_likely(quota)) {
  1613. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  1614. if (qdf_unlikely(!ring_desc))
  1615. break;
  1616. /* Get SW Desc from HAL desc */
  1617. if (dp_wbm_get_rx_desc_from_hal_desc_be(soc,
  1618. ring_desc,
  1619. &rx_desc)) {
  1620. dp_rx_err_err("get rx sw desc from hal_desc failed");
  1621. continue;
  1622. }
  1623. qdf_assert_always(rx_desc);
  1624. if (!dp_rx_desc_check_magic(rx_desc)) {
  1625. dp_rx_err_err("%pK: Invalid rx_desc %pK",
  1626. soc, rx_desc);
  1627. continue;
  1628. }
  1629. /*
  1630. * this is a unlikely scenario where the host is reaping
  1631. * a descriptor which it already reaped just a while ago
  1632. * but is yet to replenish it back to HW.
  1633. * In this case host will dump the last 128 descriptors
  1634. * including the software descriptor rx_desc and assert.
  1635. */
  1636. if (qdf_unlikely(!rx_desc->in_use)) {
  1637. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  1638. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1639. ring_desc, rx_desc);
  1640. continue;
  1641. }
  1642. status = dp_rx_wbm_desc_nbuf_sanity_check(soc, hal_ring_hdl,
  1643. ring_desc, rx_desc);
  1644. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1645. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1646. dp_info_rl("Rx error Nbuf %pK sanity check failure!",
  1647. rx_desc->nbuf);
  1648. rx_desc->in_err_state = 1;
  1649. rx_desc->unmapped = 1;
  1650. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  1651. dp_rx_add_to_free_desc_list(
  1652. &head[rx_desc->chip_id][rx_desc->pool_id],
  1653. &tail[rx_desc->chip_id][rx_desc->pool_id],
  1654. rx_desc);
  1655. continue;
  1656. }
  1657. nbuf = rx_desc->nbuf;
  1658. /*
  1659. * Read wbm err info , MSDU info , MPDU info , peer meta data,
  1660. * from desc. Save all the info in nbuf CB/TLV.
  1661. * We will need this info when we do the actual nbuf processing
  1662. */
  1663. wbm_err.info = dp_rx_wbm_err_copy_desc_info_in_nbuf(
  1664. soc,
  1665. ring_desc,
  1666. nbuf,
  1667. rx_desc->pool_id);
  1668. /*
  1669. * For WBM ring, expect only MSDU buffers
  1670. */
  1671. qdf_assert_always(wbm_err.info_bit.buffer_or_desc_type ==
  1672. HAL_RX_WBM_BUF_TYPE_REL_BUF);
  1673. /*
  1674. * Errors are handled only if the source is RXDMA or REO
  1675. */
  1676. qdf_assert((wbm_err.info_bit.wbm_err_src ==
  1677. HAL_RX_WBM_ERR_SRC_RXDMA) ||
  1678. (wbm_err.info_bit.wbm_err_src ==
  1679. HAL_RX_WBM_ERR_SRC_REO));
  1680. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1681. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1682. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  1683. rx_desc->unmapped = 1;
  1684. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1685. if (qdf_unlikely(
  1686. soc->wbm_release_desc_rx_sg_support &&
  1687. dp_rx_is_sg_formation_required(&wbm_err.info_bit))) {
  1688. /* SG is detected from continuation bit */
  1689. msdu_continuation =
  1690. dp_rx_wbm_err_msdu_continuation_get(soc,
  1691. ring_desc,
  1692. nbuf);
  1693. if (msdu_continuation &&
  1694. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  1695. /* Update length from first buffer in SG */
  1696. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  1697. hal_rx_msdu_start_msdu_len_get(
  1698. soc->hal_soc,
  1699. qdf_nbuf_data(nbuf));
  1700. soc->wbm_sg_param.wbm_is_first_msdu_in_sg =
  1701. true;
  1702. }
  1703. if (msdu_continuation) {
  1704. /* MSDU continued packets */
  1705. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  1706. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1707. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  1708. } else {
  1709. /* This is the terminal packet in SG */
  1710. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1711. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1712. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1713. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  1714. process_sg_buf = true;
  1715. }
  1716. } else {
  1717. qdf_nbuf_set_rx_chfrag_cont(nbuf, 0);
  1718. }
  1719. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  1720. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  1721. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  1722. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  1723. nbuf);
  1724. if (process_sg_buf) {
  1725. if (!dp_rx_buffer_pool_refill(
  1726. soc,
  1727. soc->wbm_sg_param.wbm_sg_nbuf_head,
  1728. rx_desc->pool_id))
  1729. DP_RX_MERGE_TWO_LIST(
  1730. nbuf_head, nbuf_tail,
  1731. soc->wbm_sg_param.wbm_sg_nbuf_head,
  1732. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  1733. dp_rx_wbm_sg_list_last_msdu_war(soc);
  1734. dp_rx_wbm_sg_list_reset(soc);
  1735. process_sg_buf = false;
  1736. }
  1737. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  1738. rx_desc->pool_id)) {
  1739. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  1740. }
  1741. dp_rx_add_to_free_desc_list
  1742. (&head[rx_desc->chip_id][rx_desc->pool_id],
  1743. &tail[rx_desc->chip_id][rx_desc->pool_id], rx_desc);
  1744. /*
  1745. * if continuation bit is set then we have MSDU spread
  1746. * across multiple buffers, let us not decrement quota
  1747. * till we reap all buffers of that MSDU.
  1748. */
  1749. if (qdf_likely(!msdu_continuation))
  1750. quota -= 1;
  1751. }
  1752. done:
  1753. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1754. for (chip_id = 0; chip_id < WLAN_MAX_MLO_CHIPS; chip_id++) {
  1755. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  1756. /*
  1757. * continue with next mac_id if no pkts were reaped
  1758. * from that pool
  1759. */
  1760. if (!rx_bufs_reaped[chip_id][mac_id])
  1761. continue;
  1762. replenish_soc = dp_rx_replenish_soc_get(soc, chip_id);
  1763. dp_rxdma_srng =
  1764. &replenish_soc->rx_refill_buf_ring[mac_id];
  1765. rx_desc_pool = &replenish_soc->rx_desc_buf[mac_id];
  1766. dp_rx_buffers_replenish_simple(replenish_soc, mac_id,
  1767. dp_rxdma_srng,
  1768. rx_desc_pool,
  1769. rx_bufs_reaped[chip_id][mac_id],
  1770. &head[chip_id][mac_id],
  1771. &tail[chip_id][mac_id]);
  1772. *rx_bufs_used += rx_bufs_reaped[chip_id][mac_id];
  1773. }
  1774. }
  1775. return nbuf_head;
  1776. }
  1777. #ifdef WLAN_FEATURE_11BE_MLO
  1778. /**
  1779. * check_extap_multicast_loopback() - Check if rx packet is a loopback packet.
  1780. *
  1781. * @vdev: vdev on which rx packet is received
  1782. * @addr: src address of the received packet
  1783. *
  1784. */
  1785. static bool check_extap_multicast_loopback(struct dp_vdev *vdev, uint8_t *addr)
  1786. {
  1787. /* if src mac addr matches with vdev mac address then drop the pkt */
  1788. if (!(qdf_mem_cmp(addr, vdev->mac_addr.raw, QDF_MAC_ADDR_SIZE)))
  1789. return true;
  1790. /* if src mac addr matches with mld mac address then drop the pkt */
  1791. if (!(qdf_mem_cmp(addr, vdev->mld_mac_addr.raw, QDF_MAC_ADDR_SIZE)))
  1792. return true;
  1793. return false;
  1794. }
  1795. #else
  1796. static bool check_extap_multicast_loopback(struct dp_vdev *vdev, uint8_t *addr)
  1797. {
  1798. return false;
  1799. }
  1800. #endif
  1801. QDF_STATUS
  1802. dp_rx_null_q_desc_handle_be(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1803. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  1804. struct dp_txrx_peer *txrx_peer,
  1805. bool is_reo_exception,
  1806. uint8_t link_id)
  1807. {
  1808. uint32_t pkt_len;
  1809. uint16_t msdu_len;
  1810. struct dp_vdev *vdev;
  1811. uint8_t tid;
  1812. qdf_ether_header_t *eh;
  1813. struct hal_rx_msdu_metadata msdu_metadata;
  1814. uint16_t sa_idx = 0;
  1815. bool is_eapol = 0;
  1816. bool enh_flag;
  1817. qdf_nbuf_set_rx_chfrag_start(
  1818. nbuf,
  1819. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1820. rx_tlv_hdr));
  1821. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1822. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1823. rx_tlv_hdr));
  1824. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1825. rx_tlv_hdr));
  1826. qdf_nbuf_set_da_valid(nbuf,
  1827. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1828. rx_tlv_hdr));
  1829. qdf_nbuf_set_sa_valid(nbuf,
  1830. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1831. rx_tlv_hdr));
  1832. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1833. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1834. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1835. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1836. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1837. if (dp_rx_check_pkt_len(soc, pkt_len))
  1838. goto drop_nbuf;
  1839. /* Set length in nbuf */
  1840. qdf_nbuf_set_pktlen(
  1841. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1842. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1843. }
  1844. /*
  1845. * Check if DMA completed -- msdu_done is the last bit
  1846. * to be written
  1847. */
  1848. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1849. dp_err_rl("MSDU DONE failure");
  1850. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1851. QDF_TRACE_LEVEL_INFO);
  1852. qdf_assert(0);
  1853. }
  1854. if (!txrx_peer &&
  1855. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1856. rx_tlv_hdr, nbuf))
  1857. return QDF_STATUS_E_FAILURE;
  1858. if (!txrx_peer) {
  1859. bool mpdu_done = false;
  1860. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1861. if (!pdev) {
  1862. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1863. return QDF_STATUS_E_FAILURE;
  1864. }
  1865. dp_err_rl("txrx_peer is NULL");
  1866. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1867. qdf_nbuf_len(nbuf));
  1868. /* QCN9000 has the support enabled */
  1869. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1870. mpdu_done = true;
  1871. nbuf->next = NULL;
  1872. /* Trigger invalid peer handler wrapper */
  1873. dp_rx_process_invalid_peer_wrapper(soc,
  1874. nbuf,
  1875. mpdu_done,
  1876. pool_id);
  1877. } else {
  1878. mpdu_done = soc->arch_ops.dp_rx_chain_msdus(soc, nbuf,
  1879. rx_tlv_hdr,
  1880. pool_id);
  1881. /* Trigger invalid peer handler wrapper */
  1882. dp_rx_process_invalid_peer_wrapper(
  1883. soc,
  1884. pdev->invalid_peer_head_msdu,
  1885. mpdu_done, pool_id);
  1886. }
  1887. if (mpdu_done) {
  1888. pdev->invalid_peer_head_msdu = NULL;
  1889. pdev->invalid_peer_tail_msdu = NULL;
  1890. }
  1891. return QDF_STATUS_E_FAILURE;
  1892. }
  1893. vdev = txrx_peer->vdev;
  1894. if (!vdev) {
  1895. dp_err_rl("Null vdev!");
  1896. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1897. goto drop_nbuf;
  1898. }
  1899. /*
  1900. * Advance the packet start pointer by total size of
  1901. * pre-header TLV's
  1902. */
  1903. if (qdf_nbuf_is_frag(nbuf))
  1904. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1905. else
  1906. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1907. soc->rx_pkt_tlv_size));
  1908. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  1909. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1910. if (dp_rx_err_drop_3addr_mcast(vdev, rx_tlv_hdr)) {
  1911. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.mcast_3addr_drop, 1,
  1912. link_id);
  1913. goto drop_nbuf;
  1914. }
  1915. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1916. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1917. if ((sa_idx < 0) ||
  1918. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1919. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1920. goto drop_nbuf;
  1921. }
  1922. }
  1923. if ((!soc->mec_fw_offload) &&
  1924. dp_rx_mcast_echo_check(soc, txrx_peer, rx_tlv_hdr, nbuf)) {
  1925. /* this is a looped back MCBC pkt, drop it */
  1926. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1927. qdf_nbuf_len(nbuf), link_id);
  1928. goto drop_nbuf;
  1929. }
  1930. /*
  1931. * In qwrap mode if the received packet matches with any of the vdev
  1932. * mac addresses, drop it. Donot receive multicast packets originated
  1933. * from any proxysta.
  1934. */
  1935. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1936. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1937. qdf_nbuf_len(nbuf), link_id);
  1938. goto drop_nbuf;
  1939. }
  1940. if (qdf_unlikely(txrx_peer->nawds_enabled &&
  1941. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1942. rx_tlv_hdr))) {
  1943. dp_err_rl("free buffer for multicast packet");
  1944. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.nawds_mcast_drop, 1,
  1945. link_id);
  1946. goto drop_nbuf;
  1947. }
  1948. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  1949. dp_err_rl("mcast Policy Check Drop pkt");
  1950. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.policy_check_drop, 1,
  1951. link_id);
  1952. goto drop_nbuf;
  1953. }
  1954. /* WDS Source Port Learning */
  1955. if (!soc->ast_offload_support &&
  1956. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1957. vdev->wds_enabled))
  1958. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, txrx_peer, nbuf,
  1959. msdu_metadata);
  1960. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1961. struct dp_peer *peer;
  1962. struct dp_rx_tid *rx_tid;
  1963. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  1964. DP_MOD_ID_RX_ERR);
  1965. if (peer) {
  1966. rx_tid = &peer->rx_tid[tid];
  1967. qdf_spin_lock_bh(&rx_tid->tid_lock);
  1968. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned) {
  1969. /* For Mesh peer, if on one of the mesh AP the
  1970. * mesh peer is not deleted, the new addition of mesh
  1971. * peer on other mesh AP doesn't do BA negotiation
  1972. * leading to mismatch in BA windows.
  1973. * To avoid this send max BA window during init.
  1974. */
  1975. if (qdf_unlikely(vdev->mesh_vdev) ||
  1976. qdf_unlikely(txrx_peer->nawds_enabled))
  1977. dp_rx_tid_setup_wifi3(
  1978. peer, tid,
  1979. hal_get_rx_max_ba_window(soc->hal_soc,tid),
  1980. IEEE80211_SEQ_MAX);
  1981. else
  1982. dp_rx_tid_setup_wifi3(peer, tid, 1,
  1983. IEEE80211_SEQ_MAX);
  1984. }
  1985. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  1986. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  1987. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1988. }
  1989. }
  1990. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1991. if (!txrx_peer->authorize) {
  1992. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1993. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1994. if (!dp_rx_err_match_dhost(eh, vdev))
  1995. goto drop_nbuf;
  1996. } else {
  1997. goto drop_nbuf;
  1998. }
  1999. }
  2000. /*
  2001. * Drop packets in this path if cce_match is found. Packets will come
  2002. * in following path depending on whether tidQ is setup.
  2003. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  2004. * cce_match = 1
  2005. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  2006. * dropped.
  2007. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  2008. * cce_match = 1
  2009. * These packets need to be dropped and should not get delivered
  2010. * to stack.
  2011. */
  2012. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr)))
  2013. goto drop_nbuf;
  2014. /*
  2015. * In extap mode if the received packet matches with mld mac address
  2016. * drop it. For non IP packets conversion might not be possible
  2017. * due to that MEC entry will not be updated, resulting loopback.
  2018. */
  2019. if (qdf_unlikely(check_extap_multicast_loopback(vdev,
  2020. eh->ether_shost))) {
  2021. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  2022. qdf_nbuf_len(nbuf), link_id);
  2023. goto drop_nbuf;
  2024. }
  2025. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  2026. qdf_nbuf_set_next(nbuf, NULL);
  2027. dp_rx_deliver_raw(vdev, nbuf, txrx_peer, link_id);
  2028. } else {
  2029. enh_flag = vdev->pdev->enhanced_stats_en;
  2030. qdf_nbuf_set_next(nbuf, NULL);
  2031. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  2032. enh_flag);
  2033. /*
  2034. * Update the protocol tag in SKB based on
  2035. * CCE metadata
  2036. */
  2037. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  2038. EXCEPTION_DEST_RING_ID,
  2039. true, true);
  2040. /* Update the flow tag in SKB based on FSE metadata */
  2041. dp_rx_update_flow_tag(soc, vdev, nbuf,
  2042. rx_tlv_hdr, true);
  2043. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  2044. soc->hal_soc, rx_tlv_hdr) &&
  2045. (vdev->rx_decap_type ==
  2046. htt_cmn_pkt_type_ethernet))) {
  2047. DP_PEER_MC_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  2048. enh_flag, link_id);
  2049. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  2050. DP_PEER_BC_INCC_PKT(txrx_peer, 1,
  2051. qdf_nbuf_len(nbuf),
  2052. enh_flag,
  2053. link_id);
  2054. } else {
  2055. DP_PEER_UC_INCC_PKT(txrx_peer, 1,
  2056. qdf_nbuf_len(nbuf),
  2057. enh_flag,
  2058. link_id);
  2059. }
  2060. qdf_nbuf_set_exc_frame(nbuf, 1);
  2061. if (qdf_unlikely(vdev->multipass_en)) {
  2062. if (dp_rx_multipass_process(txrx_peer, nbuf,
  2063. tid) == false) {
  2064. DP_PEER_PER_PKT_STATS_INC
  2065. (txrx_peer,
  2066. rx.multipass_rx_pkt_drop,
  2067. 1, link_id);
  2068. goto drop_nbuf;
  2069. }
  2070. }
  2071. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  2072. is_eapol);
  2073. }
  2074. return QDF_STATUS_SUCCESS;
  2075. drop_nbuf:
  2076. dp_rx_nbuf_free(nbuf);
  2077. return QDF_STATUS_E_FAILURE;
  2078. }