dp_be.c 86 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210
  1. /*
  2. * Copyright (c) 2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include <wlan_utility.h>
  20. #include <dp_internal.h>
  21. #include "dp_rings.h"
  22. #include <dp_htt.h>
  23. #include "dp_be.h"
  24. #include "dp_be_tx.h"
  25. #include "dp_be_rx.h"
  26. #ifdef WIFI_MONITOR_SUPPORT
  27. #if !defined(DISABLE_MON_CONFIG) && (defined(WLAN_PKT_CAPTURE_TX_2_0) || \
  28. defined(WLAN_PKT_CAPTURE_RX_2_0))
  29. #include "dp_mon_2.0.h"
  30. #endif
  31. #include "dp_mon.h"
  32. #endif
  33. #include <hal_be_api.h>
  34. #ifdef WLAN_SUPPORT_PPEDS
  35. #include "be/dp_ppeds.h"
  36. #include <ppe_vp_public.h>
  37. #include <ppe_drv_sc.h>
  38. #endif
  39. /* Generic AST entry aging timer value */
  40. #define DP_AST_AGING_TIMER_DEFAULT_MS 5000
  41. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  42. #define DP_TX_VDEV_ID_CHECK_ENABLE 0
  43. static struct wlan_cfg_tcl_wbm_ring_num_map g_tcl_wbm_map_array[MAX_TCL_DATA_RINGS] = {
  44. {.tcl_ring_num = 0, .wbm_ring_num = 0, .wbm_rbm_id = HAL_BE_WBM_SW0_BM_ID, .for_ipa = 0},
  45. {1, 4, HAL_BE_WBM_SW4_BM_ID, 0},
  46. {2, 2, HAL_BE_WBM_SW2_BM_ID, 0},
  47. #ifdef QCA_WIFI_KIWI_V2
  48. {3, 5, HAL_BE_WBM_SW5_BM_ID, 0},
  49. {4, 6, HAL_BE_WBM_SW6_BM_ID, 0}
  50. #else
  51. {3, 6, HAL_BE_WBM_SW5_BM_ID, 0},
  52. {4, 7, HAL_BE_WBM_SW6_BM_ID, 0}
  53. #endif
  54. };
  55. #else
  56. #define DP_TX_VDEV_ID_CHECK_ENABLE 1
  57. static struct wlan_cfg_tcl_wbm_ring_num_map g_tcl_wbm_map_array[MAX_TCL_DATA_RINGS] = {
  58. {.tcl_ring_num = 0, .wbm_ring_num = 0, .wbm_rbm_id = HAL_BE_WBM_SW0_BM_ID, .for_ipa = 0},
  59. {1, 1, HAL_BE_WBM_SW1_BM_ID, 0},
  60. {2, 2, HAL_BE_WBM_SW2_BM_ID, 0},
  61. {3, 3, HAL_BE_WBM_SW3_BM_ID, 0},
  62. {4, 4, HAL_BE_WBM_SW4_BM_ID, 0}
  63. };
  64. #endif
  65. #ifdef WLAN_SUPPORT_PPEDS
  66. static struct cdp_ppeds_txrx_ops dp_ops_ppeds_be = {
  67. .ppeds_entry_attach = dp_ppeds_attach_vdev_be,
  68. .ppeds_entry_detach = dp_ppeds_detach_vdev_be,
  69. .ppeds_set_int_pri2tid = dp_ppeds_set_int_pri2tid_be,
  70. .ppeds_update_int_pri2tid = dp_ppeds_update_int_pri2tid_be,
  71. .ppeds_entry_dump = dp_ppeds_dump_ppe_vp_tbl_be,
  72. .ppeds_enable_pri2tid = dp_ppeds_vdev_enable_pri2tid_be,
  73. .ppeds_vp_setup_recovery = dp_ppeds_vp_setup_on_fw_recovery,
  74. .ppeds_stats_sync = dp_ppeds_stats_sync_be,
  75. };
  76. static void dp_ppeds_rings_status(struct dp_soc *soc)
  77. {
  78. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  79. dp_print_ring_stat_from_hal(soc, &be_soc->reo2ppe_ring, REO2PPE);
  80. dp_print_ring_stat_from_hal(soc, &be_soc->ppe2tcl_ring, PPE2TCL);
  81. dp_print_ring_stat_from_hal(soc, &be_soc->ppeds_wbm_release_ring,
  82. WBM2SW_RELEASE);
  83. }
  84. static void dp_ppeds_inuse_desc(struct dp_soc *soc)
  85. {
  86. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  87. DP_PRINT_STATS("PPE-DS Tx Descriptors in Use = %u num_free %u",
  88. be_soc->ppeds_tx_desc.num_allocated,
  89. be_soc->ppeds_tx_desc.num_free);
  90. DP_PRINT_STATS("PPE-DS Tx desc alloc failed %u",
  91. be_soc->ppeds_stats.tx.desc_alloc_failed);
  92. }
  93. static void dp_ppeds_clear_stats(struct dp_soc *soc)
  94. {
  95. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  96. be_soc->ppeds_stats.tx.desc_alloc_failed = 0;
  97. }
  98. #endif
  99. static void dp_soc_cfg_attach_be(struct dp_soc *soc)
  100. {
  101. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx = soc->wlan_cfg_ctx;
  102. dp_soc_cfg_attach(soc);
  103. wlan_cfg_set_rx_rel_ring_id(soc_cfg_ctx, WBM2SW_REL_ERR_RING_NUM);
  104. soc->wlan_cfg_ctx->tcl_wbm_map_array = g_tcl_wbm_map_array;
  105. /* this is used only when dmac mode is enabled */
  106. soc->num_rx_refill_buf_rings = 1;
  107. soc->wlan_cfg_ctx->notify_frame_support =
  108. DP_MARK_NOTIFY_FRAME_SUPPORT;
  109. }
  110. qdf_size_t dp_get_context_size_be(enum dp_context_type context_type)
  111. {
  112. switch (context_type) {
  113. case DP_CONTEXT_TYPE_SOC:
  114. return sizeof(struct dp_soc_be);
  115. case DP_CONTEXT_TYPE_PDEV:
  116. return sizeof(struct dp_pdev_be);
  117. case DP_CONTEXT_TYPE_VDEV:
  118. return sizeof(struct dp_vdev_be);
  119. case DP_CONTEXT_TYPE_PEER:
  120. return sizeof(struct dp_peer_be);
  121. default:
  122. return 0;
  123. }
  124. }
  125. #if defined(DP_FEATURE_HW_COOKIE_CONVERSION) || defined(WLAN_SUPPORT_RX_FISA)
  126. static uint64_t dp_get_cmem_chunk(struct dp_soc *soc, uint64_t size,
  127. enum CMEM_MEM_CLIENTS client)
  128. {
  129. uint64_t cmem_chunk;
  130. dp_info("cmem base 0x%llx, total size 0x%llx avail_size 0x%llx",
  131. soc->cmem_base, soc->cmem_total_size, soc->cmem_avail_size);
  132. /* Check if requested cmem space is available */
  133. if (soc->cmem_avail_size < size) {
  134. dp_err("cmem_size 0x%llx bytes < requested size 0x%llx bytes",
  135. soc->cmem_avail_size, size);
  136. return 0;
  137. }
  138. cmem_chunk = soc->cmem_base +
  139. (soc->cmem_total_size - soc->cmem_avail_size);
  140. soc->cmem_avail_size -= size;
  141. dp_info("Reserved cmem space 0x%llx, size 0x%llx for client %d",
  142. cmem_chunk, size, client);
  143. return cmem_chunk;
  144. }
  145. #endif
  146. #if defined(WLAN_SUPPORT_RX_FISA)
  147. static inline QDF_STATUS dp_fisa_fst_cmem_addr_init(struct dp_soc *soc)
  148. {
  149. soc->fst_cmem_size = DP_CMEM_FST_SIZE;
  150. soc->fst_cmem_base = dp_get_cmem_chunk(soc, soc->fst_cmem_size,
  151. FISA_FST);
  152. return QDF_STATUS_SUCCESS;
  153. }
  154. #else /* !WLAN_SUPPORT_RX_FISA */
  155. static inline QDF_STATUS dp_fisa_fst_cmem_addr_init(struct dp_soc *soc)
  156. {
  157. return QDF_STATUS_SUCCESS;
  158. }
  159. #endif
  160. #ifdef DP_FEATURE_HW_COOKIE_CONVERSION
  161. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  162. /**
  163. * dp_cc_wbm_sw_en_cfg() - configure HW cookie conversion enablement
  164. * per wbm2sw ring
  165. *
  166. * @cc_cfg: HAL HW cookie conversion configuration structure pointer
  167. *
  168. * Return: None
  169. */
  170. #ifdef IPA_OPT_WIFI_DP
  171. static inline
  172. void dp_cc_wbm_sw_en_cfg(struct hal_hw_cc_config *cc_cfg)
  173. {
  174. cc_cfg->wbm2sw6_cc_en = 1;
  175. cc_cfg->wbm2sw5_cc_en = 0;
  176. cc_cfg->wbm2sw4_cc_en = 1;
  177. cc_cfg->wbm2sw3_cc_en = 1;
  178. cc_cfg->wbm2sw2_cc_en = 1;
  179. /* disable wbm2sw1 hw cc as it's for FW */
  180. cc_cfg->wbm2sw1_cc_en = 0;
  181. cc_cfg->wbm2sw0_cc_en = 1;
  182. cc_cfg->wbm2fw_cc_en = 0;
  183. }
  184. #else
  185. static inline
  186. void dp_cc_wbm_sw_en_cfg(struct hal_hw_cc_config *cc_cfg)
  187. {
  188. cc_cfg->wbm2sw6_cc_en = 1;
  189. cc_cfg->wbm2sw5_cc_en = 1;
  190. cc_cfg->wbm2sw4_cc_en = 1;
  191. cc_cfg->wbm2sw3_cc_en = 1;
  192. cc_cfg->wbm2sw2_cc_en = 1;
  193. /* disable wbm2sw1 hw cc as it's for FW */
  194. cc_cfg->wbm2sw1_cc_en = 0;
  195. cc_cfg->wbm2sw0_cc_en = 1;
  196. cc_cfg->wbm2fw_cc_en = 0;
  197. }
  198. #endif
  199. #else
  200. static inline
  201. void dp_cc_wbm_sw_en_cfg(struct hal_hw_cc_config *cc_cfg)
  202. {
  203. cc_cfg->wbm2sw6_cc_en = 1;
  204. cc_cfg->wbm2sw5_cc_en = 1;
  205. cc_cfg->wbm2sw4_cc_en = 1;
  206. cc_cfg->wbm2sw3_cc_en = 1;
  207. cc_cfg->wbm2sw2_cc_en = 1;
  208. cc_cfg->wbm2sw1_cc_en = 1;
  209. cc_cfg->wbm2sw0_cc_en = 1;
  210. cc_cfg->wbm2fw_cc_en = 0;
  211. }
  212. #endif
  213. /**
  214. * dp_cc_reg_cfg_init() - initialize and configure HW cookie
  215. * conversion register
  216. *
  217. * @soc: SOC handle
  218. * @is_4k_align: page address 4k aligned
  219. *
  220. * Return: None
  221. */
  222. static void dp_cc_reg_cfg_init(struct dp_soc *soc,
  223. bool is_4k_align)
  224. {
  225. struct hal_hw_cc_config cc_cfg = { 0 };
  226. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  227. if (soc->cdp_soc.ol_ops->get_con_mode &&
  228. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_FTM_MODE)
  229. return;
  230. if (!soc->wlan_cfg_ctx->hw_cc_enabled) {
  231. dp_info("INI skip HW CC register setting");
  232. return;
  233. }
  234. cc_cfg.lut_base_addr_31_0 = be_soc->cc_cmem_base;
  235. cc_cfg.cc_global_en = true;
  236. cc_cfg.page_4k_align = is_4k_align;
  237. cc_cfg.cookie_offset_msb = DP_CC_DESC_ID_SPT_VA_OS_MSB;
  238. cc_cfg.cookie_page_msb = DP_CC_DESC_ID_PPT_PAGE_OS_MSB;
  239. /* 36th bit should be 1 then HW know this is CMEM address */
  240. cc_cfg.lut_base_addr_39_32 = 0x10;
  241. cc_cfg.error_path_cookie_conv_en = true;
  242. cc_cfg.release_path_cookie_conv_en = true;
  243. dp_cc_wbm_sw_en_cfg(&cc_cfg);
  244. hal_cookie_conversion_reg_cfg_be(soc->hal_soc, &cc_cfg);
  245. }
  246. /**
  247. * dp_hw_cc_cmem_write() - DP wrapper function for CMEM buffer writing
  248. * @hal_soc_hdl: HAL SOC handle
  249. * @offset: CMEM address
  250. * @value: value to write
  251. *
  252. * Return: None.
  253. */
  254. static inline void dp_hw_cc_cmem_write(hal_soc_handle_t hal_soc_hdl,
  255. uint32_t offset,
  256. uint32_t value)
  257. {
  258. hal_cmem_write(hal_soc_hdl, offset, value);
  259. }
  260. /**
  261. * dp_hw_cc_cmem_addr_init() - Check and initialize CMEM base address for
  262. * HW cookie conversion
  263. *
  264. * @soc: SOC handle
  265. *
  266. * Return: 0 in case of success, else error value
  267. */
  268. static inline QDF_STATUS dp_hw_cc_cmem_addr_init(struct dp_soc *soc)
  269. {
  270. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  271. be_soc->cc_cmem_base = dp_get_cmem_chunk(soc, DP_CC_PPT_MEM_SIZE,
  272. COOKIE_CONVERSION);
  273. return QDF_STATUS_SUCCESS;
  274. }
  275. #else
  276. static inline void dp_cc_reg_cfg_init(struct dp_soc *soc,
  277. bool is_4k_align) {}
  278. static inline void dp_hw_cc_cmem_write(hal_soc_handle_t hal_soc_hdl,
  279. uint32_t offset,
  280. uint32_t value)
  281. { }
  282. static inline QDF_STATUS dp_hw_cc_cmem_addr_init(struct dp_soc *soc)
  283. {
  284. return QDF_STATUS_SUCCESS;
  285. }
  286. #endif
  287. #if defined(DP_FEATURE_HW_COOKIE_CONVERSION) || defined(WLAN_SUPPORT_RX_FISA)
  288. static QDF_STATUS dp_get_cmem_allocation(struct dp_soc *soc,
  289. uint8_t for_feature)
  290. {
  291. QDF_STATUS status = QDF_STATUS_E_NOMEM;
  292. switch (for_feature) {
  293. case COOKIE_CONVERSION:
  294. status = dp_hw_cc_cmem_addr_init(soc);
  295. break;
  296. case FISA_FST:
  297. status = dp_fisa_fst_cmem_addr_init(soc);
  298. break;
  299. default:
  300. dp_err("Invalid CMEM request");
  301. }
  302. return status;
  303. }
  304. #else
  305. static QDF_STATUS dp_get_cmem_allocation(struct dp_soc *soc,
  306. uint8_t for_feature)
  307. {
  308. return QDF_STATUS_SUCCESS;
  309. }
  310. #endif
  311. QDF_STATUS
  312. dp_hw_cookie_conversion_attach(struct dp_soc_be *be_soc,
  313. struct dp_hw_cookie_conversion_t *cc_ctx,
  314. uint32_t num_descs,
  315. enum qdf_dp_desc_type desc_type,
  316. uint8_t desc_pool_id)
  317. {
  318. struct dp_soc *soc = DP_SOC_BE_GET_SOC(be_soc);
  319. uint32_t num_spt_pages, i = 0;
  320. struct dp_spt_page_desc *spt_desc;
  321. struct qdf_mem_dma_page_t *dma_page;
  322. uint8_t chip_id;
  323. /* estimate how many SPT DDR pages needed */
  324. num_spt_pages = num_descs / DP_CC_SPT_PAGE_MAX_ENTRIES;
  325. num_spt_pages = num_spt_pages <= DP_CC_PPT_MAX_ENTRIES ?
  326. num_spt_pages : DP_CC_PPT_MAX_ENTRIES;
  327. dp_info("num_spt_pages needed %d", num_spt_pages);
  328. dp_desc_multi_pages_mem_alloc(soc, QDF_DP_HW_CC_SPT_PAGE_TYPE,
  329. &cc_ctx->page_pool, qdf_page_size,
  330. num_spt_pages, 0, false);
  331. if (!cc_ctx->page_pool.dma_pages) {
  332. dp_err("spt ddr pages allocation failed");
  333. return QDF_STATUS_E_RESOURCES;
  334. }
  335. cc_ctx->page_desc_base = qdf_mem_malloc(
  336. num_spt_pages * sizeof(struct dp_spt_page_desc));
  337. if (!cc_ctx->page_desc_base) {
  338. dp_err("spt page descs allocation failed");
  339. goto fail_0;
  340. }
  341. chip_id = dp_mlo_get_chip_id(soc);
  342. cc_ctx->cmem_offset = dp_desc_pool_get_cmem_base(chip_id, desc_pool_id,
  343. desc_type);
  344. /* initial page desc */
  345. spt_desc = cc_ctx->page_desc_base;
  346. dma_page = cc_ctx->page_pool.dma_pages;
  347. while (i < num_spt_pages) {
  348. /* check if page address 4K aligned */
  349. if (qdf_unlikely(dma_page[i].page_p_addr & 0xFFF)) {
  350. dp_err("non-4k aligned pages addr %pK",
  351. (void *)dma_page[i].page_p_addr);
  352. goto fail_1;
  353. }
  354. spt_desc[i].page_v_addr =
  355. dma_page[i].page_v_addr_start;
  356. spt_desc[i].page_p_addr =
  357. dma_page[i].page_p_addr;
  358. i++;
  359. }
  360. cc_ctx->total_page_num = num_spt_pages;
  361. qdf_spinlock_create(&cc_ctx->cc_lock);
  362. return QDF_STATUS_SUCCESS;
  363. fail_1:
  364. qdf_mem_free(cc_ctx->page_desc_base);
  365. fail_0:
  366. dp_desc_multi_pages_mem_free(soc, QDF_DP_HW_CC_SPT_PAGE_TYPE,
  367. &cc_ctx->page_pool, 0, false);
  368. return QDF_STATUS_E_FAILURE;
  369. }
  370. QDF_STATUS
  371. dp_hw_cookie_conversion_detach(struct dp_soc_be *be_soc,
  372. struct dp_hw_cookie_conversion_t *cc_ctx)
  373. {
  374. struct dp_soc *soc = DP_SOC_BE_GET_SOC(be_soc);
  375. qdf_mem_free(cc_ctx->page_desc_base);
  376. dp_desc_multi_pages_mem_free(soc, QDF_DP_HW_CC_SPT_PAGE_TYPE,
  377. &cc_ctx->page_pool, 0, false);
  378. qdf_spinlock_destroy(&cc_ctx->cc_lock);
  379. return QDF_STATUS_SUCCESS;
  380. }
  381. QDF_STATUS
  382. dp_hw_cookie_conversion_init(struct dp_soc_be *be_soc,
  383. struct dp_hw_cookie_conversion_t *cc_ctx)
  384. {
  385. struct dp_soc *soc = DP_SOC_BE_GET_SOC(be_soc);
  386. uint32_t i = 0;
  387. struct dp_spt_page_desc *spt_desc;
  388. uint32_t ppt_index;
  389. uint32_t ppt_id_start;
  390. if (!cc_ctx->total_page_num) {
  391. dp_err("total page num is 0");
  392. return QDF_STATUS_E_INVAL;
  393. }
  394. ppt_id_start = DP_CMEM_OFFSET_TO_PPT_ID(cc_ctx->cmem_offset);
  395. spt_desc = cc_ctx->page_desc_base;
  396. while (i < cc_ctx->total_page_num) {
  397. /* write page PA to CMEM */
  398. dp_hw_cc_cmem_write(soc->hal_soc,
  399. (cc_ctx->cmem_offset + be_soc->cc_cmem_base
  400. + (i * DP_CC_PPT_ENTRY_SIZE_4K_ALIGNED)),
  401. (spt_desc[i].page_p_addr >>
  402. DP_CC_PPT_ENTRY_HW_APEND_BITS_4K_ALIGNED));
  403. ppt_index = ppt_id_start + i;
  404. if (ppt_index >= DP_CC_PPT_MAX_ENTRIES)
  405. qdf_assert_always(0);
  406. spt_desc[i].ppt_index = ppt_index;
  407. be_soc->page_desc_base[ppt_index].page_v_addr =
  408. spt_desc[i].page_v_addr;
  409. i++;
  410. }
  411. return QDF_STATUS_SUCCESS;
  412. }
  413. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  414. QDF_STATUS
  415. dp_hw_cookie_conversion_deinit(struct dp_soc_be *be_soc,
  416. struct dp_hw_cookie_conversion_t *cc_ctx)
  417. {
  418. uint32_t ppt_index;
  419. struct dp_spt_page_desc *spt_desc;
  420. int i = 0;
  421. spt_desc = cc_ctx->page_desc_base;
  422. while (i < cc_ctx->total_page_num) {
  423. ppt_index = spt_desc[i].ppt_index;
  424. be_soc->page_desc_base[ppt_index].page_v_addr = NULL;
  425. i++;
  426. }
  427. return QDF_STATUS_SUCCESS;
  428. }
  429. #else
  430. QDF_STATUS
  431. dp_hw_cookie_conversion_deinit(struct dp_soc_be *be_soc,
  432. struct dp_hw_cookie_conversion_t *cc_ctx)
  433. {
  434. struct dp_soc *soc = DP_SOC_BE_GET_SOC(be_soc);
  435. uint32_t ppt_index;
  436. struct dp_spt_page_desc *spt_desc;
  437. int i = 0;
  438. spt_desc = cc_ctx->page_desc_base;
  439. while (i < cc_ctx->total_page_num) {
  440. /* reset PA in CMEM to NULL */
  441. dp_hw_cc_cmem_write(soc->hal_soc,
  442. (cc_ctx->cmem_offset + be_soc->cc_cmem_base
  443. + (i * DP_CC_PPT_ENTRY_SIZE_4K_ALIGNED)),
  444. 0);
  445. ppt_index = spt_desc[i].ppt_index;
  446. be_soc->page_desc_base[ppt_index].page_v_addr = NULL;
  447. i++;
  448. }
  449. return QDF_STATUS_SUCCESS;
  450. }
  451. #endif
  452. #ifdef WLAN_SUPPORT_PPEDS
  453. static QDF_STATUS dp_soc_ppeds_attach_be(struct dp_soc *soc)
  454. {
  455. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  456. int target_type = hal_get_target_type(soc->hal_soc);
  457. struct cdp_ops *cdp_ops = soc->cdp_soc.ops;
  458. /*
  459. * Check if PPE DS is enabled and wlan soc supports it.
  460. */
  461. if (!wlan_cfg_get_dp_soc_ppeds_enable(soc->wlan_cfg_ctx) ||
  462. !dp_ppeds_target_supported(target_type))
  463. return QDF_STATUS_SUCCESS;
  464. if (dp_ppeds_attach_soc_be(be_soc) != QDF_STATUS_SUCCESS)
  465. return QDF_STATUS_SUCCESS;
  466. cdp_ops->ppeds_ops = &dp_ops_ppeds_be;
  467. return QDF_STATUS_SUCCESS;
  468. }
  469. static QDF_STATUS dp_soc_ppeds_detach_be(struct dp_soc *soc)
  470. {
  471. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  472. struct cdp_ops *cdp_ops = soc->cdp_soc.ops;
  473. if (!be_soc->ppeds_handle)
  474. return QDF_STATUS_E_FAILURE;
  475. dp_ppeds_detach_soc_be(be_soc);
  476. cdp_ops->ppeds_ops = NULL;
  477. return QDF_STATUS_SUCCESS;
  478. }
  479. static QDF_STATUS dp_peer_ppeds_default_route_be(struct dp_soc *soc,
  480. struct dp_peer_be *be_peer,
  481. uint8_t vdev_id,
  482. uint16_t src_info)
  483. {
  484. uint16_t service_code;
  485. uint8_t priority_valid;
  486. uint8_t use_ppe_ds = PEER_ROUTING_USE_PPE;
  487. uint8_t peer_routing_enabled = PEER_ROUTING_ENABLED;
  488. QDF_STATUS status = QDF_STATUS_SUCCESS;
  489. struct wlan_cfg_dp_soc_ctxt *cfg = soc->wlan_cfg_ctx;
  490. struct dp_vdev_be *be_vdev;
  491. be_vdev = dp_get_be_vdev_from_dp_vdev(be_peer->peer.vdev);
  492. /*
  493. * Program service code bypass to avoid L2 new mac address
  494. * learning exception when fdb learning is disabled.
  495. */
  496. service_code = PPE_DRV_SC_SPF_BYPASS;
  497. priority_valid = be_peer->priority_valid;
  498. /*
  499. * if FST is enabled then let flow rule take the decision of
  500. * routing the pkt to DS or host
  501. */
  502. if (wlan_cfg_is_rx_flow_tag_enabled(cfg))
  503. use_ppe_ds = 0;
  504. if (soc->cdp_soc.ol_ops->peer_set_ppeds_default_routing) {
  505. status =
  506. soc->cdp_soc.ol_ops->peer_set_ppeds_default_routing
  507. (soc->ctrl_psoc,
  508. be_peer->peer.mac_addr.raw,
  509. service_code, priority_valid,
  510. src_info, vdev_id, use_ppe_ds,
  511. peer_routing_enabled);
  512. if (status != QDF_STATUS_SUCCESS) {
  513. dp_err("vdev_id: %d, PPE peer routing mac:"
  514. QDF_MAC_ADDR_FMT, vdev_id,
  515. QDF_MAC_ADDR_REF(be_peer->peer.mac_addr.raw));
  516. return QDF_STATUS_E_FAILURE;
  517. }
  518. }
  519. return QDF_STATUS_SUCCESS;
  520. }
  521. #ifdef WLAN_FEATURE_11BE_MLO
  522. QDF_STATUS dp_peer_setup_ppeds_be(struct dp_soc *soc,
  523. struct dp_peer *peer,
  524. struct dp_vdev_be *be_vdev,
  525. void *args)
  526. {
  527. struct dp_peer *mld_peer;
  528. struct dp_soc *mld_soc;
  529. struct dp_soc_be *be_soc;
  530. struct cdp_soc_t *cdp_soc;
  531. struct dp_peer_be *be_peer = dp_get_be_peer_from_dp_peer(peer);
  532. struct cdp_ds_vp_params vp_params = {0};
  533. struct dp_ppe_vp_profile *ppe_vp_profile = (struct dp_ppe_vp_profile *)args;
  534. uint16_t src_info = ppe_vp_profile->vp_num;
  535. uint8_t vdev_id = be_vdev->vdev.vdev_id;
  536. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  537. if (!be_peer) {
  538. dp_err("BE peer is null");
  539. return QDF_STATUS_E_NULL_VALUE;
  540. }
  541. if (IS_DP_LEGACY_PEER(peer)) {
  542. qdf_status = dp_peer_ppeds_default_route_be(soc, be_peer,
  543. vdev_id, src_info);
  544. } else if (IS_MLO_DP_MLD_PEER(peer)) {
  545. int i;
  546. struct dp_peer *link_peer = NULL;
  547. struct dp_mld_link_peers link_peers_info;
  548. /* get link peers with reference */
  549. dp_get_link_peers_ref_from_mld_peer(soc, peer, &link_peers_info,
  550. DP_MOD_ID_DS);
  551. for (i = 0; i < link_peers_info.num_links; i++) {
  552. link_peer = link_peers_info.link_peers[i];
  553. be_peer = dp_get_be_peer_from_dp_peer(link_peer);
  554. if (!be_peer) {
  555. dp_err("BE peer is null");
  556. continue;
  557. }
  558. be_vdev = dp_get_be_vdev_from_dp_vdev(link_peer->vdev);
  559. if (!be_vdev) {
  560. dp_err("BE vap is null for peer id %d ",
  561. link_peer->peer_id);
  562. continue;
  563. }
  564. vdev_id = be_vdev->vdev.vdev_id;
  565. soc = link_peer->vdev->pdev->soc;
  566. qdf_status = dp_peer_ppeds_default_route_be(soc,
  567. be_peer,
  568. vdev_id,
  569. src_info);
  570. }
  571. dp_release_link_peers_ref(&link_peers_info, DP_MOD_ID_DS);
  572. } else {
  573. mld_peer = DP_GET_MLD_PEER_FROM_PEER(peer);
  574. if (!mld_peer)
  575. return qdf_status;
  576. /*
  577. * In case of MLO link peer,
  578. * Fetch the VP profile from the mld vdev.
  579. */
  580. be_vdev = dp_get_be_vdev_from_dp_vdev(mld_peer->vdev);
  581. if (!be_vdev) {
  582. dp_err("BE vap is null");
  583. return QDF_STATUS_E_NULL_VALUE;
  584. }
  585. /*
  586. * Extract the VP profile from the vap
  587. * in case of MLO peer, we have to get the profile from
  588. * the MLD vdev's osif handle and not the link peer.
  589. */
  590. mld_soc = mld_peer->vdev->pdev->soc;
  591. cdp_soc = &mld_soc->cdp_soc;
  592. if (!cdp_soc->ol_ops->get_ppeds_profile_info_for_vap) {
  593. dp_err("%pK: Register PPEDS profile info API before use", cdp_soc);
  594. return QDF_STATUS_E_NULL_VALUE;
  595. }
  596. qdf_status = cdp_soc->ol_ops->get_ppeds_profile_info_for_vap(mld_soc->ctrl_psoc,
  597. mld_peer->vdev->vdev_id,
  598. &vp_params);
  599. if (qdf_status == QDF_STATUS_E_NULL_VALUE) {
  600. dp_err("%pK: Failed to get ppeds profile for mld soc", mld_soc);
  601. return qdf_status;
  602. }
  603. /*
  604. * Check if PPE DS routing is enabled on
  605. * the associated vap.
  606. */
  607. if (vp_params.ppe_vp_type != PPE_VP_USER_TYPE_DS)
  608. return qdf_status;
  609. be_soc = dp_get_be_soc_from_dp_soc(mld_soc);
  610. ppe_vp_profile = &be_soc->ppe_vp_profile[vp_params.ppe_vp_profile_idx];
  611. src_info = ppe_vp_profile->vp_num;
  612. qdf_status = dp_peer_ppeds_default_route_be(soc, be_peer,
  613. vdev_id, src_info);
  614. }
  615. return qdf_status;
  616. }
  617. #else
  618. static QDF_STATUS dp_peer_setup_ppeds_be(struct dp_soc *soc,
  619. struct dp_peer *peer,
  620. struct dp_vdev_be *be_vdev
  621. void *args)
  622. {
  623. struct dp_ppe_vp_profile *vp_profile = (struct dp_ppe_vp_profile *)args;
  624. struct dp_peer_be *be_peer = dp_get_be_peer_from_dp_peer(peer);
  625. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  626. if (!be_peer) {
  627. dp_err("BE peer is null");
  628. return QDF_STATUS_E_NULL_VALUE;
  629. }
  630. qdf_status = dp_peer_ppeds_default_route_be(soc, be_peer,
  631. be_vdev->vdev.vdev_id,
  632. vp_profile->vp_num);
  633. return qdf_status;
  634. }
  635. #endif
  636. #else
  637. static QDF_STATUS dp_ppeds_init_soc_be(struct dp_soc *soc)
  638. {
  639. return QDF_STATUS_SUCCESS;
  640. }
  641. static QDF_STATUS dp_ppeds_deinit_soc_be(struct dp_soc *soc)
  642. {
  643. return QDF_STATUS_SUCCESS;
  644. }
  645. static inline QDF_STATUS dp_soc_ppeds_attach_be(struct dp_soc *soc)
  646. {
  647. return QDF_STATUS_SUCCESS;
  648. }
  649. static inline QDF_STATUS dp_soc_ppeds_detach_be(struct dp_soc *soc)
  650. {
  651. return QDF_STATUS_SUCCESS;
  652. }
  653. QDF_STATUS dp_peer_setup_ppeds_be(struct dp_soc *soc, struct dp_peer *peer,
  654. struct dp_vdev_be *be_vdev,
  655. void *args)
  656. {
  657. return QDF_STATUS_SUCCESS;
  658. }
  659. static inline void dp_ppeds_stop_soc_be(struct dp_soc *soc)
  660. {
  661. }
  662. #endif /* WLAN_SUPPORT_PPEDS */
  663. void dp_reo_shared_qaddr_detach(struct dp_soc *soc)
  664. {
  665. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  666. REO_QUEUE_REF_ML_TABLE_SIZE,
  667. soc->reo_qref.mlo_reo_qref_table_vaddr,
  668. soc->reo_qref.mlo_reo_qref_table_paddr, 0);
  669. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  670. REO_QUEUE_REF_NON_ML_TABLE_SIZE,
  671. soc->reo_qref.non_mlo_reo_qref_table_vaddr,
  672. soc->reo_qref.non_mlo_reo_qref_table_paddr, 0);
  673. }
  674. static QDF_STATUS dp_soc_detach_be(struct dp_soc *soc)
  675. {
  676. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  677. int i = 0;
  678. dp_soc_ppeds_detach_be(soc);
  679. dp_reo_shared_qaddr_detach(soc);
  680. for (i = 0; i < MAX_TXDESC_POOLS; i++)
  681. dp_hw_cookie_conversion_detach(be_soc,
  682. &be_soc->tx_cc_ctx[i]);
  683. for (i = 0; i < MAX_RXDESC_POOLS; i++)
  684. dp_hw_cookie_conversion_detach(be_soc,
  685. &be_soc->rx_cc_ctx[i]);
  686. qdf_mem_free(be_soc->page_desc_base);
  687. be_soc->page_desc_base = NULL;
  688. return QDF_STATUS_SUCCESS;
  689. }
  690. #ifdef QCA_SUPPORT_DP_GLOBAL_CTX
  691. static void dp_set_rx_fst_be(struct dp_rx_fst *fst)
  692. {
  693. struct dp_global_context *dp_global = wlan_objmgr_get_global_ctx();
  694. if (dp_global)
  695. dp_global->fst_ctx = fst;
  696. }
  697. static struct dp_rx_fst *dp_get_rx_fst_be(void)
  698. {
  699. struct dp_global_context *dp_global = wlan_objmgr_get_global_ctx();
  700. if (dp_global)
  701. return dp_global->fst_ctx;
  702. return NULL;
  703. }
  704. static uint32_t dp_rx_fst_release_ref_be(void)
  705. {
  706. struct dp_global_context *dp_global = wlan_objmgr_get_global_ctx();
  707. uint32_t rx_fst_ref_cnt;
  708. if (dp_global) {
  709. rx_fst_ref_cnt = qdf_atomic_read(&dp_global->rx_fst_ref_cnt);
  710. qdf_atomic_dec(&dp_global->rx_fst_ref_cnt);
  711. return rx_fst_ref_cnt;
  712. }
  713. return 1;
  714. }
  715. static void dp_rx_fst_get_ref_be(void)
  716. {
  717. struct dp_global_context *dp_global = wlan_objmgr_get_global_ctx();
  718. if (dp_global)
  719. qdf_atomic_inc(&dp_global->rx_fst_ref_cnt);
  720. }
  721. #else
  722. static void dp_set_rx_fst_be(struct dp_rx_fst *fst)
  723. {
  724. }
  725. static struct dp_rx_fst *dp_get_rx_fst_be(void)
  726. {
  727. return NULL;
  728. }
  729. static uint32_t dp_rx_fst_release_ref_be(void)
  730. {
  731. return 1;
  732. }
  733. static void dp_rx_fst_get_ref_be(void)
  734. {
  735. }
  736. #endif
  737. #ifdef WLAN_MLO_MULTI_CHIP
  738. #ifdef WLAN_MCAST_MLO
  739. static inline void
  740. dp_mlo_mcast_init(struct dp_soc *soc, struct dp_vdev *vdev)
  741. {
  742. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  743. be_vdev->mcast_primary = false;
  744. be_vdev->seq_num = 0;
  745. hal_tx_mcast_mlo_reinject_routing_set(
  746. soc->hal_soc,
  747. HAL_TX_MCAST_MLO_REINJECT_TQM_NOTIFY);
  748. if (vdev->opmode == wlan_op_mode_ap) {
  749. hal_tx_vdev_mcast_ctrl_set(vdev->pdev->soc->hal_soc,
  750. vdev->vdev_id,
  751. HAL_TX_MCAST_CTRL_FW_EXCEPTION);
  752. }
  753. }
  754. static inline void
  755. dp_mlo_mcast_deinit(struct dp_soc *soc, struct dp_vdev *vdev)
  756. {
  757. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  758. be_vdev->seq_num = 0;
  759. be_vdev->mcast_primary = false;
  760. vdev->mlo_vdev = false;
  761. }
  762. #else
  763. static inline void
  764. dp_mlo_mcast_init(struct dp_soc *soc, struct dp_vdev *vdev)
  765. {
  766. }
  767. static inline void
  768. dp_mlo_mcast_deinit(struct dp_soc *soc, struct dp_vdev *vdev)
  769. {
  770. }
  771. #endif
  772. static void dp_mlo_init_ptnr_list(struct dp_vdev *vdev)
  773. {
  774. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  775. qdf_mem_set(be_vdev->partner_vdev_list,
  776. WLAN_MAX_MLO_CHIPS * WLAN_MAX_MLO_LINKS_PER_SOC,
  777. CDP_INVALID_VDEV_ID);
  778. }
  779. static void dp_get_rx_hash_key_be(struct dp_soc *soc,
  780. struct cdp_lro_hash_config *lro_hash)
  781. {
  782. dp_mlo_get_rx_hash_key(soc, lro_hash);
  783. }
  784. #else
  785. static inline void
  786. dp_mlo_mcast_init(struct dp_soc *soc, struct dp_vdev *vdev)
  787. {
  788. }
  789. static inline void
  790. dp_mlo_mcast_deinit(struct dp_soc *soc, struct dp_vdev *vdev)
  791. {
  792. }
  793. static void dp_mlo_init_ptnr_list(struct dp_vdev *vdev)
  794. {
  795. }
  796. static void dp_get_rx_hash_key_be(struct dp_soc *soc,
  797. struct cdp_lro_hash_config *lro_hash)
  798. {
  799. dp_get_rx_hash_key_bytes(lro_hash);
  800. }
  801. #endif
  802. static QDF_STATUS dp_soc_attach_be(struct dp_soc *soc,
  803. struct cdp_soc_attach_params *params)
  804. {
  805. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  806. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  807. uint32_t max_tx_rx_desc_num, num_spt_pages;
  808. uint32_t num_entries;
  809. int i = 0;
  810. max_tx_rx_desc_num = WLAN_CFG_NUM_TX_DESC_MAX * MAX_TXDESC_POOLS +
  811. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX * MAX_RXDESC_POOLS +
  812. WLAN_CFG_NUM_PPEDS_TX_DESC_MAX * MAX_PPE_TXDESC_POOLS;
  813. /* estimate how many SPT DDR pages needed */
  814. num_spt_pages = max_tx_rx_desc_num / DP_CC_SPT_PAGE_MAX_ENTRIES;
  815. num_spt_pages = num_spt_pages <= DP_CC_PPT_MAX_ENTRIES ?
  816. num_spt_pages : DP_CC_PPT_MAX_ENTRIES;
  817. be_soc->page_desc_base = qdf_mem_malloc(
  818. DP_CC_PPT_MAX_ENTRIES * sizeof(struct dp_spt_page_desc));
  819. if (!be_soc->page_desc_base) {
  820. dp_err("spt page descs allocation failed");
  821. return QDF_STATUS_E_NOMEM;
  822. }
  823. soc->wbm_sw0_bm_id = hal_tx_get_wbm_sw0_bm_id();
  824. qdf_status = dp_get_cmem_allocation(soc, COOKIE_CONVERSION);
  825. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  826. goto fail;
  827. dp_soc_mlo_fill_params(soc, params);
  828. qdf_status = dp_soc_ppeds_attach_be(soc);
  829. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  830. goto fail;
  831. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  832. num_entries = wlan_cfg_get_num_tx_desc(soc->wlan_cfg_ctx);
  833. qdf_status =
  834. dp_hw_cookie_conversion_attach(be_soc,
  835. &be_soc->tx_cc_ctx[i],
  836. num_entries,
  837. QDF_DP_TX_DESC_TYPE, i);
  838. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  839. goto fail;
  840. }
  841. qdf_status = dp_get_cmem_allocation(soc, FISA_FST);
  842. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  843. goto fail;
  844. for (i = 0; i < MAX_RXDESC_POOLS; i++) {
  845. num_entries =
  846. wlan_cfg_get_dp_soc_rx_sw_desc_num(soc->wlan_cfg_ctx);
  847. qdf_status =
  848. dp_hw_cookie_conversion_attach(be_soc,
  849. &be_soc->rx_cc_ctx[i],
  850. num_entries,
  851. QDF_DP_RX_DESC_BUF_TYPE,
  852. i);
  853. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  854. goto fail;
  855. }
  856. return qdf_status;
  857. fail:
  858. dp_soc_detach_be(soc);
  859. return qdf_status;
  860. }
  861. static QDF_STATUS dp_soc_deinit_be(struct dp_soc *soc)
  862. {
  863. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  864. int i = 0;
  865. qdf_atomic_set(&soc->cmn_init_done, 0);
  866. dp_ppeds_stop_soc_be(soc);
  867. dp_tx_deinit_bank_profiles(be_soc);
  868. for (i = 0; i < MAX_TXDESC_POOLS; i++)
  869. dp_hw_cookie_conversion_deinit(be_soc,
  870. &be_soc->tx_cc_ctx[i]);
  871. for (i = 0; i < MAX_RXDESC_POOLS; i++)
  872. dp_hw_cookie_conversion_deinit(be_soc,
  873. &be_soc->rx_cc_ctx[i]);
  874. dp_ppeds_deinit_soc_be(soc);
  875. return QDF_STATUS_SUCCESS;
  876. }
  877. static QDF_STATUS dp_soc_deinit_be_wrapper(struct dp_soc *soc)
  878. {
  879. QDF_STATUS qdf_status;
  880. qdf_status = dp_soc_deinit_be(soc);
  881. if (QDF_IS_STATUS_ERROR(qdf_status))
  882. return qdf_status;
  883. dp_soc_deinit(soc);
  884. return QDF_STATUS_SUCCESS;
  885. }
  886. static void *dp_soc_init_be(struct dp_soc *soc, HTC_HANDLE htc_handle,
  887. struct hif_opaque_softc *hif_handle)
  888. {
  889. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  890. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  891. int i = 0;
  892. void *ret_addr;
  893. wlan_minidump_log(soc, sizeof(*soc), soc->ctrl_psoc,
  894. WLAN_MD_DP_SOC, "dp_soc");
  895. soc->hif_handle = hif_handle;
  896. soc->hal_soc = hif_get_hal_handle(soc->hif_handle);
  897. if (!soc->hal_soc)
  898. return NULL;
  899. dp_ppeds_init_soc_be(soc);
  900. for (i = 0; i < MAX_TXDESC_POOLS; i++) {
  901. qdf_status =
  902. dp_hw_cookie_conversion_init(be_soc,
  903. &be_soc->tx_cc_ctx[i]);
  904. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  905. goto fail;
  906. }
  907. for (i = 0; i < MAX_RXDESC_POOLS; i++) {
  908. qdf_status =
  909. dp_hw_cookie_conversion_init(be_soc,
  910. &be_soc->rx_cc_ctx[i]);
  911. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  912. goto fail;
  913. }
  914. /* route vdev_id mismatch notification via FW completion */
  915. hal_tx_vdev_mismatch_routing_set(soc->hal_soc,
  916. HAL_TX_VDEV_MISMATCH_FW_NOTIFY);
  917. qdf_status = dp_tx_init_bank_profiles(be_soc);
  918. if (!QDF_IS_STATUS_SUCCESS(qdf_status))
  919. goto fail;
  920. /* write WBM/REO cookie conversion CFG register */
  921. dp_cc_reg_cfg_init(soc, true);
  922. ret_addr = dp_soc_init(soc, htc_handle, hif_handle);
  923. if (!ret_addr)
  924. goto fail;
  925. return ret_addr;
  926. fail:
  927. dp_soc_deinit_be(soc);
  928. return NULL;
  929. }
  930. static QDF_STATUS dp_pdev_attach_be(struct dp_pdev *pdev,
  931. struct cdp_pdev_attach_params *params)
  932. {
  933. dp_pdev_mlo_fill_params(pdev, params);
  934. return QDF_STATUS_SUCCESS;
  935. }
  936. static QDF_STATUS dp_pdev_detach_be(struct dp_pdev *pdev)
  937. {
  938. dp_mlo_update_link_to_pdev_unmap(pdev->soc, pdev);
  939. return QDF_STATUS_SUCCESS;
  940. }
  941. #ifdef INTRA_BSS_FWD_OFFLOAD
  942. static
  943. void dp_vdev_set_intra_bss(struct dp_soc *soc, uint16_t vdev_id, bool enable)
  944. {
  945. soc->cdp_soc.ol_ops->vdev_set_intra_bss(soc->ctrl_psoc, vdev_id,
  946. enable);
  947. }
  948. #else
  949. static
  950. void dp_vdev_set_intra_bss(struct dp_soc *soc, uint16_t vdev_id, bool enable)
  951. {
  952. }
  953. #endif
  954. static QDF_STATUS dp_vdev_attach_be(struct dp_soc *soc, struct dp_vdev *vdev)
  955. {
  956. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  957. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  958. struct dp_pdev *pdev = vdev->pdev;
  959. if (vdev->opmode == wlan_op_mode_monitor)
  960. return QDF_STATUS_SUCCESS;
  961. be_vdev->vdev_id_check_en = DP_TX_VDEV_ID_CHECK_ENABLE;
  962. be_vdev->bank_id = dp_tx_get_bank_profile(be_soc, be_vdev);
  963. vdev->bank_id = be_vdev->bank_id;
  964. if (be_vdev->bank_id == DP_BE_INVALID_BANK_ID) {
  965. QDF_BUG(0);
  966. return QDF_STATUS_E_FAULT;
  967. }
  968. if (vdev->opmode == wlan_op_mode_sta) {
  969. if (soc->cdp_soc.ol_ops->set_mec_timer)
  970. soc->cdp_soc.ol_ops->set_mec_timer(
  971. soc->ctrl_psoc,
  972. vdev->vdev_id,
  973. DP_AST_AGING_TIMER_DEFAULT_MS);
  974. if (pdev->isolation)
  975. hal_tx_vdev_mcast_ctrl_set(soc->hal_soc, vdev->vdev_id,
  976. HAL_TX_MCAST_CTRL_FW_EXCEPTION);
  977. else
  978. hal_tx_vdev_mcast_ctrl_set(soc->hal_soc, vdev->vdev_id,
  979. HAL_TX_MCAST_CTRL_MEC_NOTIFY);
  980. } else if (vdev->ap_bridge_enabled) {
  981. dp_vdev_set_intra_bss(soc, vdev->vdev_id, true);
  982. }
  983. dp_mlo_mcast_init(soc, vdev);
  984. dp_mlo_init_ptnr_list(vdev);
  985. return QDF_STATUS_SUCCESS;
  986. }
  987. static QDF_STATUS dp_vdev_detach_be(struct dp_soc *soc, struct dp_vdev *vdev)
  988. {
  989. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  990. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  991. if (vdev->opmode == wlan_op_mode_monitor)
  992. return QDF_STATUS_SUCCESS;
  993. if (vdev->opmode == wlan_op_mode_ap)
  994. dp_mlo_mcast_deinit(soc, vdev);
  995. dp_tx_put_bank_profile(be_soc, be_vdev);
  996. dp_clr_mlo_ptnr_list(soc, vdev);
  997. return QDF_STATUS_SUCCESS;
  998. }
  999. #ifdef WLAN_SUPPORT_PPEDS
  1000. static void dp_soc_txrx_peer_setup_be(struct dp_soc *soc, uint8_t vdev_id,
  1001. uint8_t *peer_mac)
  1002. {
  1003. struct dp_vdev_be *be_vdev;
  1004. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  1005. struct dp_soc_be *be_soc;
  1006. struct cdp_ds_vp_params vp_params = {0};
  1007. struct cdp_soc_t *cdp_soc;
  1008. enum wlan_op_mode vdev_opmode;
  1009. struct dp_peer *peer;
  1010. struct dp_peer *tgt_peer = NULL;
  1011. struct dp_soc *tgt_soc = NULL;
  1012. peer = dp_peer_find_hash_find(soc, peer_mac, 0, vdev_id, DP_MOD_ID_CDP);
  1013. if (!peer)
  1014. return;
  1015. vdev_opmode = peer->vdev->opmode;
  1016. if (vdev_opmode != wlan_op_mode_ap &&
  1017. vdev_opmode != wlan_op_mode_sta) {
  1018. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  1019. return;
  1020. }
  1021. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  1022. tgt_soc = tgt_peer->vdev->pdev->soc;
  1023. be_soc = dp_get_be_soc_from_dp_soc(tgt_soc);
  1024. cdp_soc = &tgt_soc->cdp_soc;
  1025. be_vdev = dp_get_be_vdev_from_dp_vdev(tgt_peer->vdev);
  1026. if (!be_vdev) {
  1027. qdf_err("BE vap is null");
  1028. qdf_status = QDF_STATUS_E_NULL_VALUE;
  1029. goto fail;
  1030. }
  1031. /*
  1032. * Extract the VP profile from the VAP
  1033. */
  1034. if (!cdp_soc->ol_ops->get_ppeds_profile_info_for_vap) {
  1035. dp_err("%pK: Register get ppeds profile info first", cdp_soc);
  1036. qdf_status = QDF_STATUS_E_NULL_VALUE;
  1037. goto fail;
  1038. }
  1039. /*
  1040. * Check if PPE DS routing is enabled on the associated vap.
  1041. */
  1042. qdf_status =
  1043. cdp_soc->ol_ops->get_ppeds_profile_info_for_vap(tgt_soc->ctrl_psoc,
  1044. tgt_peer->vdev->vdev_id,
  1045. &vp_params);
  1046. if (qdf_status == QDF_STATUS_E_NULL_VALUE) {
  1047. dp_err("%pK: Could not find ppeds profile info vdev", be_vdev);
  1048. qdf_status = QDF_STATUS_E_NULL_VALUE;
  1049. goto fail;
  1050. }
  1051. if (vp_params.ppe_vp_type == PPE_VP_USER_TYPE_DS) {
  1052. qdf_status = dp_peer_setup_ppeds_be(tgt_soc, tgt_peer, be_vdev,
  1053. (void *)&be_soc->ppe_vp_profile[vp_params.ppe_vp_profile_idx]);
  1054. }
  1055. fail:
  1056. dp_peer_unref_delete(peer, DP_MOD_ID_CDP);
  1057. if (!QDF_IS_STATUS_SUCCESS(qdf_status)) {
  1058. dp_err("Unable to do ppeds peer setup");
  1059. qdf_assert_always(0);
  1060. }
  1061. }
  1062. #else
  1063. static inline
  1064. void dp_soc_txrx_peer_setup_be(struct dp_soc *soc, uint8_t vdev_id,
  1065. uint8_t *peer_mac)
  1066. {
  1067. }
  1068. #endif
  1069. static QDF_STATUS dp_peer_setup_be(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  1070. uint8_t *peer_mac,
  1071. struct cdp_peer_setup_info *setup_info)
  1072. {
  1073. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  1074. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  1075. qdf_status = dp_peer_setup_wifi3(soc_hdl, vdev_id, peer_mac,
  1076. setup_info);
  1077. if (!QDF_IS_STATUS_SUCCESS(qdf_status)) {
  1078. dp_err("Unable to dp peer setup");
  1079. return qdf_status;
  1080. }
  1081. dp_soc_txrx_peer_setup_be(soc, vdev_id, peer_mac);
  1082. return QDF_STATUS_SUCCESS;
  1083. }
  1084. qdf_size_t dp_get_soc_context_size_be(void)
  1085. {
  1086. return sizeof(struct dp_soc_be);
  1087. }
  1088. #ifdef CONFIG_WORD_BASED_TLV
  1089. /**
  1090. * dp_rxdma_ring_wmask_cfg_be() - Setup RXDMA ring word mask config
  1091. * @soc: Common DP soc handle
  1092. * @htt_tlv_filter: Rx SRNG TLV and filter setting
  1093. *
  1094. * Return: none
  1095. */
  1096. static inline void
  1097. dp_rxdma_ring_wmask_cfg_be(struct dp_soc *soc,
  1098. struct htt_rx_ring_tlv_filter *htt_tlv_filter)
  1099. {
  1100. htt_tlv_filter->rx_msdu_end_wmask =
  1101. hal_rx_msdu_end_wmask_get(soc->hal_soc);
  1102. htt_tlv_filter->rx_mpdu_start_wmask =
  1103. hal_rx_mpdu_start_wmask_get(soc->hal_soc);
  1104. }
  1105. #else
  1106. static inline void
  1107. dp_rxdma_ring_wmask_cfg_be(struct dp_soc *soc,
  1108. struct htt_rx_ring_tlv_filter *htt_tlv_filter)
  1109. {
  1110. }
  1111. #endif
  1112. #ifdef WLAN_SUPPORT_PPEDS
  1113. static
  1114. void dp_free_ppeds_interrupts(struct dp_soc *soc, struct dp_srng *srng,
  1115. int ring_type, int ring_num)
  1116. {
  1117. if (srng->irq >= 0) {
  1118. qdf_dev_clear_irq_status_flags(srng->irq, IRQ_DISABLE_UNLAZY);
  1119. if (ring_type == WBM2SW_RELEASE &&
  1120. ring_num == WBM2_SW_PPE_REL_RING_ID)
  1121. pld_pfrm_free_irq(soc->osdev->dev, srng->irq, soc);
  1122. else if (ring_type == REO2PPE || ring_type == PPE2TCL)
  1123. pld_pfrm_free_irq(soc->osdev->dev, srng->irq,
  1124. dp_get_ppe_ds_ctxt(soc));
  1125. }
  1126. }
  1127. static
  1128. int dp_register_ppeds_interrupts(struct dp_soc *soc, struct dp_srng *srng,
  1129. int vector, int ring_type, int ring_num)
  1130. {
  1131. int irq = -1, ret = 0;
  1132. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1133. int pci_slot = pld_get_pci_slot(soc->osdev->dev);
  1134. srng->irq = -1;
  1135. irq = pld_get_msi_irq(soc->osdev->dev, vector);
  1136. qdf_dev_set_irq_status_flags(irq, IRQ_DISABLE_UNLAZY);
  1137. if (ring_type == WBM2SW_RELEASE &&
  1138. ring_num == WBM2_SW_PPE_REL_RING_ID) {
  1139. snprintf(be_soc->irq_name[2], DP_PPE_INTR_STRNG_LEN,
  1140. "pci%d_ppe_wbm_rel", pci_slot);
  1141. ret = pld_pfrm_request_irq(soc->osdev->dev, irq,
  1142. dp_ppeds_handle_tx_comp,
  1143. IRQF_SHARED | IRQF_NO_SUSPEND,
  1144. be_soc->irq_name[2], (void *)soc);
  1145. if (ret)
  1146. goto fail;
  1147. } else if (ring_type == REO2PPE && be_soc->ppeds_int_mode_enabled) {
  1148. snprintf(be_soc->irq_name[0], DP_PPE_INTR_STRNG_LEN,
  1149. "pci%d_reo2ppe", pci_slot);
  1150. ret = pld_pfrm_request_irq(soc->osdev->dev, irq,
  1151. dp_ppe_ds_reo2ppe_irq_handler,
  1152. IRQF_SHARED | IRQF_NO_SUSPEND,
  1153. be_soc->irq_name[0],
  1154. dp_get_ppe_ds_ctxt(soc));
  1155. if (ret)
  1156. goto fail;
  1157. } else if (ring_type == PPE2TCL && be_soc->ppeds_int_mode_enabled) {
  1158. snprintf(be_soc->irq_name[1], DP_PPE_INTR_STRNG_LEN,
  1159. "pci%d_ppe2tcl", pci_slot);
  1160. ret = pld_pfrm_request_irq(soc->osdev->dev, irq,
  1161. dp_ppe_ds_ppe2tcl_irq_handler,
  1162. IRQF_NO_SUSPEND,
  1163. be_soc->irq_name[1],
  1164. dp_get_ppe_ds_ctxt(soc));
  1165. if (ret)
  1166. goto fail;
  1167. pld_pfrm_disable_irq_nosync(soc->osdev->dev, irq);
  1168. } else {
  1169. return 0;
  1170. }
  1171. srng->irq = irq;
  1172. dp_info("Registered irq %d for soc %pK ring type %d",
  1173. irq, soc, ring_type);
  1174. return 0;
  1175. fail:
  1176. dp_err("Unable to config irq : ring type %d irq %d vector %d",
  1177. ring_type, irq, vector);
  1178. qdf_dev_clear_irq_status_flags(irq, IRQ_DISABLE_UNLAZY);
  1179. return ret;
  1180. }
  1181. void dp_ppeds_disable_irq(struct dp_soc *soc, struct dp_srng *srng)
  1182. {
  1183. if (srng->irq >= 0)
  1184. pld_pfrm_disable_irq_nosync(soc->osdev->dev, srng->irq);
  1185. }
  1186. void dp_ppeds_enable_irq(struct dp_soc *soc, struct dp_srng *srng)
  1187. {
  1188. if (srng->irq >= 0)
  1189. pld_pfrm_enable_irq(soc->osdev->dev, srng->irq);
  1190. }
  1191. #endif
  1192. #ifdef NO_RX_PKT_HDR_TLV
  1193. /**
  1194. * dp_rxdma_ring_sel_cfg_be() - Setup RXDMA ring config
  1195. * @soc: Common DP soc handle
  1196. *
  1197. * Return: QDF_STATUS
  1198. */
  1199. static QDF_STATUS
  1200. dp_rxdma_ring_sel_cfg_be(struct dp_soc *soc)
  1201. {
  1202. int i;
  1203. int mac_id;
  1204. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  1205. struct dp_srng *rx_mac_srng;
  1206. QDF_STATUS status = QDF_STATUS_SUCCESS;
  1207. /*
  1208. * In Beryllium chipset msdu_start, mpdu_end
  1209. * and rx_attn are part of msdu_end/mpdu_start
  1210. */
  1211. htt_tlv_filter.msdu_start = 0;
  1212. htt_tlv_filter.mpdu_end = 0;
  1213. htt_tlv_filter.attention = 0;
  1214. htt_tlv_filter.mpdu_start = 1;
  1215. htt_tlv_filter.msdu_end = 1;
  1216. htt_tlv_filter.packet = 1;
  1217. htt_tlv_filter.packet_header = 0;
  1218. htt_tlv_filter.ppdu_start = 0;
  1219. htt_tlv_filter.ppdu_end = 0;
  1220. htt_tlv_filter.ppdu_end_user_stats = 0;
  1221. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  1222. htt_tlv_filter.ppdu_end_status_done = 0;
  1223. htt_tlv_filter.enable_fp = 1;
  1224. htt_tlv_filter.enable_md = 0;
  1225. htt_tlv_filter.enable_md = 0;
  1226. htt_tlv_filter.enable_mo = 0;
  1227. htt_tlv_filter.fp_mgmt_filter = 0;
  1228. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_BA_REQ;
  1229. htt_tlv_filter.fp_data_filter = (FILTER_DATA_UCAST |
  1230. FILTER_DATA_DATA);
  1231. htt_tlv_filter.fp_data_filter |=
  1232. hal_rx_en_mcast_fp_data_filter(soc->hal_soc) ?
  1233. FILTER_DATA_MCAST : 0;
  1234. htt_tlv_filter.mo_mgmt_filter = 0;
  1235. htt_tlv_filter.mo_ctrl_filter = 0;
  1236. htt_tlv_filter.mo_data_filter = 0;
  1237. htt_tlv_filter.md_data_filter = 0;
  1238. htt_tlv_filter.offset_valid = true;
  1239. /* Not subscribing to mpdu_end, msdu_start and rx_attn */
  1240. htt_tlv_filter.rx_mpdu_end_offset = 0;
  1241. htt_tlv_filter.rx_msdu_start_offset = 0;
  1242. htt_tlv_filter.rx_attn_offset = 0;
  1243. /*
  1244. * For monitor mode, the packet hdr tlv is enabled later during
  1245. * filter update
  1246. */
  1247. if (soc->cdp_soc.ol_ops->get_con_mode &&
  1248. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE)
  1249. htt_tlv_filter.rx_packet_offset = soc->rx_mon_pkt_tlv_size;
  1250. else
  1251. htt_tlv_filter.rx_packet_offset = soc->rx_pkt_tlv_size;
  1252. /*Not subscribing rx_pkt_header*/
  1253. htt_tlv_filter.rx_header_offset = 0;
  1254. htt_tlv_filter.rx_mpdu_start_offset =
  1255. hal_rx_mpdu_start_offset_get(soc->hal_soc);
  1256. htt_tlv_filter.rx_msdu_end_offset =
  1257. hal_rx_msdu_end_offset_get(soc->hal_soc);
  1258. dp_rxdma_ring_wmask_cfg_be(soc, &htt_tlv_filter);
  1259. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1260. struct dp_pdev *pdev = soc->pdev_list[i];
  1261. if (!pdev)
  1262. continue;
  1263. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1264. int mac_for_pdev =
  1265. dp_get_mac_id_for_pdev(mac_id, pdev->pdev_id);
  1266. /*
  1267. * Obtain lmac id from pdev to access the LMAC ring
  1268. * in soc context
  1269. */
  1270. int lmac_id =
  1271. dp_get_lmac_id_for_pdev_id(soc, mac_id,
  1272. pdev->pdev_id);
  1273. rx_mac_srng = dp_get_rxdma_ring(pdev, lmac_id);
  1274. if (!rx_mac_srng->hal_srng)
  1275. continue;
  1276. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  1277. rx_mac_srng->hal_srng,
  1278. RXDMA_BUF, RX_DATA_BUFFER_SIZE,
  1279. &htt_tlv_filter);
  1280. }
  1281. }
  1282. return status;
  1283. }
  1284. #else
  1285. /**
  1286. * dp_rxdma_ring_sel_cfg_be() - Setup RXDMA ring config
  1287. * @soc: Common DP soc handle
  1288. *
  1289. * Return: QDF_STATUS
  1290. */
  1291. static QDF_STATUS
  1292. dp_rxdma_ring_sel_cfg_be(struct dp_soc *soc)
  1293. {
  1294. int i;
  1295. int mac_id;
  1296. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  1297. struct dp_srng *rx_mac_srng;
  1298. QDF_STATUS status = QDF_STATUS_SUCCESS;
  1299. /*
  1300. * In Beryllium chipset msdu_start, mpdu_end
  1301. * and rx_attn are part of msdu_end/mpdu_start
  1302. */
  1303. htt_tlv_filter.msdu_start = 0;
  1304. htt_tlv_filter.mpdu_end = 0;
  1305. htt_tlv_filter.attention = 0;
  1306. htt_tlv_filter.mpdu_start = 1;
  1307. htt_tlv_filter.msdu_end = 1;
  1308. htt_tlv_filter.packet = 1;
  1309. htt_tlv_filter.packet_header = 1;
  1310. htt_tlv_filter.ppdu_start = 0;
  1311. htt_tlv_filter.ppdu_end = 0;
  1312. htt_tlv_filter.ppdu_end_user_stats = 0;
  1313. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  1314. htt_tlv_filter.ppdu_end_status_done = 0;
  1315. htt_tlv_filter.enable_fp = 1;
  1316. htt_tlv_filter.enable_md = 0;
  1317. htt_tlv_filter.enable_md = 0;
  1318. htt_tlv_filter.enable_mo = 0;
  1319. htt_tlv_filter.fp_mgmt_filter = 0;
  1320. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_BA_REQ;
  1321. htt_tlv_filter.fp_data_filter = (FILTER_DATA_UCAST |
  1322. FILTER_DATA_DATA);
  1323. htt_tlv_filter.fp_data_filter |=
  1324. hal_rx_en_mcast_fp_data_filter(soc->hal_soc) ?
  1325. FILTER_DATA_MCAST : 0;
  1326. htt_tlv_filter.mo_mgmt_filter = 0;
  1327. htt_tlv_filter.mo_ctrl_filter = 0;
  1328. htt_tlv_filter.mo_data_filter = 0;
  1329. htt_tlv_filter.md_data_filter = 0;
  1330. htt_tlv_filter.offset_valid = true;
  1331. /* Not subscribing to mpdu_end, msdu_start and rx_attn */
  1332. htt_tlv_filter.rx_mpdu_end_offset = 0;
  1333. htt_tlv_filter.rx_msdu_start_offset = 0;
  1334. htt_tlv_filter.rx_attn_offset = 0;
  1335. /*
  1336. * For monitor mode, the packet hdr tlv is enabled later during
  1337. * filter update
  1338. */
  1339. if (soc->cdp_soc.ol_ops->get_con_mode &&
  1340. soc->cdp_soc.ol_ops->get_con_mode() == QDF_GLOBAL_MONITOR_MODE)
  1341. htt_tlv_filter.rx_packet_offset = soc->rx_mon_pkt_tlv_size;
  1342. else
  1343. htt_tlv_filter.rx_packet_offset = soc->rx_pkt_tlv_size;
  1344. htt_tlv_filter.rx_header_offset =
  1345. hal_rx_pkt_tlv_offset_get(soc->hal_soc);
  1346. htt_tlv_filter.rx_mpdu_start_offset =
  1347. hal_rx_mpdu_start_offset_get(soc->hal_soc);
  1348. htt_tlv_filter.rx_msdu_end_offset =
  1349. hal_rx_msdu_end_offset_get(soc->hal_soc);
  1350. dp_info("TLV subscription\n"
  1351. "msdu_start %d, mpdu_end %d, attention %d"
  1352. "mpdu_start %d, msdu_end %d, pkt_hdr %d, pkt %d\n"
  1353. "TLV offsets\n"
  1354. "msdu_start %d, mpdu_end %d, attention %d"
  1355. "mpdu_start %d, msdu_end %d, pkt_hdr %d, pkt %d\n",
  1356. htt_tlv_filter.msdu_start,
  1357. htt_tlv_filter.mpdu_end,
  1358. htt_tlv_filter.attention,
  1359. htt_tlv_filter.mpdu_start,
  1360. htt_tlv_filter.msdu_end,
  1361. htt_tlv_filter.packet_header,
  1362. htt_tlv_filter.packet,
  1363. htt_tlv_filter.rx_msdu_start_offset,
  1364. htt_tlv_filter.rx_mpdu_end_offset,
  1365. htt_tlv_filter.rx_attn_offset,
  1366. htt_tlv_filter.rx_mpdu_start_offset,
  1367. htt_tlv_filter.rx_msdu_end_offset,
  1368. htt_tlv_filter.rx_header_offset,
  1369. htt_tlv_filter.rx_packet_offset);
  1370. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1371. struct dp_pdev *pdev = soc->pdev_list[i];
  1372. if (!pdev)
  1373. continue;
  1374. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1375. int mac_for_pdev =
  1376. dp_get_mac_id_for_pdev(mac_id, pdev->pdev_id);
  1377. /*
  1378. * Obtain lmac id from pdev to access the LMAC ring
  1379. * in soc context
  1380. */
  1381. int lmac_id =
  1382. dp_get_lmac_id_for_pdev_id(soc, mac_id,
  1383. pdev->pdev_id);
  1384. rx_mac_srng = dp_get_rxdma_ring(pdev, lmac_id);
  1385. if (!rx_mac_srng->hal_srng)
  1386. continue;
  1387. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  1388. rx_mac_srng->hal_srng,
  1389. RXDMA_BUF, RX_DATA_BUFFER_SIZE,
  1390. &htt_tlv_filter);
  1391. }
  1392. }
  1393. return status;
  1394. }
  1395. #endif
  1396. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1397. /**
  1398. * dp_service_near_full_srngs_be() - Main bottom half callback for the
  1399. * near-full IRQs.
  1400. * @soc: Datapath SoC handle
  1401. * @int_ctx: Interrupt context
  1402. * @dp_budget: Budget of the work that can be done in the bottom half
  1403. *
  1404. * Return: work done in the handler
  1405. */
  1406. static uint32_t
  1407. dp_service_near_full_srngs_be(struct dp_soc *soc, struct dp_intr *int_ctx,
  1408. uint32_t dp_budget)
  1409. {
  1410. int ring = 0;
  1411. int budget = dp_budget;
  1412. uint32_t work_done = 0;
  1413. uint32_t remaining_quota = dp_budget;
  1414. struct dp_intr_stats *intr_stats = &int_ctx->intr_stats;
  1415. int tx_ring_near_full_mask = int_ctx->tx_ring_near_full_mask;
  1416. int rx_near_full_grp_1_mask = int_ctx->rx_near_full_grp_1_mask;
  1417. int rx_near_full_grp_2_mask = int_ctx->rx_near_full_grp_2_mask;
  1418. int rx_near_full_mask = rx_near_full_grp_1_mask |
  1419. rx_near_full_grp_2_mask;
  1420. dp_verbose_debug("rx_ring_near_full 0x%x tx_ring_near_full 0x%x",
  1421. rx_near_full_mask,
  1422. tx_ring_near_full_mask);
  1423. if (rx_near_full_mask) {
  1424. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1425. if (!(rx_near_full_mask & (1 << ring)))
  1426. continue;
  1427. work_done = dp_rx_nf_process(int_ctx,
  1428. soc->reo_dest_ring[ring].hal_srng,
  1429. ring, remaining_quota);
  1430. if (work_done) {
  1431. intr_stats->num_rx_ring_near_full_masks[ring]++;
  1432. dp_verbose_debug("rx NF mask 0x%x ring %d, work_done %d budget %d",
  1433. rx_near_full_mask, ring,
  1434. work_done,
  1435. budget);
  1436. budget -= work_done;
  1437. if (budget <= 0)
  1438. goto budget_done;
  1439. remaining_quota = budget;
  1440. }
  1441. }
  1442. }
  1443. if (tx_ring_near_full_mask) {
  1444. for (ring = 0; ring < soc->num_tcl_data_rings; ring++) {
  1445. if (!(tx_ring_near_full_mask & (1 << ring)))
  1446. continue;
  1447. work_done = dp_tx_comp_nf_handler(int_ctx, soc,
  1448. soc->tx_comp_ring[ring].hal_srng,
  1449. ring, remaining_quota);
  1450. if (work_done) {
  1451. intr_stats->num_tx_comp_ring_near_full_masks[ring]++;
  1452. dp_verbose_debug("tx NF mask 0x%x ring %d, work_done %d budget %d",
  1453. tx_ring_near_full_mask, ring,
  1454. work_done, budget);
  1455. budget -= work_done;
  1456. if (budget <= 0)
  1457. break;
  1458. remaining_quota = budget;
  1459. }
  1460. }
  1461. }
  1462. intr_stats->num_near_full_masks++;
  1463. budget_done:
  1464. return dp_budget - budget;
  1465. }
  1466. /**
  1467. * dp_srng_test_and_update_nf_params_be() - Check if the srng is in near full
  1468. * state and set the reap_limit appropriately
  1469. * as per the near full state
  1470. * @soc: Datapath soc handle
  1471. * @dp_srng: Datapath handle for SRNG
  1472. * @max_reap_limit: [Output Buffer] Buffer to set the max reap limit as per
  1473. * the srng near-full state
  1474. *
  1475. * Return: 1, if the srng is in near-full state
  1476. * 0, if the srng is not in near-full state
  1477. */
  1478. static int
  1479. dp_srng_test_and_update_nf_params_be(struct dp_soc *soc,
  1480. struct dp_srng *dp_srng,
  1481. int *max_reap_limit)
  1482. {
  1483. return _dp_srng_test_and_update_nf_params(soc, dp_srng, max_reap_limit);
  1484. }
  1485. /**
  1486. * dp_init_near_full_arch_ops_be() - Initialize the arch ops handler for the
  1487. * near full IRQ handling operations.
  1488. * @arch_ops: arch ops handle
  1489. *
  1490. * Return: none
  1491. */
  1492. static inline void
  1493. dp_init_near_full_arch_ops_be(struct dp_arch_ops *arch_ops)
  1494. {
  1495. arch_ops->dp_service_near_full_srngs = dp_service_near_full_srngs_be;
  1496. arch_ops->dp_srng_test_and_update_nf_params =
  1497. dp_srng_test_and_update_nf_params_be;
  1498. }
  1499. #else
  1500. static inline void
  1501. dp_init_near_full_arch_ops_be(struct dp_arch_ops *arch_ops)
  1502. {
  1503. }
  1504. #endif
  1505. static inline
  1506. QDF_STATUS dp_srng_init_be(struct dp_soc *soc, struct dp_srng *srng,
  1507. int ring_type, int ring_num, int mac_id)
  1508. {
  1509. return dp_srng_init_idx(soc, srng, ring_type, ring_num, mac_id, 0);
  1510. }
  1511. #ifdef WLAN_SUPPORT_PPEDS
  1512. static void dp_soc_ppeds_srng_deinit(struct dp_soc *soc)
  1513. {
  1514. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1515. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1516. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1517. if (!be_soc->ppeds_handle)
  1518. return;
  1519. dp_srng_deinit(soc, &be_soc->ppe2tcl_ring, PPE2TCL, 0);
  1520. wlan_minidump_remove(be_soc->ppe2tcl_ring.base_vaddr_unaligned,
  1521. be_soc->ppe2tcl_ring.alloc_size,
  1522. soc->ctrl_psoc,
  1523. WLAN_MD_DP_SRNG_PPE2TCL,
  1524. "ppe2tcl_ring");
  1525. dp_srng_deinit(soc, &be_soc->reo2ppe_ring, REO2PPE, 0);
  1526. wlan_minidump_remove(be_soc->reo2ppe_ring.base_vaddr_unaligned,
  1527. be_soc->reo2ppe_ring.alloc_size,
  1528. soc->ctrl_psoc,
  1529. WLAN_MD_DP_SRNG_REO2PPE,
  1530. "reo2ppe_ring");
  1531. dp_srng_deinit(soc, &be_soc->ppeds_wbm_release_ring, WBM2SW_RELEASE,
  1532. WBM2_SW_PPE_REL_RING_ID);
  1533. wlan_minidump_remove(be_soc->ppeds_wbm_release_ring.base_vaddr_unaligned,
  1534. be_soc->ppeds_wbm_release_ring.alloc_size,
  1535. soc->ctrl_psoc,
  1536. WLAN_MD_DP_SRNG_PPE_WBM2SW_RELEASE,
  1537. "ppeds_wbm_release_ring");
  1538. }
  1539. static void dp_soc_ppeds_srng_free(struct dp_soc *soc)
  1540. {
  1541. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1542. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1543. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1544. dp_srng_free(soc, &be_soc->ppeds_wbm_release_ring);
  1545. dp_srng_free(soc, &be_soc->ppe2tcl_ring);
  1546. dp_srng_free(soc, &be_soc->reo2ppe_ring);
  1547. }
  1548. static QDF_STATUS dp_soc_ppeds_srng_alloc(struct dp_soc *soc)
  1549. {
  1550. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1551. uint32_t entries;
  1552. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1553. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1554. if (!be_soc->ppeds_handle)
  1555. return QDF_STATUS_SUCCESS;
  1556. entries = wlan_cfg_get_dp_soc_reo2ppe_ring_size(soc_cfg_ctx);
  1557. if (dp_srng_alloc(soc, &be_soc->reo2ppe_ring, REO2PPE,
  1558. entries, 0)) {
  1559. dp_err("%pK: dp_srng_alloc failed for reo2ppe", soc);
  1560. goto fail;
  1561. }
  1562. entries = wlan_cfg_get_dp_soc_ppe2tcl_ring_size(soc_cfg_ctx);
  1563. if (dp_srng_alloc(soc, &be_soc->ppe2tcl_ring, PPE2TCL,
  1564. entries, 0)) {
  1565. dp_err("%pK: dp_srng_alloc failed for ppe2tcl_ring", soc);
  1566. goto fail;
  1567. }
  1568. entries = wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  1569. if (dp_srng_alloc(soc, &be_soc->ppeds_wbm_release_ring, WBM2SW_RELEASE,
  1570. entries, 1)) {
  1571. dp_err("%pK: dp_srng_alloc failed for ppeds_wbm_release_ring",
  1572. soc);
  1573. goto fail;
  1574. }
  1575. return QDF_STATUS_SUCCESS;
  1576. fail:
  1577. dp_soc_ppeds_srng_free(soc);
  1578. return QDF_STATUS_E_NOMEM;
  1579. }
  1580. static QDF_STATUS dp_soc_ppeds_srng_init(struct dp_soc *soc)
  1581. {
  1582. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1583. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1584. hal_soc_handle_t hal_soc = soc->hal_soc;
  1585. struct dp_ppe_ds_idxs idx = {0};
  1586. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1587. if (!be_soc->ppeds_handle)
  1588. return QDF_STATUS_SUCCESS;
  1589. if (dp_ppeds_register_soc_be(be_soc, &idx)) {
  1590. dp_err("%pK: ppeds registration failed", soc);
  1591. goto fail;
  1592. }
  1593. if (dp_srng_init_idx(soc, &be_soc->reo2ppe_ring, REO2PPE, 0, 0,
  1594. idx.reo2ppe_start_idx)) {
  1595. dp_err("%pK: dp_srng_init failed for reo2ppe", soc);
  1596. goto fail;
  1597. }
  1598. wlan_minidump_log(be_soc->reo2ppe_ring.base_vaddr_unaligned,
  1599. be_soc->reo2ppe_ring.alloc_size,
  1600. soc->ctrl_psoc,
  1601. WLAN_MD_DP_SRNG_REO2PPE,
  1602. "reo2ppe_ring");
  1603. hal_reo_config_reo2ppe_dest_info(hal_soc);
  1604. if (dp_srng_init_idx(soc, &be_soc->ppe2tcl_ring, PPE2TCL, 0, 0,
  1605. idx.ppe2tcl_start_idx)) {
  1606. dp_err("%pK: dp_srng_init failed for ppe2tcl_ring", soc);
  1607. goto fail;
  1608. }
  1609. wlan_minidump_log(be_soc->ppe2tcl_ring.base_vaddr_unaligned,
  1610. be_soc->ppe2tcl_ring.alloc_size,
  1611. soc->ctrl_psoc,
  1612. WLAN_MD_DP_SRNG_PPE2TCL,
  1613. "ppe2tcl_ring");
  1614. hal_tx_config_rbm_mapping_be(soc->hal_soc,
  1615. be_soc->ppe2tcl_ring.hal_srng,
  1616. WBM2_SW_PPE_REL_MAP_ID);
  1617. if (dp_srng_init(soc, &be_soc->ppeds_wbm_release_ring, WBM2SW_RELEASE,
  1618. WBM2_SW_PPE_REL_RING_ID, 0)) {
  1619. dp_err("%pK: dp_srng_init failed for ppeds_wbm_release_ring",
  1620. soc);
  1621. goto fail;
  1622. }
  1623. wlan_minidump_log(be_soc->ppeds_wbm_release_ring.base_vaddr_unaligned,
  1624. be_soc->ppeds_wbm_release_ring.alloc_size,
  1625. soc->ctrl_psoc, WLAN_MD_DP_SRNG_PPE_WBM2SW_RELEASE,
  1626. "ppeds_wbm_release_ring");
  1627. return QDF_STATUS_SUCCESS;
  1628. fail:
  1629. dp_soc_ppeds_srng_deinit(soc);
  1630. return QDF_STATUS_E_NOMEM;
  1631. }
  1632. #else
  1633. static void dp_soc_ppeds_srng_deinit(struct dp_soc *soc)
  1634. {
  1635. }
  1636. static void dp_soc_ppeds_srng_free(struct dp_soc *soc)
  1637. {
  1638. }
  1639. static QDF_STATUS dp_soc_ppeds_srng_alloc(struct dp_soc *soc)
  1640. {
  1641. return QDF_STATUS_SUCCESS;
  1642. }
  1643. static QDF_STATUS dp_soc_ppeds_srng_init(struct dp_soc *soc)
  1644. {
  1645. return QDF_STATUS_SUCCESS;
  1646. }
  1647. #endif
  1648. static void dp_soc_srng_deinit_be(struct dp_soc *soc)
  1649. {
  1650. uint32_t i;
  1651. dp_soc_ppeds_srng_deinit(soc);
  1652. if (soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  1653. for (i = 0; i < soc->num_rx_refill_buf_rings; i++) {
  1654. dp_srng_deinit(soc, &soc->rx_refill_buf_ring[i],
  1655. RXDMA_BUF, 0);
  1656. }
  1657. }
  1658. }
  1659. static void dp_soc_srng_free_be(struct dp_soc *soc)
  1660. {
  1661. uint32_t i;
  1662. dp_soc_ppeds_srng_free(soc);
  1663. if (soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  1664. for (i = 0; i < soc->num_rx_refill_buf_rings; i++)
  1665. dp_srng_free(soc, &soc->rx_refill_buf_ring[i]);
  1666. }
  1667. }
  1668. static QDF_STATUS dp_soc_srng_alloc_be(struct dp_soc *soc)
  1669. {
  1670. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1671. uint32_t ring_size;
  1672. uint32_t i;
  1673. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1674. ring_size = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  1675. if (soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  1676. for (i = 0; i < soc->num_rx_refill_buf_rings; i++) {
  1677. if (dp_srng_alloc(soc, &soc->rx_refill_buf_ring[i],
  1678. RXDMA_BUF, ring_size, 0)) {
  1679. dp_err("%pK: dp_srng_alloc failed refill ring",
  1680. soc);
  1681. goto fail;
  1682. }
  1683. }
  1684. }
  1685. if (dp_soc_ppeds_srng_alloc(soc)) {
  1686. dp_err("%pK: ppe rings alloc failed",
  1687. soc);
  1688. goto fail;
  1689. }
  1690. return QDF_STATUS_SUCCESS;
  1691. fail:
  1692. dp_soc_srng_free_be(soc);
  1693. return QDF_STATUS_E_NOMEM;
  1694. }
  1695. static QDF_STATUS dp_soc_srng_init_be(struct dp_soc *soc)
  1696. {
  1697. int i = 0;
  1698. if (soc->features.dmac_cmn_src_rxbuf_ring_enabled) {
  1699. for (i = 0; i < soc->num_rx_refill_buf_rings; i++) {
  1700. if (dp_srng_init(soc, &soc->rx_refill_buf_ring[i],
  1701. RXDMA_BUF, 0, 0)) {
  1702. dp_err("%pK: dp_srng_init failed refill ring",
  1703. soc);
  1704. goto fail;
  1705. }
  1706. }
  1707. }
  1708. if (dp_soc_ppeds_srng_init(soc)) {
  1709. dp_err("%pK: ppe ds rings init failed",
  1710. soc);
  1711. goto fail;
  1712. }
  1713. return QDF_STATUS_SUCCESS;
  1714. fail:
  1715. dp_soc_srng_deinit_be(soc);
  1716. return QDF_STATUS_E_NOMEM;
  1717. }
  1718. #ifdef WLAN_FEATURE_11BE_MLO
  1719. static inline unsigned
  1720. dp_mlo_peer_find_hash_index(dp_mld_peer_hash_obj_t mld_hash_obj,
  1721. union dp_align_mac_addr *mac_addr)
  1722. {
  1723. uint32_t index;
  1724. index =
  1725. mac_addr->align2.bytes_ab ^
  1726. mac_addr->align2.bytes_cd ^
  1727. mac_addr->align2.bytes_ef;
  1728. index ^= index >> mld_hash_obj->mld_peer_hash.idx_bits;
  1729. index &= mld_hash_obj->mld_peer_hash.mask;
  1730. return index;
  1731. }
  1732. QDF_STATUS
  1733. dp_mlo_peer_find_hash_attach_be(dp_mld_peer_hash_obj_t mld_hash_obj,
  1734. int hash_elems)
  1735. {
  1736. int i, log2;
  1737. if (!mld_hash_obj)
  1738. return QDF_STATUS_E_FAILURE;
  1739. hash_elems *= DP_PEER_HASH_LOAD_MULT;
  1740. hash_elems >>= DP_PEER_HASH_LOAD_SHIFT;
  1741. log2 = dp_log2_ceil(hash_elems);
  1742. hash_elems = 1 << log2;
  1743. mld_hash_obj->mld_peer_hash.mask = hash_elems - 1;
  1744. mld_hash_obj->mld_peer_hash.idx_bits = log2;
  1745. /* allocate an array of TAILQ peer object lists */
  1746. mld_hash_obj->mld_peer_hash.bins = qdf_mem_malloc(
  1747. hash_elems * sizeof(TAILQ_HEAD(anonymous_tail_q, dp_peer)));
  1748. if (!mld_hash_obj->mld_peer_hash.bins)
  1749. return QDF_STATUS_E_NOMEM;
  1750. for (i = 0; i < hash_elems; i++)
  1751. TAILQ_INIT(&mld_hash_obj->mld_peer_hash.bins[i]);
  1752. qdf_spinlock_create(&mld_hash_obj->mld_peer_hash_lock);
  1753. return QDF_STATUS_SUCCESS;
  1754. }
  1755. void
  1756. dp_mlo_peer_find_hash_detach_be(dp_mld_peer_hash_obj_t mld_hash_obj)
  1757. {
  1758. if (!mld_hash_obj)
  1759. return;
  1760. if (mld_hash_obj->mld_peer_hash.bins) {
  1761. qdf_mem_free(mld_hash_obj->mld_peer_hash.bins);
  1762. mld_hash_obj->mld_peer_hash.bins = NULL;
  1763. qdf_spinlock_destroy(&mld_hash_obj->mld_peer_hash_lock);
  1764. }
  1765. }
  1766. #ifdef WLAN_MLO_MULTI_CHIP
  1767. static QDF_STATUS dp_mlo_peer_find_hash_attach_wrapper(struct dp_soc *soc)
  1768. {
  1769. /* In case of MULTI chip MLO peer hash table when MLO global object
  1770. * is created, avoid from SOC attach path
  1771. */
  1772. return QDF_STATUS_SUCCESS;
  1773. }
  1774. static void dp_mlo_peer_find_hash_detach_wrapper(struct dp_soc *soc)
  1775. {
  1776. }
  1777. #else
  1778. static QDF_STATUS dp_mlo_peer_find_hash_attach_wrapper(struct dp_soc *soc)
  1779. {
  1780. dp_mld_peer_hash_obj_t mld_hash_obj;
  1781. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1782. if (!mld_hash_obj)
  1783. return QDF_STATUS_E_FAILURE;
  1784. return dp_mlo_peer_find_hash_attach_be(mld_hash_obj, soc->max_peers);
  1785. }
  1786. static void dp_mlo_peer_find_hash_detach_wrapper(struct dp_soc *soc)
  1787. {
  1788. dp_mld_peer_hash_obj_t mld_hash_obj;
  1789. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1790. if (!mld_hash_obj)
  1791. return;
  1792. return dp_mlo_peer_find_hash_detach_be(mld_hash_obj);
  1793. }
  1794. #endif
  1795. #ifdef QCA_ENHANCED_STATS_SUPPORT
  1796. static uint8_t
  1797. dp_get_hw_link_id_be(struct dp_pdev *pdev)
  1798. {
  1799. struct dp_pdev_be *be_pdev = dp_get_be_pdev_from_dp_pdev(pdev);
  1800. return be_pdev->mlo_link_id;
  1801. }
  1802. #else
  1803. static uint8_t
  1804. dp_get_hw_link_id_be(struct dp_pdev *pdev)
  1805. {
  1806. return 0;
  1807. }
  1808. #endif /* QCA_ENHANCED_STATS_SUPPORT */
  1809. static struct dp_peer *
  1810. dp_mlo_peer_find_hash_find_be(struct dp_soc *soc,
  1811. uint8_t *peer_mac_addr,
  1812. int mac_addr_is_aligned,
  1813. enum dp_mod_id mod_id,
  1814. uint8_t vdev_id)
  1815. {
  1816. union dp_align_mac_addr local_mac_addr_aligned, *mac_addr;
  1817. uint32_t index;
  1818. struct dp_peer *peer;
  1819. struct dp_vdev *vdev;
  1820. dp_mld_peer_hash_obj_t mld_hash_obj;
  1821. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1822. if (!mld_hash_obj)
  1823. return NULL;
  1824. if (!mld_hash_obj->mld_peer_hash.bins)
  1825. return NULL;
  1826. if (mac_addr_is_aligned) {
  1827. mac_addr = (union dp_align_mac_addr *)peer_mac_addr;
  1828. } else {
  1829. qdf_mem_copy(
  1830. &local_mac_addr_aligned.raw[0],
  1831. peer_mac_addr, QDF_MAC_ADDR_SIZE);
  1832. mac_addr = &local_mac_addr_aligned;
  1833. }
  1834. if (vdev_id != DP_VDEV_ALL) {
  1835. vdev = dp_vdev_get_ref_by_id(soc, vdev_id, mod_id);
  1836. if (!vdev) {
  1837. dp_err("vdev is null");
  1838. return NULL;
  1839. }
  1840. } else {
  1841. vdev = NULL;
  1842. }
  1843. /* search mld peer table if no link peer for given mac address */
  1844. index = dp_mlo_peer_find_hash_index(mld_hash_obj, mac_addr);
  1845. qdf_spin_lock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1846. TAILQ_FOREACH(peer, &mld_hash_obj->mld_peer_hash.bins[index],
  1847. hash_list_elem) {
  1848. if (dp_peer_find_mac_addr_cmp(mac_addr, &peer->mac_addr) == 0) {
  1849. if ((vdev_id == DP_VDEV_ALL) || (
  1850. dp_peer_find_mac_addr_cmp(
  1851. &peer->vdev->mld_mac_addr,
  1852. &vdev->mld_mac_addr) == 0)) {
  1853. /* take peer reference before returning */
  1854. if (dp_peer_get_ref(NULL, peer, mod_id) !=
  1855. QDF_STATUS_SUCCESS)
  1856. peer = NULL;
  1857. if (vdev)
  1858. dp_vdev_unref_delete(soc, vdev, mod_id);
  1859. qdf_spin_unlock_bh(
  1860. &mld_hash_obj->mld_peer_hash_lock);
  1861. return peer;
  1862. }
  1863. }
  1864. }
  1865. if (vdev)
  1866. dp_vdev_unref_delete(soc, vdev, mod_id);
  1867. qdf_spin_unlock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1868. return NULL; /* failure */
  1869. }
  1870. static void
  1871. dp_mlo_peer_find_hash_remove_be(struct dp_soc *soc, struct dp_peer *peer)
  1872. {
  1873. uint32_t index;
  1874. struct dp_peer *tmppeer = NULL;
  1875. int found = 0;
  1876. dp_mld_peer_hash_obj_t mld_hash_obj;
  1877. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1878. if (!mld_hash_obj)
  1879. return;
  1880. index = dp_mlo_peer_find_hash_index(mld_hash_obj, &peer->mac_addr);
  1881. QDF_ASSERT(!TAILQ_EMPTY(&mld_hash_obj->mld_peer_hash.bins[index]));
  1882. qdf_spin_lock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1883. TAILQ_FOREACH(tmppeer, &mld_hash_obj->mld_peer_hash.bins[index],
  1884. hash_list_elem) {
  1885. if (tmppeer == peer) {
  1886. found = 1;
  1887. break;
  1888. }
  1889. }
  1890. QDF_ASSERT(found);
  1891. TAILQ_REMOVE(&mld_hash_obj->mld_peer_hash.bins[index], peer,
  1892. hash_list_elem);
  1893. dp_info("Peer %pK (" QDF_MAC_ADDR_FMT ") removed. (found %u)",
  1894. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw), found);
  1895. dp_peer_unref_delete(peer, DP_MOD_ID_CONFIG);
  1896. qdf_spin_unlock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1897. }
  1898. static void
  1899. dp_mlo_peer_find_hash_add_be(struct dp_soc *soc, struct dp_peer *peer)
  1900. {
  1901. uint32_t index;
  1902. dp_mld_peer_hash_obj_t mld_hash_obj;
  1903. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1904. if (!mld_hash_obj)
  1905. return;
  1906. index = dp_mlo_peer_find_hash_index(mld_hash_obj, &peer->mac_addr);
  1907. qdf_spin_lock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1908. if (QDF_IS_STATUS_ERROR(dp_peer_get_ref(NULL, peer,
  1909. DP_MOD_ID_CONFIG))) {
  1910. dp_err("fail to get peer ref:" QDF_MAC_ADDR_FMT,
  1911. QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  1912. qdf_spin_unlock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1913. return;
  1914. }
  1915. TAILQ_INSERT_TAIL(&mld_hash_obj->mld_peer_hash.bins[index], peer,
  1916. hash_list_elem);
  1917. qdf_spin_unlock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1918. dp_info("Peer %pK (" QDF_MAC_ADDR_FMT ") added",
  1919. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  1920. }
  1921. void dp_print_mlo_ast_stats_be(struct dp_soc *soc)
  1922. {
  1923. uint32_t index;
  1924. struct dp_peer *peer;
  1925. dp_mld_peer_hash_obj_t mld_hash_obj;
  1926. mld_hash_obj = dp_mlo_get_peer_hash_obj(soc);
  1927. if (!mld_hash_obj)
  1928. return;
  1929. qdf_spin_lock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1930. for (index = 0; index < mld_hash_obj->mld_peer_hash.mask; index++) {
  1931. TAILQ_FOREACH(peer, &mld_hash_obj->mld_peer_hash.bins[index],
  1932. hash_list_elem) {
  1933. dp_print_peer_ast_entries(soc, peer, NULL);
  1934. }
  1935. }
  1936. qdf_spin_unlock_bh(&mld_hash_obj->mld_peer_hash_lock);
  1937. }
  1938. #endif
  1939. #if defined(DP_UMAC_HW_HARD_RESET) && defined(DP_UMAC_HW_RESET_SUPPORT)
  1940. static void dp_reconfig_tx_vdev_mcast_ctrl_be(struct dp_soc *soc,
  1941. struct dp_vdev *vdev)
  1942. {
  1943. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1944. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1945. hal_soc_handle_t hal_soc = soc->hal_soc;
  1946. uint8_t vdev_id = vdev->vdev_id;
  1947. if (vdev->opmode == wlan_op_mode_sta) {
  1948. if (vdev->pdev->isolation)
  1949. hal_tx_vdev_mcast_ctrl_set(hal_soc, vdev_id,
  1950. HAL_TX_MCAST_CTRL_FW_EXCEPTION);
  1951. else
  1952. hal_tx_vdev_mcast_ctrl_set(hal_soc, vdev_id,
  1953. HAL_TX_MCAST_CTRL_MEC_NOTIFY);
  1954. } else if (vdev->opmode == wlan_op_mode_ap) {
  1955. hal_tx_mcast_mlo_reinject_routing_set(
  1956. hal_soc,
  1957. HAL_TX_MCAST_MLO_REINJECT_TQM_NOTIFY);
  1958. if (vdev->mlo_vdev) {
  1959. hal_tx_vdev_mcast_ctrl_set(
  1960. hal_soc,
  1961. vdev_id,
  1962. HAL_TX_MCAST_CTRL_NO_SPECIAL);
  1963. } else {
  1964. hal_tx_vdev_mcast_ctrl_set(hal_soc,
  1965. vdev_id,
  1966. HAL_TX_MCAST_CTRL_FW_EXCEPTION);
  1967. }
  1968. }
  1969. }
  1970. static void dp_bank_reconfig_be(struct dp_soc *soc, struct dp_vdev *vdev)
  1971. {
  1972. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1973. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1974. union hal_tx_bank_config *bank_config;
  1975. if (!be_vdev || be_vdev->bank_id == DP_BE_INVALID_BANK_ID)
  1976. return;
  1977. bank_config = &be_soc->bank_profiles[be_vdev->bank_id].bank_config;
  1978. hal_tx_populate_bank_register(be_soc->soc.hal_soc, bank_config,
  1979. be_vdev->bank_id);
  1980. }
  1981. #endif
  1982. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1983. defined(WLAN_MCAST_MLO)
  1984. static void dp_mlo_mcast_reset_pri_mcast(struct dp_vdev_be *be_vdev,
  1985. struct dp_vdev *ptnr_vdev,
  1986. void *arg)
  1987. {
  1988. struct dp_vdev_be *be_ptnr_vdev =
  1989. dp_get_be_vdev_from_dp_vdev(ptnr_vdev);
  1990. be_ptnr_vdev->mcast_primary = false;
  1991. }
  1992. #if defined(CONFIG_MLO_SINGLE_DEV)
  1993. static void dp_txrx_set_mlo_mcast_primary_vdev_param_be(
  1994. struct dp_vdev *vdev,
  1995. cdp_config_param_type val)
  1996. {
  1997. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1998. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(
  1999. be_vdev->vdev.pdev->soc);
  2000. be_vdev->mcast_primary = val.cdp_vdev_param_mcast_vdev;
  2001. vdev->mlo_vdev = true;
  2002. if (be_vdev->mcast_primary) {
  2003. struct cdp_txrx_peer_params_update params = {0};
  2004. dp_mlo_iter_ptnr_vdev(be_soc, be_vdev,
  2005. dp_mlo_mcast_reset_pri_mcast,
  2006. (void *)&be_vdev->mcast_primary,
  2007. DP_MOD_ID_TX_MCAST);
  2008. params.chip_id = be_soc->mlo_chip_id;
  2009. params.pdev_id = be_vdev->vdev.pdev->pdev_id;
  2010. params.osif_vdev = be_vdev->vdev.osif_vdev;
  2011. dp_wdi_event_handler(
  2012. WDI_EVENT_MCAST_PRIMARY_UPDATE,
  2013. be_vdev->vdev.pdev->soc,
  2014. (void *)&params, CDP_INVALID_PEER,
  2015. WDI_NO_VAL, params.pdev_id);
  2016. }
  2017. }
  2018. static
  2019. void dp_get_vdev_stats_for_unmap_peer_be(struct dp_vdev *vdev,
  2020. struct dp_peer *peer,
  2021. struct cdp_vdev_stats **vdev_stats)
  2022. {
  2023. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  2024. if (!IS_DP_LEGACY_PEER(peer))
  2025. *vdev_stats = &be_vdev->mlo_stats;
  2026. }
  2027. #else
  2028. static void dp_txrx_set_mlo_mcast_primary_vdev_param_be(
  2029. struct dp_vdev *vdev,
  2030. cdp_config_param_type val)
  2031. {
  2032. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  2033. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(
  2034. be_vdev->vdev.pdev->soc);
  2035. be_vdev->mcast_primary = val.cdp_vdev_param_mcast_vdev;
  2036. vdev->mlo_vdev = true;
  2037. hal_tx_vdev_mcast_ctrl_set(vdev->pdev->soc->hal_soc,
  2038. vdev->vdev_id,
  2039. HAL_TX_MCAST_CTRL_NO_SPECIAL);
  2040. if (be_vdev->mcast_primary) {
  2041. struct cdp_txrx_peer_params_update params = {0};
  2042. dp_mlo_iter_ptnr_vdev(be_soc, be_vdev,
  2043. dp_mlo_mcast_reset_pri_mcast,
  2044. (void *)&be_vdev->mcast_primary,
  2045. DP_MOD_ID_TX_MCAST);
  2046. params.chip_id = be_soc->mlo_chip_id;
  2047. params.pdev_id = vdev->pdev->pdev_id;
  2048. params.osif_vdev = vdev->osif_vdev;
  2049. dp_wdi_event_handler(
  2050. WDI_EVENT_MCAST_PRIMARY_UPDATE,
  2051. vdev->pdev->soc,
  2052. (void *)&params, CDP_INVALID_PEER,
  2053. WDI_NO_VAL, params.pdev_id);
  2054. }
  2055. }
  2056. #endif
  2057. static void dp_txrx_reset_mlo_mcast_primary_vdev_param_be(
  2058. struct dp_vdev *vdev,
  2059. cdp_config_param_type val)
  2060. {
  2061. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  2062. be_vdev->mcast_primary = false;
  2063. vdev->mlo_vdev = false;
  2064. hal_tx_vdev_mcast_ctrl_set(vdev->pdev->soc->hal_soc,
  2065. vdev->vdev_id,
  2066. HAL_TX_MCAST_CTRL_FW_EXCEPTION);
  2067. }
  2068. /**
  2069. * dp_txrx_get_vdev_mcast_param_be() - Target specific ops for getting vdev
  2070. * params related to multicast
  2071. * @soc: DP soc handle
  2072. * @vdev: pointer to vdev structure
  2073. * @val: buffer address
  2074. *
  2075. * Return: QDF_STATUS
  2076. */
  2077. static
  2078. QDF_STATUS dp_txrx_get_vdev_mcast_param_be(struct dp_soc *soc,
  2079. struct dp_vdev *vdev,
  2080. cdp_config_param_type *val)
  2081. {
  2082. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  2083. if (be_vdev->mcast_primary)
  2084. val->cdp_vdev_param_mcast_vdev = true;
  2085. else
  2086. val->cdp_vdev_param_mcast_vdev = false;
  2087. return QDF_STATUS_SUCCESS;
  2088. }
  2089. #else
  2090. static void dp_txrx_set_mlo_mcast_primary_vdev_param_be(
  2091. struct dp_vdev *vdev,
  2092. cdp_config_param_type val)
  2093. {
  2094. }
  2095. static void dp_txrx_reset_mlo_mcast_primary_vdev_param_be(
  2096. struct dp_vdev *vdev,
  2097. cdp_config_param_type val)
  2098. {
  2099. }
  2100. static
  2101. QDF_STATUS dp_txrx_get_vdev_mcast_param_be(struct dp_soc *soc,
  2102. struct dp_vdev *vdev,
  2103. cdp_config_param_type *val)
  2104. {
  2105. return QDF_STATUS_SUCCESS;
  2106. }
  2107. static
  2108. void dp_get_vdev_stats_for_unmap_peer_be(struct dp_vdev *vdev,
  2109. struct dp_peer *peer,
  2110. struct cdp_vdev_stats **vdev_stats)
  2111. {
  2112. }
  2113. #endif
  2114. #ifdef DP_TX_IMPLICIT_RBM_MAPPING
  2115. static void dp_tx_implicit_rbm_set_be(struct dp_soc *soc,
  2116. uint8_t tx_ring_id,
  2117. uint8_t bm_id)
  2118. {
  2119. hal_tx_config_rbm_mapping_be(soc->hal_soc,
  2120. soc->tcl_data_ring[tx_ring_id].hal_srng,
  2121. bm_id);
  2122. }
  2123. #else
  2124. static void dp_tx_implicit_rbm_set_be(struct dp_soc *soc,
  2125. uint8_t tx_ring_id,
  2126. uint8_t bm_id)
  2127. {
  2128. }
  2129. #endif
  2130. /**
  2131. * dp_txrx_set_vdev_param_be() - Target specific ops while setting vdev params
  2132. * @soc: DP soc handle
  2133. * @vdev: pointer to vdev structure
  2134. * @param: parameter type to get value
  2135. * @val: value
  2136. *
  2137. * Return: QDF_STATUS
  2138. */
  2139. static
  2140. QDF_STATUS dp_txrx_set_vdev_param_be(struct dp_soc *soc,
  2141. struct dp_vdev *vdev,
  2142. enum cdp_vdev_param_type param,
  2143. cdp_config_param_type val)
  2144. {
  2145. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  2146. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  2147. switch (param) {
  2148. case CDP_TX_ENCAP_TYPE:
  2149. case CDP_UPDATE_DSCP_TO_TID_MAP:
  2150. case CDP_UPDATE_TDLS_FLAGS:
  2151. dp_tx_update_bank_profile(be_soc, be_vdev);
  2152. break;
  2153. case CDP_ENABLE_CIPHER:
  2154. if (vdev->tx_encap_type == htt_cmn_pkt_type_raw)
  2155. dp_tx_update_bank_profile(be_soc, be_vdev);
  2156. break;
  2157. case CDP_SET_MCAST_VDEV:
  2158. dp_txrx_set_mlo_mcast_primary_vdev_param_be(vdev, val);
  2159. break;
  2160. case CDP_RESET_MLO_MCAST_VDEV:
  2161. dp_txrx_reset_mlo_mcast_primary_vdev_param_be(vdev, val);
  2162. break;
  2163. default:
  2164. dp_warn("invalid param %d", param);
  2165. break;
  2166. }
  2167. return QDF_STATUS_SUCCESS;
  2168. }
  2169. #ifdef WLAN_FEATURE_11BE_MLO
  2170. #ifdef DP_USE_REDUCED_PEER_ID_FIELD_WIDTH
  2171. static inline void
  2172. dp_soc_max_peer_id_set(struct dp_soc *soc)
  2173. {
  2174. soc->peer_id_shift = dp_log2_ceil(soc->max_peers);
  2175. soc->peer_id_mask = (1 << soc->peer_id_shift) - 1;
  2176. /*
  2177. * Double the peers since we use ML indication bit
  2178. * alongwith peer_id to find peers.
  2179. */
  2180. soc->max_peer_id = 1 << (soc->peer_id_shift + 1);
  2181. }
  2182. #else
  2183. static inline void
  2184. dp_soc_max_peer_id_set(struct dp_soc *soc)
  2185. {
  2186. soc->max_peer_id =
  2187. (1 << (HTT_RX_PEER_META_DATA_V1_ML_PEER_VALID_S + 1)) - 1;
  2188. }
  2189. #endif /* DP_USE_REDUCED_PEER_ID_FIELD_WIDTH */
  2190. #else
  2191. static inline void
  2192. dp_soc_max_peer_id_set(struct dp_soc *soc)
  2193. {
  2194. soc->max_peer_id = soc->max_peers;
  2195. }
  2196. #endif /* WLAN_FEATURE_11BE_MLO */
  2197. static void dp_peer_map_detach_be(struct dp_soc *soc)
  2198. {
  2199. if (soc->host_ast_db_enable)
  2200. dp_peer_ast_hash_detach(soc);
  2201. }
  2202. static QDF_STATUS dp_peer_map_attach_be(struct dp_soc *soc)
  2203. {
  2204. QDF_STATUS status;
  2205. if (soc->host_ast_db_enable) {
  2206. status = dp_peer_ast_hash_attach(soc);
  2207. if (QDF_IS_STATUS_ERROR(status))
  2208. return status;
  2209. }
  2210. dp_soc_max_peer_id_set(soc);
  2211. return QDF_STATUS_SUCCESS;
  2212. }
  2213. static struct dp_peer *dp_find_peer_by_destmac_be(struct dp_soc *soc,
  2214. uint8_t *dest_mac,
  2215. uint8_t vdev_id)
  2216. {
  2217. struct dp_peer *peer = NULL;
  2218. struct dp_peer *tgt_peer = NULL;
  2219. struct dp_ast_entry *ast_entry = NULL;
  2220. uint16_t peer_id;
  2221. qdf_spin_lock_bh(&soc->ast_lock);
  2222. ast_entry = dp_peer_ast_hash_find_soc(soc, dest_mac);
  2223. if (!ast_entry) {
  2224. qdf_spin_unlock_bh(&soc->ast_lock);
  2225. dp_err("NULL ast entry");
  2226. return NULL;
  2227. }
  2228. peer_id = ast_entry->peer_id;
  2229. qdf_spin_unlock_bh(&soc->ast_lock);
  2230. if (peer_id == HTT_INVALID_PEER)
  2231. return NULL;
  2232. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_SAWF);
  2233. if (!peer) {
  2234. dp_err("NULL peer for peer_id:%d", peer_id);
  2235. return NULL;
  2236. }
  2237. tgt_peer = dp_get_tgt_peer_from_peer(peer);
  2238. /*
  2239. * Once tgt_peer is obtained,
  2240. * release the ref taken for original peer.
  2241. */
  2242. dp_peer_get_ref(NULL, tgt_peer, DP_MOD_ID_SAWF);
  2243. dp_peer_unref_delete(peer, DP_MOD_ID_SAWF);
  2244. return tgt_peer;
  2245. }
  2246. #ifdef WLAN_FEATURE_11BE_MLO
  2247. #ifdef WLAN_MCAST_MLO
  2248. static inline void
  2249. dp_initialize_arch_ops_be_mcast_mlo(struct dp_arch_ops *arch_ops)
  2250. {
  2251. arch_ops->dp_tx_mcast_handler = dp_tx_mlo_mcast_handler_be;
  2252. arch_ops->dp_rx_mcast_handler = dp_rx_mlo_igmp_handler;
  2253. arch_ops->dp_tx_is_mcast_primary = dp_tx_mlo_is_mcast_primary_be;
  2254. }
  2255. #else /* WLAN_MCAST_MLO */
  2256. static inline void
  2257. dp_initialize_arch_ops_be_mcast_mlo(struct dp_arch_ops *arch_ops)
  2258. {
  2259. }
  2260. #endif /* WLAN_MCAST_MLO */
  2261. #ifdef WLAN_MLO_MULTI_CHIP
  2262. static inline void
  2263. dp_initialize_arch_ops_be_mlo_multi_chip(struct dp_arch_ops *arch_ops)
  2264. {
  2265. arch_ops->dp_partner_chips_map = dp_mlo_partner_chips_map;
  2266. arch_ops->dp_partner_chips_unmap = dp_mlo_partner_chips_unmap;
  2267. arch_ops->dp_soc_get_by_idle_bm_id = dp_soc_get_by_idle_bm_id;
  2268. }
  2269. #else
  2270. static inline void
  2271. dp_initialize_arch_ops_be_mlo_multi_chip(struct dp_arch_ops *arch_ops)
  2272. {
  2273. }
  2274. #endif
  2275. static inline void
  2276. dp_initialize_arch_ops_be_mlo(struct dp_arch_ops *arch_ops)
  2277. {
  2278. dp_initialize_arch_ops_be_mcast_mlo(arch_ops);
  2279. dp_initialize_arch_ops_be_mlo_multi_chip(arch_ops);
  2280. arch_ops->mlo_peer_find_hash_detach =
  2281. dp_mlo_peer_find_hash_detach_wrapper;
  2282. arch_ops->mlo_peer_find_hash_attach =
  2283. dp_mlo_peer_find_hash_attach_wrapper;
  2284. arch_ops->mlo_peer_find_hash_add = dp_mlo_peer_find_hash_add_be;
  2285. arch_ops->mlo_peer_find_hash_remove = dp_mlo_peer_find_hash_remove_be;
  2286. arch_ops->mlo_peer_find_hash_find = dp_mlo_peer_find_hash_find_be;
  2287. arch_ops->get_hw_link_id = dp_get_hw_link_id_be;
  2288. }
  2289. #else /* WLAN_FEATURE_11BE_MLO */
  2290. static inline void
  2291. dp_initialize_arch_ops_be_mlo(struct dp_arch_ops *arch_ops)
  2292. {
  2293. }
  2294. #endif /* WLAN_FEATURE_11BE_MLO */
  2295. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  2296. #define DP_LMAC_PEER_ID_MSB_LEGACY 2
  2297. #define DP_LMAC_PEER_ID_MSB_MLO 3
  2298. static void dp_peer_get_reo_hash_be(struct dp_vdev *vdev,
  2299. struct cdp_peer_setup_info *setup_info,
  2300. enum cdp_host_reo_dest_ring *reo_dest,
  2301. bool *hash_based,
  2302. uint8_t *lmac_peer_id_msb)
  2303. {
  2304. struct dp_soc *soc = vdev->pdev->soc;
  2305. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  2306. if (!be_soc->mlo_enabled)
  2307. return dp_vdev_get_default_reo_hash(vdev, reo_dest,
  2308. hash_based);
  2309. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  2310. *reo_dest = vdev->pdev->reo_dest;
  2311. /* Not a ML link peer use non-mlo */
  2312. if (!setup_info) {
  2313. *lmac_peer_id_msb = DP_LMAC_PEER_ID_MSB_LEGACY;
  2314. return;
  2315. }
  2316. /* For STA ML VAP we do not have num links info at this point
  2317. * use MLO case always
  2318. */
  2319. if (vdev->opmode == wlan_op_mode_sta) {
  2320. *lmac_peer_id_msb = DP_LMAC_PEER_ID_MSB_MLO;
  2321. return;
  2322. }
  2323. /* For AP ML VAP consider the peer as ML only it associates with
  2324. * multiple links
  2325. */
  2326. if (setup_info->num_links == 1) {
  2327. *lmac_peer_id_msb = DP_LMAC_PEER_ID_MSB_LEGACY;
  2328. return;
  2329. }
  2330. *lmac_peer_id_msb = DP_LMAC_PEER_ID_MSB_MLO;
  2331. }
  2332. static bool dp_reo_remap_config_be(struct dp_soc *soc,
  2333. uint32_t *remap0,
  2334. uint32_t *remap1,
  2335. uint32_t *remap2)
  2336. {
  2337. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  2338. uint32_t reo_config = wlan_cfg_get_reo_rings_mapping(soc->wlan_cfg_ctx);
  2339. uint32_t reo_mlo_config =
  2340. wlan_cfg_mlo_rx_ring_map_get(soc->wlan_cfg_ctx);
  2341. if (!be_soc->mlo_enabled)
  2342. return dp_reo_remap_config(soc, remap0, remap1, remap2);
  2343. *remap0 = hal_reo_ix_remap_value_get_be(soc->hal_soc, reo_mlo_config);
  2344. *remap1 = hal_reo_ix_remap_value_get_be(soc->hal_soc, reo_config);
  2345. *remap2 = hal_reo_ix_remap_value_get_be(soc->hal_soc, reo_mlo_config);
  2346. return true;
  2347. }
  2348. #else
  2349. static void dp_peer_get_reo_hash_be(struct dp_vdev *vdev,
  2350. struct cdp_peer_setup_info *setup_info,
  2351. enum cdp_host_reo_dest_ring *reo_dest,
  2352. bool *hash_based,
  2353. uint8_t *lmac_peer_id_msb)
  2354. {
  2355. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  2356. }
  2357. static bool dp_reo_remap_config_be(struct dp_soc *soc,
  2358. uint32_t *remap0,
  2359. uint32_t *remap1,
  2360. uint32_t *remap2)
  2361. {
  2362. return dp_reo_remap_config(soc, remap0, remap1, remap2);
  2363. }
  2364. #endif
  2365. #ifdef CONFIG_MLO_SINGLE_DEV
  2366. static inline
  2367. void dp_initialize_arch_ops_be_single_dev(struct dp_arch_ops *arch_ops)
  2368. {
  2369. arch_ops->dp_tx_mlo_mcast_send = dp_tx_mlo_mcast_send_be;
  2370. }
  2371. #else
  2372. static inline
  2373. void dp_initialize_arch_ops_be_single_dev(struct dp_arch_ops *arch_ops)
  2374. {
  2375. }
  2376. #endif
  2377. #ifdef IPA_OFFLOAD
  2378. static int8_t dp_ipa_get_bank_id_be(struct dp_soc *soc)
  2379. {
  2380. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  2381. return be_soc->ipa_bank_id;
  2382. }
  2383. #ifdef QCA_IPA_LL_TX_FLOW_CONTROL
  2384. static void dp_ipa_get_wdi_version_be(uint8_t *wdi_ver)
  2385. {
  2386. *wdi_ver = IPA_WDI_4;
  2387. }
  2388. #else
  2389. static inline void dp_ipa_get_wdi_version_be(uint8_t *wdi_ver)
  2390. {
  2391. }
  2392. #endif
  2393. static inline void dp_initialize_arch_ops_be_ipa(struct dp_arch_ops *arch_ops)
  2394. {
  2395. arch_ops->ipa_get_bank_id = dp_ipa_get_bank_id_be;
  2396. arch_ops->ipa_get_wdi_ver = dp_ipa_get_wdi_version_be;
  2397. }
  2398. #else /* !IPA_OFFLOAD */
  2399. static inline void dp_initialize_arch_ops_be_ipa(struct dp_arch_ops *arch_ops)
  2400. {
  2401. }
  2402. #endif /* IPA_OFFLOAD */
  2403. void dp_initialize_arch_ops_be(struct dp_arch_ops *arch_ops)
  2404. {
  2405. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2406. arch_ops->tx_hw_enqueue = dp_tx_hw_enqueue_be;
  2407. arch_ops->dp_rx_process = dp_rx_process_be;
  2408. arch_ops->dp_tx_send_fast = dp_tx_fast_send_be;
  2409. arch_ops->tx_comp_get_params_from_hal_desc =
  2410. dp_tx_comp_get_params_from_hal_desc_be;
  2411. arch_ops->dp_tx_process_htt_completion =
  2412. dp_tx_process_htt_completion_be;
  2413. arch_ops->dp_tx_desc_pool_alloc = dp_tx_desc_pool_alloc_be;
  2414. arch_ops->dp_tx_desc_pool_free = dp_tx_desc_pool_free_be;
  2415. arch_ops->dp_tx_desc_pool_init = dp_tx_desc_pool_init_be;
  2416. arch_ops->dp_tx_desc_pool_deinit = dp_tx_desc_pool_deinit_be;
  2417. arch_ops->dp_rx_desc_pool_init = dp_rx_desc_pool_init_be;
  2418. arch_ops->dp_rx_desc_pool_deinit = dp_rx_desc_pool_deinit_be;
  2419. arch_ops->dp_wbm_get_rx_desc_from_hal_desc =
  2420. dp_wbm_get_rx_desc_from_hal_desc_be;
  2421. arch_ops->dp_tx_compute_hw_delay = dp_tx_compute_tx_delay_be;
  2422. arch_ops->dp_rx_chain_msdus = dp_rx_chain_msdus_be;
  2423. arch_ops->dp_rx_wbm_err_reap_desc = dp_rx_wbm_err_reap_desc_be;
  2424. arch_ops->dp_rx_null_q_desc_handle = dp_rx_null_q_desc_handle_be;
  2425. #endif
  2426. arch_ops->txrx_get_context_size = dp_get_context_size_be;
  2427. #ifdef WIFI_MONITOR_SUPPORT
  2428. arch_ops->txrx_get_mon_context_size = dp_mon_get_context_size_be;
  2429. #endif
  2430. arch_ops->dp_rx_desc_cookie_2_va =
  2431. dp_rx_desc_cookie_2_va_be;
  2432. arch_ops->dp_rx_intrabss_mcast_handler =
  2433. dp_rx_intrabss_mcast_handler_be;
  2434. arch_ops->dp_rx_word_mask_subscribe = dp_rx_word_mask_subscribe_be;
  2435. arch_ops->txrx_soc_attach = dp_soc_attach_be;
  2436. arch_ops->txrx_soc_detach = dp_soc_detach_be;
  2437. arch_ops->txrx_soc_init = dp_soc_init_be;
  2438. arch_ops->txrx_soc_deinit = dp_soc_deinit_be_wrapper;
  2439. arch_ops->txrx_soc_srng_alloc = dp_soc_srng_alloc_be;
  2440. arch_ops->txrx_soc_srng_init = dp_soc_srng_init_be;
  2441. arch_ops->txrx_soc_srng_deinit = dp_soc_srng_deinit_be;
  2442. arch_ops->txrx_soc_srng_free = dp_soc_srng_free_be;
  2443. arch_ops->txrx_pdev_attach = dp_pdev_attach_be;
  2444. arch_ops->txrx_pdev_detach = dp_pdev_detach_be;
  2445. arch_ops->txrx_vdev_attach = dp_vdev_attach_be;
  2446. arch_ops->txrx_vdev_detach = dp_vdev_detach_be;
  2447. arch_ops->txrx_peer_setup = dp_peer_setup_be;
  2448. arch_ops->txrx_peer_map_attach = dp_peer_map_attach_be;
  2449. arch_ops->txrx_peer_map_detach = dp_peer_map_detach_be;
  2450. arch_ops->dp_rxdma_ring_sel_cfg = dp_rxdma_ring_sel_cfg_be;
  2451. arch_ops->dp_rx_peer_metadata_peer_id_get =
  2452. dp_rx_peer_metadata_peer_id_get_be;
  2453. arch_ops->soc_cfg_attach = dp_soc_cfg_attach_be;
  2454. arch_ops->tx_implicit_rbm_set = dp_tx_implicit_rbm_set_be;
  2455. arch_ops->txrx_set_vdev_param = dp_txrx_set_vdev_param_be;
  2456. dp_initialize_arch_ops_be_mlo(arch_ops);
  2457. #ifdef WLAN_MLO_MULTI_CHIP
  2458. arch_ops->dp_get_soc_by_chip_id = dp_get_soc_by_chip_id_be;
  2459. #endif
  2460. arch_ops->dp_soc_get_num_soc = dp_soc_get_num_soc_be;
  2461. arch_ops->dp_peer_rx_reorder_queue_setup =
  2462. dp_peer_rx_reorder_queue_setup_be;
  2463. arch_ops->dp_rx_peer_set_link_id = dp_rx_set_link_id_be;
  2464. arch_ops->txrx_print_peer_stats = dp_print_peer_txrx_stats_be;
  2465. arch_ops->dp_find_peer_by_destmac = dp_find_peer_by_destmac_be;
  2466. #if defined(DP_UMAC_HW_HARD_RESET) && defined(DP_UMAC_HW_RESET_SUPPORT)
  2467. arch_ops->dp_bank_reconfig = dp_bank_reconfig_be;
  2468. arch_ops->dp_reconfig_tx_vdev_mcast_ctrl =
  2469. dp_reconfig_tx_vdev_mcast_ctrl_be;
  2470. arch_ops->dp_cc_reg_cfg_init = dp_cc_reg_cfg_init;
  2471. #endif
  2472. #ifdef WLAN_SUPPORT_PPEDS
  2473. arch_ops->ppeds_handle_attached = dp_ppeds_handle_attached;
  2474. arch_ops->dp_txrx_ppeds_rings_status = dp_ppeds_rings_status;
  2475. arch_ops->txrx_soc_ppeds_start = dp_ppeds_start_soc_be;
  2476. arch_ops->txrx_soc_ppeds_stop = dp_ppeds_stop_soc_be;
  2477. arch_ops->dp_register_ppeds_interrupts = dp_register_ppeds_interrupts;
  2478. arch_ops->dp_free_ppeds_interrupts = dp_free_ppeds_interrupts;
  2479. arch_ops->dp_tx_ppeds_inuse_desc = dp_ppeds_inuse_desc;
  2480. arch_ops->dp_ppeds_clear_stats = dp_ppeds_clear_stats;
  2481. arch_ops->dp_tx_ppeds_cfg_astidx_cache_mapping =
  2482. dp_tx_ppeds_cfg_astidx_cache_mapping;
  2483. #ifdef DP_UMAC_HW_RESET_SUPPORT
  2484. arch_ops->txrx_soc_ppeds_interrupt_stop = dp_ppeds_interrupt_stop_be;
  2485. arch_ops->txrx_soc_ppeds_interrupt_start = dp_ppeds_interrupt_start_be;
  2486. arch_ops->txrx_soc_ppeds_service_status_update =
  2487. dp_ppeds_service_status_update_be;
  2488. arch_ops->txrx_soc_ppeds_enabled_check = dp_ppeds_is_enabled_on_soc;
  2489. arch_ops->txrx_soc_ppeds_txdesc_pool_reset =
  2490. dp_ppeds_tx_desc_pool_reset;
  2491. #endif
  2492. #endif
  2493. dp_init_near_full_arch_ops_be(arch_ops);
  2494. arch_ops->get_reo_qdesc_addr = dp_rx_get_reo_qdesc_addr_be;
  2495. arch_ops->get_rx_hash_key = dp_get_rx_hash_key_be;
  2496. arch_ops->dp_set_rx_fst = dp_set_rx_fst_be;
  2497. arch_ops->dp_get_rx_fst = dp_get_rx_fst_be;
  2498. arch_ops->dp_rx_fst_deref = dp_rx_fst_release_ref_be;
  2499. arch_ops->dp_rx_fst_ref = dp_rx_fst_get_ref_be;
  2500. arch_ops->print_mlo_ast_stats = dp_print_mlo_ast_stats_be;
  2501. arch_ops->peer_get_reo_hash = dp_peer_get_reo_hash_be;
  2502. arch_ops->reo_remap_config = dp_reo_remap_config_be;
  2503. arch_ops->txrx_get_vdev_mcast_param = dp_txrx_get_vdev_mcast_param_be;
  2504. arch_ops->txrx_srng_init = dp_srng_init_be;
  2505. arch_ops->dp_get_vdev_stats_for_unmap_peer =
  2506. dp_get_vdev_stats_for_unmap_peer_be;
  2507. #ifdef WLAN_MLO_MULTI_CHIP
  2508. arch_ops->dp_get_interface_stats = dp_get_interface_stats_be;
  2509. #endif
  2510. #if defined(DP_POWER_SAVE) || defined(FEATURE_RUNTIME_PM)
  2511. arch_ops->dp_update_ring_hptp = dp_update_ring_hptp;
  2512. #endif
  2513. dp_initialize_arch_ops_be_ipa(arch_ops);
  2514. dp_initialize_arch_ops_be_single_dev(arch_ops);
  2515. }
  2516. #ifdef QCA_SUPPORT_PRIMARY_LINK_MIGRATE
  2517. static void
  2518. dp_primary_link_migration(struct dp_soc *soc, void *cb_ctxt,
  2519. union hal_reo_status *reo_status)
  2520. {
  2521. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  2522. struct dp_mlo_ctxt *dp_mlo = be_soc->ml_ctxt;
  2523. struct dp_soc *pr_soc = NULL;
  2524. struct dp_peer_info *pr_peer_info = (struct dp_peer_info *)cb_ctxt;
  2525. struct dp_peer *new_primary_peer = NULL;
  2526. struct dp_peer *mld_peer = NULL;
  2527. uint8_t primary_vdev_id;
  2528. struct cdp_txrx_peer_params_update params = {0};
  2529. uint8_t tid;
  2530. pr_soc = dp_mlo_get_soc_ref_by_chip_id(dp_mlo, pr_peer_info->chip_id);
  2531. if (!pr_soc) {
  2532. dp_htt_err("Invalid soc");
  2533. qdf_mem_free(pr_peer_info);
  2534. return;
  2535. }
  2536. new_primary_peer = pr_soc->peer_id_to_obj_map[
  2537. pr_peer_info->primary_peer_id];
  2538. mld_peer = DP_GET_MLD_PEER_FROM_PEER(new_primary_peer);
  2539. if (!mld_peer) {
  2540. dp_htt_err("MLD peer is NULL");
  2541. qdf_mem_free(pr_peer_info);
  2542. return;
  2543. }
  2544. new_primary_peer->primary_link = 1;
  2545. /*
  2546. * Check if reo_qref_table_en is set and if
  2547. * rx_tid qdesc for tid 0 is already setup and perform
  2548. * qref write to LUT for Tid 0 and 16.
  2549. *
  2550. */
  2551. if (hal_reo_shared_qaddr_is_enable(pr_soc->hal_soc) &&
  2552. mld_peer->rx_tid[0].hw_qdesc_vaddr_unaligned) {
  2553. for (tid = 0; tid < DP_MAX_TIDS; tid++)
  2554. hal_reo_shared_qaddr_write(pr_soc->hal_soc,
  2555. mld_peer->peer_id,
  2556. tid,
  2557. mld_peer->rx_tid[tid].hw_qdesc_paddr);
  2558. }
  2559. if (pr_soc && pr_soc->cdp_soc.ol_ops->update_primary_link)
  2560. pr_soc->cdp_soc.ol_ops->update_primary_link(pr_soc->ctrl_psoc,
  2561. new_primary_peer->mac_addr.raw);
  2562. primary_vdev_id = new_primary_peer->vdev->vdev_id;
  2563. dp_vdev_unref_delete(soc, mld_peer->vdev, DP_MOD_ID_CHILD);
  2564. mld_peer->vdev = dp_vdev_get_ref_by_id(pr_soc, primary_vdev_id,
  2565. DP_MOD_ID_CHILD);
  2566. mld_peer->txrx_peer->vdev = mld_peer->vdev;
  2567. params.osif_vdev = (void *)new_primary_peer->vdev->osif_vdev;
  2568. params.peer_mac = mld_peer->mac_addr.raw;
  2569. params.chip_id = pr_peer_info->chip_id;
  2570. params.pdev_id = new_primary_peer->vdev->pdev->pdev_id;
  2571. if (new_primary_peer->vdev->opmode == wlan_op_mode_sta) {
  2572. dp_wdi_event_handler(
  2573. WDI_EVENT_STA_PRIMARY_UMAC_UPDATE,
  2574. pr_soc, (void *)&params,
  2575. new_primary_peer->peer_id,
  2576. WDI_NO_VAL, params.pdev_id);
  2577. } else {
  2578. dp_wdi_event_handler(
  2579. WDI_EVENT_PEER_PRIMARY_UMAC_UPDATE,
  2580. pr_soc, (void *)&params,
  2581. new_primary_peer->peer_id,
  2582. WDI_NO_VAL, params.pdev_id);
  2583. }
  2584. qdf_mem_free(pr_peer_info);
  2585. }
  2586. #ifdef WLAN_SUPPORT_PPEDS
  2587. static QDF_STATUS dp_get_ppe_info_for_vap(struct cdp_soc_t *cdp_soc,
  2588. struct dp_soc *mld_soc,
  2589. struct dp_peer *pr_peer,
  2590. uint16_t *src_info)
  2591. {
  2592. struct dp_soc_be *be_soc_mld = NULL;
  2593. struct cdp_ds_vp_params vp_params = {0};
  2594. struct dp_ppe_vp_profile *ppe_vp_profile;
  2595. QDF_STATUS qdf_status = QDF_STATUS_SUCCESS;
  2596. /*
  2597. * Extract the VP profile from the VAP
  2598. */
  2599. if (!cdp_soc->ol_ops->get_ppeds_profile_info_for_vap) {
  2600. dp_err("%pK: Register get ppeds profile info first", cdp_soc);
  2601. return QDF_STATUS_E_NULL_VALUE;
  2602. }
  2603. /*
  2604. * Check if PPE DS routing is enabled on the associated vap.
  2605. */
  2606. qdf_status = cdp_soc->ol_ops->get_ppeds_profile_info_for_vap(
  2607. mld_soc->ctrl_psoc,
  2608. pr_peer->vdev->vdev_id,
  2609. &vp_params);
  2610. if (QDF_IS_STATUS_ERROR(qdf_status)) {
  2611. dp_err("Could not find ppeds profile info");
  2612. return QDF_STATUS_E_NULL_VALUE;
  2613. }
  2614. /* Check if PPE DS routing is enabled on
  2615. * the associated vap.
  2616. */
  2617. if (vp_params.ppe_vp_type != PPE_VP_USER_TYPE_DS)
  2618. return qdf_status;
  2619. be_soc_mld = dp_get_be_soc_from_dp_soc(mld_soc);
  2620. ppe_vp_profile = &be_soc_mld->ppe_vp_profile[
  2621. vp_params.ppe_vp_profile_idx];
  2622. *src_info = ppe_vp_profile->vp_num;
  2623. return qdf_status;
  2624. }
  2625. #else
  2626. static QDF_STATUS dp_get_ppe_info_for_vap(struct cdp_soc_t *cdp_soc,
  2627. struct dp_soc *mld_soc,
  2628. struct dp_peer *pr_peer,
  2629. uint16_t *src_info)
  2630. {
  2631. return QDF_STATUS_E_NOSUPPORT;
  2632. }
  2633. #endif
  2634. QDF_STATUS dp_htt_reo_migration(struct dp_soc *soc, uint16_t peer_id,
  2635. uint16_t ml_peer_id, uint16_t vdev_id,
  2636. uint8_t pdev_id, uint8_t chip_id)
  2637. {
  2638. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  2639. struct dp_mlo_ctxt *dp_mlo = be_soc->ml_ctxt;
  2640. uint16_t mld_peer_id = dp_gen_ml_peer_id(soc, ml_peer_id);
  2641. struct dp_soc *pr_soc = NULL;
  2642. struct dp_soc *current_pr_soc = NULL;
  2643. struct hal_reo_cmd_params params;
  2644. struct dp_rx_tid *rx_tid;
  2645. struct dp_peer *pr_peer = NULL;
  2646. struct dp_peer *mld_peer = NULL;
  2647. struct dp_soc *mld_soc = NULL;
  2648. struct dp_peer *current_pr_peer = NULL;
  2649. struct dp_peer_info *peer_info;
  2650. struct dp_vdev_be *be_vdev;
  2651. struct cdp_soc_t *cdp_soc;
  2652. uint16_t src_info = 0;
  2653. QDF_STATUS status;
  2654. if (!dp_mlo) {
  2655. dp_htt_err("Invalid dp_mlo ctxt");
  2656. return QDF_STATUS_E_FAILURE;
  2657. }
  2658. pr_soc = dp_mlo_get_soc_ref_by_chip_id(dp_mlo, chip_id);
  2659. if (!pr_soc) {
  2660. dp_htt_err("Invalid soc");
  2661. return QDF_STATUS_E_FAILURE;
  2662. }
  2663. pr_peer = pr_soc->peer_id_to_obj_map[peer_id];
  2664. if (!pr_peer || !(IS_MLO_DP_LINK_PEER(pr_peer))) {
  2665. dp_htt_err("Invalid peer");
  2666. return QDF_STATUS_E_FAILURE;
  2667. }
  2668. mld_peer = DP_GET_MLD_PEER_FROM_PEER(pr_peer);
  2669. if (!mld_peer || (mld_peer->peer_id != mld_peer_id)) {
  2670. dp_htt_err("Invalid mld peer");
  2671. return QDF_STATUS_E_FAILURE;
  2672. }
  2673. current_pr_peer = dp_get_primary_link_peer_by_id(
  2674. pr_soc,
  2675. mld_peer->peer_id,
  2676. DP_MOD_ID_HTT);
  2677. if (!current_pr_peer || (current_pr_peer == pr_peer)) {
  2678. dp_htt_err("Invalid peer");
  2679. return QDF_STATUS_E_FAILURE;
  2680. }
  2681. be_vdev = dp_get_be_vdev_from_dp_vdev(pr_peer->vdev);
  2682. if (!be_vdev) {
  2683. dp_htt_err("Invalid be vdev");
  2684. return QDF_STATUS_E_FAILURE;
  2685. }
  2686. mld_soc = mld_peer->vdev->pdev->soc;
  2687. cdp_soc = &mld_soc->cdp_soc;
  2688. status = dp_get_ppe_info_for_vap(cdp_soc, mld_soc, pr_peer, &src_info);
  2689. if (status == QDF_STATUS_E_NULL_VALUE) {
  2690. dp_htt_err("Invalid ppe info for the vdev");
  2691. return QDF_STATUS_E_FAILURE;
  2692. }
  2693. current_pr_soc = current_pr_peer->vdev->pdev->soc;
  2694. /* Making existing primary peer as non primary */
  2695. current_pr_peer->primary_link = 0;
  2696. dp_peer_unref_delete(current_pr_peer, DP_MOD_ID_HTT);
  2697. dp_peer_rx_reo_shared_qaddr_delete(current_pr_soc, mld_peer);
  2698. peer_info = qdf_mem_malloc(sizeof(struct dp_peer_info));
  2699. if (!peer_info) {
  2700. dp_htt_err("Malloc failed");
  2701. return QDF_STATUS_E_FAILURE;
  2702. }
  2703. peer_info->primary_peer_id = peer_id;
  2704. peer_info->chip_id = chip_id;
  2705. qdf_mem_zero(&params, sizeof(params));
  2706. rx_tid = &mld_peer->rx_tid[0];
  2707. params.std.need_status = 1;
  2708. params.std.addr_lo = rx_tid->hw_qdesc_paddr & 0xffffffff;
  2709. params.std.addr_hi = (uint64_t)(rx_tid->hw_qdesc_paddr) >> 32;
  2710. params.u.fl_cache_params.flush_no_inval = 0;
  2711. params.u.fl_cache_params.flush_entire_cache = 1;
  2712. status = dp_reo_send_cmd(current_pr_soc, CMD_FLUSH_CACHE, &params,
  2713. dp_primary_link_migration,
  2714. (void *)peer_info);
  2715. if (status != QDF_STATUS_SUCCESS) {
  2716. dp_htt_err("Reo flush failed");
  2717. qdf_mem_free(peer_info);
  2718. dp_h2t_ptqm_migration_msg_send(pr_soc, vdev_id, pdev_id,
  2719. chip_id, peer_id, ml_peer_id,
  2720. src_info, QDF_STATUS_E_FAILURE);
  2721. }
  2722. qdf_mem_zero(&params, sizeof(params));
  2723. params.std.need_status = 0;
  2724. params.std.addr_lo = rx_tid->hw_qdesc_paddr & 0xffffffff;
  2725. params.std.addr_hi = (uint64_t)(rx_tid->hw_qdesc_paddr) >> 32;
  2726. params.u.unblk_cache_params.type = UNBLOCK_CACHE;
  2727. dp_reo_send_cmd(current_pr_soc, CMD_UNBLOCK_CACHE, &params, NULL, NULL);
  2728. dp_h2t_ptqm_migration_msg_send(pr_soc, vdev_id, pdev_id,
  2729. chip_id, peer_id, ml_peer_id,
  2730. src_info, QDF_STATUS_SUCCESS);
  2731. return QDF_STATUS_SUCCESS;
  2732. }
  2733. #endif