cfg_dp.h 44 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462
  1. /*
  2. * Copyright (c) 2018-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. /**
  20. * DOC: This file contains definitions of Data Path configuration.
  21. */
  22. #ifndef _CFG_DP_H_
  23. #define _CFG_DP_H_
  24. #include "cfg_define.h"
  25. #include "wlan_init_cfg.h"
  26. #define WLAN_CFG_MAX_CLIENTS 64
  27. #define WLAN_CFG_MAX_CLIENTS_MIN 8
  28. #define WLAN_CFG_MAX_CLIENTS_MAX 64
  29. /* Change this to a lower value to enforce scattered idle list mode */
  30. #define WLAN_CFG_MAX_ALLOC_SIZE 0x200000
  31. #define WLAN_CFG_MAX_ALLOC_SIZE_MIN 0x80000
  32. #define WLAN_CFG_MAX_ALLOC_SIZE_MAX 0x200000
  33. #if defined(QCA_LL_TX_FLOW_CONTROL_V2) || \
  34. defined(QCA_LL_PDEV_TX_FLOW_CONTROL)
  35. #define WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET 10
  36. #define WLAN_CFG_TX_FLOW_STOP_QUEUE_TH 15
  37. #else
  38. #define WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET 0
  39. #define WLAN_CFG_TX_FLOW_STOP_QUEUE_TH 0
  40. #endif
  41. #define WLAN_CFG_PER_PDEV_TX_RING_MIN 0
  42. #define WLAN_CFG_PER_PDEV_TX_RING_MAX 1
  43. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  44. #define WLAN_CFG_PER_PDEV_RX_RING 0
  45. #define WLAN_CFG_PER_PDEV_LMAC_RING 0
  46. #define WLAN_LRO_ENABLE 0
  47. #ifdef QCA_WIFI_QCA6750
  48. #define WLAN_CFG_MAC_PER_TARGET 1
  49. #else
  50. #define WLAN_CFG_MAC_PER_TARGET 2
  51. #endif
  52. #ifdef IPA_OFFLOAD
  53. /* Size of TCL TX Ring */
  54. #if defined(TX_TO_NPEERS_INC_TX_DESCS)
  55. #define WLAN_CFG_TX_RING_SIZE 2048
  56. #else
  57. #define WLAN_CFG_TX_RING_SIZE 1024
  58. #endif
  59. #define WLAN_CFG_IPA_TX_RING_SIZE_MIN 1024
  60. #define WLAN_CFG_IPA_TX_RING_SIZE 1024
  61. #define WLAN_CFG_IPA_TX_RING_SIZE_MAX 8096
  62. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE_MIN 1024
  63. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE 1024
  64. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE_MAX 8096
  65. #ifdef IPA_WDI3_TX_TWO_PIPES
  66. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE_MIN 1024
  67. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE 1024
  68. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE_MAX 8096
  69. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MIN 1024
  70. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE 1024
  71. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MAX 8096
  72. #endif
  73. #define WLAN_CFG_PER_PDEV_TX_RING 0
  74. #define WLAN_CFG_IPA_UC_TX_BUF_SIZE 2048
  75. #define WLAN_CFG_IPA_UC_TX_PARTITION_BASE 3000
  76. #define WLAN_CFG_IPA_UC_RX_IND_RING_COUNT 1024
  77. #else
  78. #define WLAN_CFG_TX_RING_SIZE 512
  79. #define WLAN_CFG_PER_PDEV_TX_RING 1
  80. #define WLAN_CFG_IPA_UC_TX_BUF_SIZE 0
  81. #define WLAN_CFG_IPA_UC_TX_PARTITION_BASE 0
  82. #define WLAN_CFG_IPA_UC_RX_IND_RING_COUNT 0
  83. #endif
  84. #if defined(TX_TO_NPEERS_INC_TX_DESCS)
  85. #define WLAN_CFG_TX_COMP_RING_SIZE 4096
  86. /* Tx Descriptor and Tx Extension Descriptor pool sizes */
  87. #define WLAN_CFG_NUM_TX_DESC 4096
  88. #define WLAN_CFG_NUM_TX_EXT_DESC 4096
  89. #else
  90. #define WLAN_CFG_TX_COMP_RING_SIZE 1024
  91. /* Tx Descriptor and Tx Extension Descriptor pool sizes */
  92. #define WLAN_CFG_NUM_TX_DESC 1024
  93. #define WLAN_CFG_NUM_TX_EXT_DESC 1024
  94. #endif
  95. /* Interrupt Mitigation - Batch threshold in terms of number of frames */
  96. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX 1
  97. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER 1
  98. /* Interrupt Mitigation - Timer threshold in us */
  99. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX 8
  100. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER 8
  101. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  102. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX \
  103. WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING
  104. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX \
  105. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING
  106. #else
  107. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX 1
  108. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX 8
  109. #endif
  110. #endif
  111. #ifdef NBUF_MEMORY_DEBUG
  112. #define WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT 0xFFFF
  113. #else
  114. #define WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT 0x1FFFF
  115. #endif
  116. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD \
  117. WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT
  118. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD_MIN 0
  119. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD_MAX 0x200000
  120. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD \
  121. WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT
  122. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD_MIN 100
  123. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD_MAX 0x200000
  124. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING 256
  125. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING 512
  126. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING 0
  127. #define WLAN_CFG_PER_PDEV_RX_RING_MIN 0
  128. #define WLAN_CFG_PER_PDEV_RX_RING_MAX 0
  129. #define WLAN_CFG_PER_PDEV_LMAC_RING_MIN 0
  130. #define WLAN_CFG_PER_PDEV_LMAC_RING_MAX 1
  131. #define WLAN_CFG_TX_RING_SIZE_MIN 512
  132. #define WLAN_CFG_TX_RING_SIZE_MAX 0x80000
  133. #define WLAN_CFG_TX_COMP_RING_SIZE_MIN 512
  134. #define WLAN_CFG_TX_COMP_RING_SIZE_MAX 0x80000
  135. #define WLAN_CFG_NUM_TX_DESC_MIN 16
  136. #define WLAN_CFG_NUM_TX_DESC_MAX 32768
  137. #define WLAN_CFG_NUM_TX_EXT_DESC_MIN 16
  138. #define WLAN_CFG_NUM_TX_EXT_DESC_MAX 0x80000
  139. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX_MIN 1
  140. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX_MAX 256
  141. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX_MIN 0
  142. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX_MAX 128
  143. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING_MIN 1
  144. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING_MAX 128
  145. #define WLAN_CFG_INT_BATCH_THRESHOLD_WBM_RELEASE_RING_MIN 1
  146. #define WLAN_CFG_INT_BATCH_THRESHOLD_WBM_RELEASE_RING_MAX 128
  147. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MIN 1
  148. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MAX 1
  149. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX_MIN 8
  150. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX_MAX 1000
  151. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX_MIN 8
  152. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX_MAX 500
  153. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MIN 8
  154. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MAX 1000
  155. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MIN 8
  156. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MAX 512
  157. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MIN 8
  158. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MAX 500
  159. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE 0x2000
  160. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE_MIN 0x2000
  161. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE_MAX 0xc000
  162. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  163. /* Per vdev pools */
  164. #define WLAN_CFG_NUM_TX_DESC_POOL 3
  165. #define WLAN_CFG_NUM_TXEXT_DESC_POOL 3
  166. #else /* QCA_LL_TX_FLOW_CONTROL_V2 */
  167. #ifdef TX_PER_PDEV_DESC_POOL
  168. #define WLAN_CFG_NUM_TX_DESC_POOL MAX_PDEV_CNT
  169. #define WLAN_CFG_NUM_TXEXT_DESC_POOL MAX_PDEV_CNT
  170. #else /* TX_PER_PDEV_DESC_POOL */
  171. #define WLAN_CFG_NUM_TX_DESC_POOL 3
  172. #define WLAN_CFG_NUM_TXEXT_DESC_POOL 3
  173. #endif /* TX_PER_PDEV_DESC_POOL */
  174. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  175. #define WLAN_CFG_NUM_TXEXT_DESC_POOL_MIN 1
  176. #define WLAN_CFG_NUM_TXEXT_DESC_POOL_MAX 4
  177. #define WLAN_CFG_HTT_PKT_TYPE 2
  178. #define WLAN_CFG_HTT_PKT_TYPE_MIN 2
  179. #define WLAN_CFG_HTT_PKT_TYPE_MAX 2
  180. #define WLAN_CFG_MAX_PEER_ID 64
  181. #define WLAN_CFG_MAX_PEER_ID_MIN 64
  182. #define WLAN_CFG_MAX_PEER_ID_MAX 64
  183. #define WLAN_CFG_RX_DEFRAG_TIMEOUT 100
  184. #define WLAN_CFG_RX_DEFRAG_TIMEOUT_MIN 100
  185. #define WLAN_CFG_RX_DEFRAG_TIMEOUT_MAX 100
  186. #define WLAN_CFG_NUM_TCL_DATA_RINGS 3
  187. #define WLAN_CFG_NUM_TCL_DATA_RINGS_MIN 1
  188. #define WLAN_CFG_NUM_TCL_DATA_RINGS_MAX MAX_TCL_DATA_RINGS
  189. #if defined(CONFIG_BERYLLIUM)
  190. #define WLAN_CFG_NUM_REO_DEST_RING 8
  191. #else
  192. #define WLAN_CFG_NUM_REO_DEST_RING 4
  193. #endif
  194. #define WLAN_CFG_NUM_REO_DEST_RING_MIN 4
  195. #define WLAN_CFG_NUM_REO_DEST_RING_MAX MAX_REO_DEST_RINGS
  196. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS 2
  197. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MIN 1
  198. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MAX 3
  199. #define WLAN_CFG_NSS_NUM_REO_DEST_RING 2
  200. #define WLAN_CFG_NSS_NUM_REO_DEST_RING_MIN 1
  201. #define WLAN_CFG_NSS_NUM_REO_DEST_RING_MAX 3
  202. #define WLAN_CFG_WBM_RELEASE_RING_SIZE 1024
  203. #define WLAN_CFG_WBM_RELEASE_RING_SIZE_MIN 64
  204. #define WLAN_CFG_WBM_RELEASE_RING_SIZE_MAX 1024
  205. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE 512
  206. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MIN 32
  207. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MAX 512
  208. #define WLAN_CFG_TCL_STATUS_RING_SIZE 32
  209. #define WLAN_CFG_TCL_STATUS_RING_SIZE_MIN 32
  210. #define WLAN_CFG_TCL_STATUS_RING_SIZE_MAX 32
  211. #if defined(QCA_WIFI_QCA6290)
  212. #define WLAN_CFG_REO_DST_RING_SIZE 1024
  213. #else
  214. #define WLAN_CFG_REO_DST_RING_SIZE 2048
  215. #endif
  216. #define WLAN_CFG_REO_DST_RING_SIZE_MIN 8
  217. #define WLAN_CFG_REO_DST_RING_SIZE_MAX 8192
  218. #define WLAN_CFG_REO_REINJECT_RING_SIZE 128
  219. #define WLAN_CFG_REO_REINJECT_RING_SIZE_MIN 32
  220. #define WLAN_CFG_REO_REINJECT_RING_SIZE_MAX 128
  221. #define WLAN_CFG_RX_RELEASE_RING_SIZE 1024
  222. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MIN 8
  223. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  224. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_WCN7850)
  225. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MAX 1024
  226. #else
  227. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MAX 8192
  228. #endif
  229. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE 256
  230. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE_MIN 128
  231. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE_MAX 512
  232. #define WLAN_CFG_REO_CMD_RING_SIZE 128
  233. #define WLAN_CFG_REO_CMD_RING_SIZE_MIN 64
  234. #define WLAN_CFG_REO_CMD_RING_SIZE_MAX 128
  235. #define WLAN_CFG_REO_STATUS_RING_SIZE 256
  236. #define WLAN_CFG_REO_STATUS_RING_SIZE_MIN 128
  237. #define WLAN_CFG_REO_STATUS_RING_SIZE_MAX 2048
  238. #define WLAN_CFG_RXDMA_BUF_RING_SIZE 1024
  239. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN 1024
  240. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX 1024
  241. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE 4096
  242. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE_MIN 16
  243. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE_MAX 4096
  244. #define WLAN_CFG_TX_DESC_LIMIT_0 0
  245. #define WLAN_CFG_TX_DESC_LIMIT_0_MIN 4096
  246. #define WLAN_CFG_TX_DESC_LIMIT_0_MAX 32768
  247. #define WLAN_CFG_TX_DESC_LIMIT_1 0
  248. #define WLAN_CFG_TX_DESC_LIMIT_1_MIN 4096
  249. #define WLAN_CFG_TX_DESC_LIMIT_1_MAX 32768
  250. #define WLAN_CFG_TX_DESC_LIMIT_2 0
  251. #define WLAN_CFG_TX_DESC_LIMIT_2_MIN 4096
  252. #define WLAN_CFG_TX_DESC_LIMIT_2_MAX 32768
  253. #define WLAN_CFG_TX_DEVICE_LIMIT 65536
  254. #define WLAN_CFG_TX_DEVICE_LIMIT_MIN 16384
  255. #define WLAN_CFG_TX_DEVICE_LIMIT_MAX 65536
  256. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE 1024
  257. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE_MIN 128
  258. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE_MAX 1024
  259. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE 4096
  260. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MIN 16
  261. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MAX 8192
  262. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE 4096
  263. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MIN 16
  264. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MAX 8192
  265. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE 2048
  266. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MIN 48
  267. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MAX 8192
  268. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE 2048
  269. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MIN 48
  270. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MAX 4096
  271. #define WLAN_CFG_TX_MONITOR_BUF_SIZE 2048
  272. #define WLAN_CFG_TX_MONITOR_BUF_SIZE_MIN 48
  273. #define WLAN_CFG_TX_MONITOR_BUF_SIZE_MAX 8192
  274. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE 1024
  275. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MIN 16
  276. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MAX 8192
  277. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE 4096
  278. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MIN 4096
  279. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MAX 16384
  280. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE 1024
  281. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MIN 1024
  282. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MAX 8192
  283. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE 32
  284. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MIN 0
  285. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MAX 256
  286. /**
  287. * Allocate as many RX descriptors as buffers in the SW2RXDMA
  288. * ring. This value may need to be tuned later.
  289. */
  290. #if defined(QCA_HOST2FW_RXBUF_RING)
  291. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 1
  292. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  293. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 1
  294. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 4096
  295. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 1024
  296. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 4096
  297. /**
  298. * For low memory AP cases using 1 will reduce the rx descriptors memory req
  299. */
  300. #elif defined(QCA_LOWMEM_CONFIG) || defined(QCA_512M_CONFIG)
  301. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 1
  302. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  303. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 3
  304. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 4096
  305. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 1024
  306. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 12288
  307. /**
  308. * AP use cases need to allocate more RX Descriptors than the number of
  309. * entries avaialable in the SW2RXDMA buffer replenish ring. This is to account
  310. * for frames sitting in REO queues, HW-HW DMA rings etc. Hence using a
  311. * multiplication factor of 3, to allocate three times as many RX descriptors
  312. * as RX buffers.
  313. */
  314. #else
  315. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 3
  316. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  317. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 3
  318. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 12288
  319. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 4096
  320. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 12288
  321. #endif //QCA_HOST2FW_RXBUF_RING
  322. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE 16384
  323. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MIN 1
  324. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MAX 16384
  325. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_DEFAULT 128
  326. #define WLAN_CFG_PKTLOG_BUFFER_SIZE 10
  327. #define WLAN_CFG_PKTLOG_MIN_BUFFER_SIZE 1
  328. #define WLAN_CFG_PKTLOG_MAX_BUFFER_SIZE 10
  329. #ifdef QCA_WIFI_WCN7850
  330. #define WLAN_CFG_NUM_REO_RINGS_MAP 0x7
  331. #else
  332. #define WLAN_CFG_NUM_REO_RINGS_MAP 0xF
  333. #endif
  334. #define WLAN_CFG_NUM_REO_RINGS_MAP_MIN 0x1
  335. #define WLAN_CFG_NUM_REO_RINGS_MAP_MAX 0xF
  336. #define WLAN_CFG_RADIO_0_DEFAULT_REO 0x1
  337. #define WLAN_CFG_RADIO_1_DEFAULT_REO 0x2
  338. #define WLAN_CFG_RADIO_2_DEFAULT_REO 0x3
  339. #define WLAN_CFG_RADIO_DEFAULT_REO_MIN 0x1
  340. #define WLAN_CFG_RADIO_DEFAULT_REO_MAX 0x4
  341. #define WLAN_CFG_REO2PPE_RING_SIZE 1024
  342. #define WLAN_CFG_REO2PPE_RING_SIZE_MIN 64
  343. #define WLAN_CFG_REO2PPE_RING_SIZE_MAX 1024
  344. #define WLAN_CFG_PPE2TCL_RING_SIZE 1024
  345. #define WLAN_CFG_PPE2TCL_RING_SIZE_MIN 64
  346. #define WLAN_CFG_PPE2TCL_RING_SIZE_MAX 1024
  347. #define WLAN_CFG_PPE_RELEASE_RING_SIZE 1024
  348. #define WLAN_CFG_PPE_RELEASE_RING_SIZE_MIN 64
  349. #define WLAN_CFG_PPE_RELEASE_RING_SIZE_MAX 1024
  350. /* DP INI Declerations */
  351. #define CFG_DP_HTT_PACKET_TYPE \
  352. CFG_INI_UINT("dp_htt_packet_type", \
  353. WLAN_CFG_HTT_PKT_TYPE_MIN, \
  354. WLAN_CFG_HTT_PKT_TYPE_MAX, \
  355. WLAN_CFG_HTT_PKT_TYPE, \
  356. CFG_VALUE_OR_DEFAULT, "DP HTT packet type")
  357. #define CFG_DP_INT_BATCH_THRESHOLD_OTHER \
  358. CFG_INI_UINT("dp_int_batch_threshold_other", \
  359. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MIN, \
  360. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MAX, \
  361. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER, \
  362. CFG_VALUE_OR_DEFAULT, "DP INT batch threshold Other")
  363. #define CFG_DP_INT_BATCH_THRESHOLD_RX \
  364. CFG_INI_UINT("dp_int_batch_threshold_rx", \
  365. WLAN_CFG_INT_BATCH_THRESHOLD_RX_MIN, \
  366. WLAN_CFG_INT_BATCH_THRESHOLD_RX_MAX, \
  367. WLAN_CFG_INT_BATCH_THRESHOLD_RX, \
  368. CFG_VALUE_OR_DEFAULT, "DP INT batch threshold Rx")
  369. #define CFG_DP_INT_BATCH_THRESHOLD_TX \
  370. CFG_INI_UINT("dp_int_batch_threshold_tx", \
  371. WLAN_CFG_INT_BATCH_THRESHOLD_TX_MIN, \
  372. WLAN_CFG_INT_BATCH_THRESHOLD_TX_MAX, \
  373. WLAN_CFG_INT_BATCH_THRESHOLD_TX, \
  374. CFG_VALUE_OR_DEFAULT, "DP INT threshold Tx")
  375. #define CFG_DP_INT_TIMER_THRESHOLD_OTHER \
  376. CFG_INI_UINT("dp_int_timer_threshold_other", \
  377. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MIN, \
  378. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MAX, \
  379. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER, \
  380. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Other")
  381. #define CFG_DP_INT_TIMER_THRESHOLD_RX \
  382. CFG_INI_UINT("dp_int_timer_threshold_rx", \
  383. WLAN_CFG_INT_TIMER_THRESHOLD_RX_MIN, \
  384. WLAN_CFG_INT_TIMER_THRESHOLD_RX_MAX, \
  385. WLAN_CFG_INT_TIMER_THRESHOLD_RX, \
  386. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Rx")
  387. #define CFG_DP_INT_TIMER_THRESHOLD_REO_RING \
  388. CFG_INI_UINT("dp_int_timer_threshold_reo_ring", \
  389. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MIN, \
  390. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MAX, \
  391. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING, \
  392. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Reo ring")
  393. #define CFG_DP_INT_TIMER_THRESHOLD_WBM_RELEASE_RING \
  394. CFG_INI_UINT("dp_int_timer_threshold_wbm_release_ring", \
  395. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MIN, \
  396. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MAX, \
  397. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING, \
  398. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold wbm release ring")
  399. #define CFG_DP_INT_TIMER_THRESHOLD_TX \
  400. CFG_INI_UINT("dp_int_timer_threshold_tx", \
  401. WLAN_CFG_INT_TIMER_THRESHOLD_TX_MIN, \
  402. WLAN_CFG_INT_TIMER_THRESHOLD_TX_MAX, \
  403. WLAN_CFG_INT_TIMER_THRESHOLD_TX, \
  404. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Tx")
  405. #define CFG_DP_MAX_ALLOC_SIZE \
  406. CFG_INI_UINT("dp_max_alloc_size", \
  407. WLAN_CFG_MAX_ALLOC_SIZE_MIN, \
  408. WLAN_CFG_MAX_ALLOC_SIZE_MAX, \
  409. WLAN_CFG_MAX_ALLOC_SIZE, \
  410. CFG_VALUE_OR_DEFAULT, "DP Max Alloc Size")
  411. #define CFG_DP_MAX_CLIENTS \
  412. CFG_INI_UINT("dp_max_clients", \
  413. WLAN_CFG_MAX_CLIENTS_MIN, \
  414. WLAN_CFG_MAX_CLIENTS_MAX, \
  415. WLAN_CFG_MAX_CLIENTS, \
  416. CFG_VALUE_OR_DEFAULT, "DP Max Clients")
  417. #define CFG_DP_MAX_PEER_ID \
  418. CFG_INI_UINT("dp_max_peer_id", \
  419. WLAN_CFG_MAX_PEER_ID_MIN, \
  420. WLAN_CFG_MAX_PEER_ID_MAX, \
  421. WLAN_CFG_MAX_PEER_ID, \
  422. CFG_VALUE_OR_DEFAULT, "DP Max Peer ID")
  423. #define CFG_DP_REO_DEST_RINGS \
  424. CFG_INI_UINT("dp_reo_dest_rings", \
  425. WLAN_CFG_NUM_REO_DEST_RING_MIN, \
  426. WLAN_CFG_NUM_REO_DEST_RING_MAX, \
  427. WLAN_CFG_NUM_REO_DEST_RING, \
  428. CFG_VALUE_OR_DEFAULT, "DP REO Destination Rings")
  429. #define CFG_DP_TCL_DATA_RINGS \
  430. CFG_INI_UINT("dp_tcl_data_rings", \
  431. WLAN_CFG_NUM_TCL_DATA_RINGS_MIN, \
  432. WLAN_CFG_NUM_TCL_DATA_RINGS_MAX, \
  433. WLAN_CFG_NUM_TCL_DATA_RINGS, \
  434. CFG_VALUE_OR_DEFAULT, "DP TCL Data Rings")
  435. #define CFG_DP_NSS_REO_DEST_RINGS \
  436. CFG_INI_UINT("dp_nss_reo_dest_rings", \
  437. WLAN_CFG_NSS_NUM_REO_DEST_RING_MIN, \
  438. WLAN_CFG_NSS_NUM_REO_DEST_RING_MAX, \
  439. WLAN_CFG_NSS_NUM_REO_DEST_RING, \
  440. CFG_VALUE_OR_DEFAULT, "DP NSS REO Destination Rings")
  441. #define CFG_DP_NSS_TCL_DATA_RINGS \
  442. CFG_INI_UINT("dp_nss_tcl_data_rings", \
  443. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MIN, \
  444. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MAX, \
  445. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS, \
  446. CFG_VALUE_OR_DEFAULT, "DP NSS TCL Data Rings")
  447. #define CFG_DP_TX_DESC \
  448. CFG_INI_UINT("dp_tx_desc", \
  449. WLAN_CFG_NUM_TX_DESC_MIN, \
  450. WLAN_CFG_NUM_TX_DESC_MAX, \
  451. WLAN_CFG_NUM_TX_DESC, \
  452. CFG_VALUE_OR_DEFAULT, "DP Tx Descriptors")
  453. #define CFG_DP_TX_EXT_DESC \
  454. CFG_INI_UINT("dp_tx_ext_desc", \
  455. WLAN_CFG_NUM_TX_EXT_DESC_MIN, \
  456. WLAN_CFG_NUM_TX_EXT_DESC_MAX, \
  457. WLAN_CFG_NUM_TX_EXT_DESC, \
  458. CFG_VALUE_OR_DEFAULT, "DP Tx Ext Descriptors")
  459. #define CFG_DP_TX_EXT_DESC_POOLS \
  460. CFG_INI_UINT("dp_tx_ext_desc_pool", \
  461. WLAN_CFG_NUM_TXEXT_DESC_POOL_MIN, \
  462. WLAN_CFG_NUM_TXEXT_DESC_POOL_MAX, \
  463. WLAN_CFG_NUM_TXEXT_DESC_POOL, \
  464. CFG_VALUE_OR_DEFAULT, "DP Tx Ext Descriptors Pool")
  465. #define CFG_DP_PDEV_RX_RING \
  466. CFG_INI_UINT("dp_pdev_rx_ring", \
  467. WLAN_CFG_PER_PDEV_RX_RING_MIN, \
  468. WLAN_CFG_PER_PDEV_RX_RING_MAX, \
  469. WLAN_CFG_PER_PDEV_RX_RING, \
  470. CFG_VALUE_OR_DEFAULT, "DP PDEV Rx Ring")
  471. #define CFG_DP_PDEV_TX_RING \
  472. CFG_INI_UINT("dp_pdev_tx_ring", \
  473. WLAN_CFG_PER_PDEV_TX_RING_MIN, \
  474. WLAN_CFG_PER_PDEV_TX_RING_MAX, \
  475. WLAN_CFG_PER_PDEV_TX_RING, \
  476. CFG_VALUE_OR_DEFAULT, \
  477. "DP PDEV Tx Ring")
  478. #define CFG_DP_RX_DEFRAG_TIMEOUT \
  479. CFG_INI_UINT("dp_rx_defrag_timeout", \
  480. WLAN_CFG_RX_DEFRAG_TIMEOUT_MIN, \
  481. WLAN_CFG_RX_DEFRAG_TIMEOUT_MAX, \
  482. WLAN_CFG_RX_DEFRAG_TIMEOUT, \
  483. CFG_VALUE_OR_DEFAULT, "DP Rx Defrag Timeout")
  484. #define CFG_DP_TX_COMPL_RING_SIZE \
  485. CFG_INI_UINT("dp_tx_compl_ring_size", \
  486. WLAN_CFG_TX_COMP_RING_SIZE_MIN, \
  487. WLAN_CFG_TX_COMP_RING_SIZE_MAX, \
  488. WLAN_CFG_TX_COMP_RING_SIZE, \
  489. CFG_VALUE_OR_DEFAULT, "DP Tx Completion Ring Size")
  490. #define CFG_DP_TX_RING_SIZE \
  491. CFG_INI_UINT("dp_tx_ring_size", \
  492. WLAN_CFG_TX_RING_SIZE_MIN,\
  493. WLAN_CFG_TX_RING_SIZE_MAX,\
  494. WLAN_CFG_TX_RING_SIZE,\
  495. CFG_VALUE_OR_DEFAULT, "DP Tx Ring Size")
  496. #define CFG_DP_NSS_COMP_RING_SIZE \
  497. CFG_INI_UINT("dp_nss_comp_ring_size", \
  498. WLAN_CFG_NSS_TX_COMP_RING_SIZE_MIN, \
  499. WLAN_CFG_NSS_TX_COMP_RING_SIZE_MAX, \
  500. WLAN_CFG_NSS_TX_COMP_RING_SIZE, \
  501. CFG_VALUE_OR_DEFAULT, "DP NSS completion Ring Size")
  502. #define CFG_DP_PDEV_LMAC_RING \
  503. CFG_INI_UINT("dp_pdev_lmac_ring", \
  504. WLAN_CFG_PER_PDEV_LMAC_RING_MIN, \
  505. WLAN_CFG_PER_PDEV_LMAC_RING_MAX, \
  506. WLAN_CFG_PER_PDEV_LMAC_RING, \
  507. CFG_VALUE_OR_DEFAULT, "DP pdev LMAC ring")
  508. /*
  509. * <ini>
  510. * dp_rx_pending_hl_threshold - High threshold of frame number to start
  511. * frame dropping scheme
  512. * @Min: 0
  513. * @Max: 524288
  514. * @Default: 393216
  515. *
  516. * This ini entry is used to set a high limit threshold to start frame
  517. * dropping scheme
  518. *
  519. * Usage: External
  520. *
  521. * </ini>
  522. */
  523. #define CFG_DP_RX_PENDING_HL_THRESHOLD \
  524. CFG_INI_UINT("dp_rx_pending_hl_threshold", \
  525. WLAN_CFG_RX_PENDING_HL_THRESHOLD_MIN, \
  526. WLAN_CFG_RX_PENDING_HL_THRESHOLD_MAX, \
  527. WLAN_CFG_RX_PENDING_HL_THRESHOLD, \
  528. CFG_VALUE_OR_DEFAULT, "DP rx pending hl threshold")
  529. /*
  530. * <ini>
  531. * dp_rx_pending_lo_threshold - Low threshold of frame number to stop
  532. * frame dropping scheme
  533. * @Min: 100
  534. * @Max: 524288
  535. * @Default: 393216
  536. *
  537. * This ini entry is used to set a low limit threshold to stop frame
  538. * dropping scheme
  539. *
  540. * Usage: External
  541. *
  542. * </ini>
  543. */
  544. #define CFG_DP_RX_PENDING_LO_THRESHOLD \
  545. CFG_INI_UINT("dp_rx_pending_lo_threshold", \
  546. WLAN_CFG_RX_PENDING_LO_THRESHOLD_MIN, \
  547. WLAN_CFG_RX_PENDING_LO_THRESHOLD_MAX, \
  548. WLAN_CFG_RX_PENDING_LO_THRESHOLD, \
  549. CFG_VALUE_OR_DEFAULT, "DP rx pending lo threshold")
  550. #define CFG_DP_BASE_HW_MAC_ID \
  551. CFG_INI_UINT("dp_base_hw_macid", \
  552. 0, 1, 1, \
  553. CFG_VALUE_OR_DEFAULT, "DP Base HW Mac ID")
  554. #define CFG_DP_RX_HASH \
  555. CFG_INI_BOOL("dp_rx_hash", true, \
  556. "DP Rx Hash")
  557. #define CFG_DP_TSO \
  558. CFG_INI_BOOL("TSOEnable", false, \
  559. "DP TSO Enabled")
  560. #define CFG_DP_LRO \
  561. CFG_INI_BOOL("LROEnable", WLAN_LRO_ENABLE, \
  562. "DP LRO Enable")
  563. /*
  564. * <ini>
  565. * CFG_DP_SG - Enable the SG feature standalonely
  566. * @Min: 0
  567. * @Max: 1
  568. * @Default: 1
  569. *
  570. * This ini entry is used to enable/disable SG feature standalonely.
  571. * Also does Rome support SG on TX, lithium does not.
  572. * For example the lithium does not support SG on UDP frames.
  573. * Which is able to handle SG only for TSO frames(in case TSO is enabled).
  574. *
  575. * Usage: External
  576. *
  577. * </ini>
  578. */
  579. #define CFG_DP_SG \
  580. CFG_INI_BOOL("dp_sg_support", false, \
  581. "DP SG Enable")
  582. #define CFG_DP_GRO \
  583. CFG_INI_BOOL("GROEnable", false, \
  584. "DP GRO Enable")
  585. #define CFG_DP_OL_TX_CSUM \
  586. CFG_INI_BOOL("dp_offload_tx_csum_support", false, \
  587. "DP tx csum Enable")
  588. #define CFG_DP_OL_RX_CSUM \
  589. CFG_INI_BOOL("dp_offload_rx_csum_support", false, \
  590. "DP rx csum Enable")
  591. #define CFG_DP_RAWMODE \
  592. CFG_INI_BOOL("dp_rawmode_support", false, \
  593. "DP rawmode Enable")
  594. #define CFG_DP_PEER_FLOW_CTRL \
  595. CFG_INI_BOOL("dp_peer_flow_control_support", false, \
  596. "DP peer flow ctrl Enable")
  597. #define CFG_DP_NAPI \
  598. CFG_INI_BOOL("dp_napi_enabled", PLATFORM_VALUE(true, false), \
  599. "DP Napi Enabled")
  600. /*
  601. * <ini>
  602. * gEnableP2pIpTcpUdpChecksumOffload - Enable checksum offload for P2P mode
  603. * @Min: 0
  604. * @Max: 1
  605. * @Default: 1
  606. *
  607. * This ini entry is used to enable/disable TX checksum(UDP/TCP) for P2P modes.
  608. * This includes P2P device mode, P2P client mode and P2P GO mode.
  609. * The feature is enabled by default. To disable TX checksum for P2P, add the
  610. * following entry in ini file:
  611. * gEnableP2pIpTcpUdpChecksumOffload=0
  612. *
  613. * Usage: External
  614. *
  615. * </ini>
  616. */
  617. #define CFG_DP_P2P_TCP_UDP_CKSUM_OFFLOAD \
  618. CFG_INI_BOOL("gEnableP2pIpTcpUdpChecksumOffload", true, \
  619. "DP TCP UDP Checksum Offload for P2P mode (device/cli/go)")
  620. /*
  621. * <ini>
  622. * gEnableNanIpTcpUdpChecksumOffload - Enable checksum offload for NAN mode
  623. * @Min: 0
  624. * @Max: 1
  625. * @Default: 1
  626. *
  627. * Usage: External
  628. *
  629. * </ini>
  630. */
  631. #define CFG_DP_NAN_TCP_UDP_CKSUM_OFFLOAD \
  632. CFG_INI_BOOL("gEnableNanIpTcpUdpChecksumOffload", true, \
  633. "DP TCP UDP Checksum Offload for NAN mode")
  634. /*
  635. * <ini>
  636. * gEnableIpTcpUdpChecksumOffload - Enable checksum offload
  637. * @Min: 0
  638. * @Max: 1
  639. * @Default: 1
  640. *
  641. * Usage: External
  642. *
  643. * </ini>
  644. */
  645. #define CFG_DP_TCP_UDP_CKSUM_OFFLOAD \
  646. CFG_INI_BOOL("gEnableIpTcpUdpChecksumOffload", true, \
  647. "DP TCP UDP Checksum Offload")
  648. #define CFG_DP_DEFRAG_TIMEOUT_CHECK \
  649. CFG_INI_BOOL("dp_defrag_timeout_check", true, \
  650. "DP Defrag Timeout Check")
  651. #define CFG_DP_WBM_RELEASE_RING \
  652. CFG_INI_UINT("dp_wbm_release_ring", \
  653. WLAN_CFG_WBM_RELEASE_RING_SIZE_MIN, \
  654. WLAN_CFG_WBM_RELEASE_RING_SIZE_MAX, \
  655. WLAN_CFG_WBM_RELEASE_RING_SIZE, \
  656. CFG_VALUE_OR_DEFAULT, "DP WBM Release Ring")
  657. #define CFG_DP_TCL_CMD_CREDIT_RING \
  658. CFG_INI_UINT("dp_tcl_cmd_credit_ring", \
  659. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MIN, \
  660. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MAX, \
  661. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE, \
  662. CFG_VALUE_OR_DEFAULT, "DP TCL Cmd_Credit ring")
  663. #define CFG_DP_TCL_STATUS_RING \
  664. CFG_INI_UINT("dp_tcl_status_ring",\
  665. WLAN_CFG_TCL_STATUS_RING_SIZE_MIN, \
  666. WLAN_CFG_TCL_STATUS_RING_SIZE_MAX, \
  667. WLAN_CFG_TCL_STATUS_RING_SIZE, \
  668. CFG_VALUE_OR_DEFAULT, "DP TCL status ring")
  669. #define CFG_DP_REO_REINJECT_RING \
  670. CFG_INI_UINT("dp_reo_reinject_ring", \
  671. WLAN_CFG_REO_REINJECT_RING_SIZE_MIN, \
  672. WLAN_CFG_REO_REINJECT_RING_SIZE_MAX, \
  673. WLAN_CFG_REO_REINJECT_RING_SIZE, \
  674. CFG_VALUE_OR_DEFAULT, "DP REO reinject ring")
  675. #define CFG_DP_RX_RELEASE_RING \
  676. CFG_INI_UINT("dp_rx_release_ring", \
  677. WLAN_CFG_RX_RELEASE_RING_SIZE_MIN, \
  678. WLAN_CFG_RX_RELEASE_RING_SIZE_MAX, \
  679. WLAN_CFG_RX_RELEASE_RING_SIZE, \
  680. CFG_VALUE_OR_DEFAULT, "DP Rx release ring")
  681. #define CFG_DP_RX_DESTINATION_RING \
  682. CFG_INI_UINT("dp_reo_dst_ring", \
  683. WLAN_CFG_REO_DST_RING_SIZE_MIN, \
  684. WLAN_CFG_REO_DST_RING_SIZE_MAX, \
  685. WLAN_CFG_REO_DST_RING_SIZE, \
  686. CFG_VALUE_OR_DEFAULT, "DP REO destination ring")
  687. #define CFG_DP_REO_EXCEPTION_RING \
  688. CFG_INI_UINT("dp_reo_exception_ring", \
  689. WLAN_CFG_REO_EXCEPTION_RING_SIZE_MIN, \
  690. WLAN_CFG_REO_EXCEPTION_RING_SIZE_MAX, \
  691. WLAN_CFG_REO_EXCEPTION_RING_SIZE, \
  692. CFG_VALUE_OR_DEFAULT, "DP REO exception ring")
  693. #define CFG_DP_REO_CMD_RING \
  694. CFG_INI_UINT("dp_reo_cmd_ring", \
  695. WLAN_CFG_REO_CMD_RING_SIZE_MIN, \
  696. WLAN_CFG_REO_CMD_RING_SIZE_MAX, \
  697. WLAN_CFG_REO_CMD_RING_SIZE, \
  698. CFG_VALUE_OR_DEFAULT, "DP REO command ring")
  699. #define CFG_DP_REO_STATUS_RING \
  700. CFG_INI_UINT("dp_reo_status_ring", \
  701. WLAN_CFG_REO_STATUS_RING_SIZE_MIN, \
  702. WLAN_CFG_REO_STATUS_RING_SIZE_MAX, \
  703. WLAN_CFG_REO_STATUS_RING_SIZE, \
  704. CFG_VALUE_OR_DEFAULT, "DP REO status ring")
  705. #define CFG_DP_RXDMA_BUF_RING \
  706. CFG_INI_UINT("dp_rxdma_buf_ring", \
  707. WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN, \
  708. WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX, \
  709. WLAN_CFG_RXDMA_BUF_RING_SIZE, \
  710. CFG_VALUE_OR_DEFAULT, "DP RXDMA buffer ring")
  711. #define CFG_DP_RXDMA_REFILL_RING \
  712. CFG_INI_UINT("dp_rxdma_refill_ring", \
  713. WLAN_CFG_RXDMA_REFILL_RING_SIZE_MIN, \
  714. WLAN_CFG_RXDMA_REFILL_RING_SIZE_MAX, \
  715. WLAN_CFG_RXDMA_REFILL_RING_SIZE, \
  716. CFG_VALUE_OR_DEFAULT, "DP RXDMA refilll ring")
  717. #define CFG_DP_TX_DESC_LIMIT_0 \
  718. CFG_INI_UINT("dp_tx_desc_limit_0", \
  719. WLAN_CFG_TX_DESC_LIMIT_0_MIN, \
  720. WLAN_CFG_TX_DESC_LIMIT_0_MAX, \
  721. WLAN_CFG_TX_DESC_LIMIT_0, \
  722. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 0")
  723. #define CFG_DP_TX_DESC_LIMIT_1 \
  724. CFG_INI_UINT("dp_tx_desc_limit_1", \
  725. WLAN_CFG_TX_DESC_LIMIT_1_MIN, \
  726. WLAN_CFG_TX_DESC_LIMIT_1_MAX, \
  727. WLAN_CFG_TX_DESC_LIMIT_1, \
  728. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 1")
  729. #define CFG_DP_TX_DESC_LIMIT_2 \
  730. CFG_INI_UINT("dp_tx_desc_limit_2", \
  731. WLAN_CFG_TX_DESC_LIMIT_2_MIN, \
  732. WLAN_CFG_TX_DESC_LIMIT_2_MAX, \
  733. WLAN_CFG_TX_DESC_LIMIT_2, \
  734. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 2")
  735. #define CFG_DP_TX_DEVICE_LIMIT \
  736. CFG_INI_UINT("dp_tx_device_limit", \
  737. WLAN_CFG_TX_DEVICE_LIMIT_MIN, \
  738. WLAN_CFG_TX_DEVICE_LIMIT_MAX, \
  739. WLAN_CFG_TX_DEVICE_LIMIT, \
  740. CFG_VALUE_OR_DEFAULT, "DP TX DEVICE limit")
  741. #define CFG_DP_TX_SW_INTERNODE_QUEUE \
  742. CFG_INI_UINT("dp_tx_sw_internode_queue", \
  743. WLAN_CFG_TX_SW_INTERNODE_QUEUE_MIN, \
  744. WLAN_CFG_TX_SW_INTERNODE_QUEUE_MAX, \
  745. WLAN_CFG_TX_SW_INTERNODE_QUEUE, \
  746. CFG_VALUE_OR_DEFAULT, "DP TX SW internode queue")
  747. #define CFG_DP_RXDMA_MONITOR_BUF_RING \
  748. CFG_INI_UINT("dp_rxdma_monitor_buf_ring", \
  749. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MIN, \
  750. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MAX, \
  751. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE, \
  752. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor buffer ring")
  753. #define CFG_DP_TX_MONITOR_BUF_RING \
  754. CFG_INI_UINT("dp_tx_monitor_buf_ring", \
  755. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MIN, \
  756. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MAX, \
  757. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE, \
  758. CFG_VALUE_OR_DEFAULT, "DP TX monitor buffer ring")
  759. #define CFG_DP_RXDMA_MONITOR_DST_RING \
  760. CFG_INI_UINT("dp_rxdma_monitor_dst_ring", \
  761. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MIN, \
  762. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MAX, \
  763. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE, \
  764. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor destination ring")
  765. #define CFG_DP_TX_MONITOR_DST_RING \
  766. CFG_INI_UINT("dp_tx_monitor_dst_ring", \
  767. WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MIN, \
  768. WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MAX, \
  769. WLAN_CFG_TX_MONITOR_DST_RING_SIZE, \
  770. CFG_VALUE_OR_DEFAULT, "DP TX monitor destination ring")
  771. #define CFG_DP_RXDMA_MONITOR_STATUS_RING \
  772. CFG_INI_UINT("dp_rxdma_monitor_status_ring", \
  773. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MIN, \
  774. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MAX, \
  775. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE, \
  776. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor status ring")
  777. #define CFG_DP_RXDMA_MONITOR_DESC_RING \
  778. CFG_INI_UINT("dp_rxdma_monitor_desc_ring", \
  779. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MIN, \
  780. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MAX, \
  781. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE, \
  782. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor destination ring")
  783. #define CFG_DP_RXDMA_ERR_DST_RING \
  784. CFG_INI_UINT("dp_rxdma_err_dst_ring", \
  785. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MIN, \
  786. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MAX, \
  787. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE, \
  788. CFG_VALUE_OR_DEFAULT, "RXDMA err destination ring")
  789. #define CFG_DP_PER_PKT_LOGGING \
  790. CFG_INI_UINT("enable_verbose_debug", \
  791. 0, 0xffff, 0, \
  792. CFG_VALUE_OR_DEFAULT, "Enable excessive per packet logging")
  793. #define CFG_DP_TX_FLOW_START_QUEUE_OFFSET \
  794. CFG_INI_UINT("TxFlowStartQueueOffset", \
  795. 0, 30, WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET, \
  796. CFG_VALUE_OR_DEFAULT, "Start queue offset")
  797. #define CFG_DP_TX_FLOW_STOP_QUEUE_TH \
  798. CFG_INI_UINT("TxFlowStopQueueThreshold", \
  799. 0, 50, 15, \
  800. CFG_VALUE_OR_DEFAULT, "Stop queue Threshold")
  801. #define CFG_DP_IPA_UC_TX_BUF_SIZE \
  802. CFG_INI_UINT("IpaUcTxBufSize", \
  803. 0, 4096, WLAN_CFG_IPA_UC_TX_BUF_SIZE, \
  804. CFG_VALUE_OR_DEFAULT, "IPA tx buffer size")
  805. #define CFG_DP_IPA_UC_TX_PARTITION_BASE \
  806. CFG_INI_UINT("IpaUcTxPartitionBase", \
  807. 0, 9000, WLAN_CFG_IPA_UC_TX_PARTITION_BASE, \
  808. CFG_VALUE_OR_DEFAULT, "IPA tx partition base")
  809. #define CFG_DP_IPA_UC_RX_IND_RING_COUNT \
  810. CFG_INI_UINT("IpaUcRxIndRingCount", \
  811. 0, 2048, WLAN_CFG_IPA_UC_RX_IND_RING_COUNT, \
  812. CFG_VALUE_OR_DEFAULT, "IPA rx indication ring count")
  813. #define CFG_DP_AP_STA_SECURITY_SEPERATION \
  814. CFG_INI_BOOL("gDisableIntraBssFwd", \
  815. false, "Disable intrs BSS Rx packets")
  816. #define CFG_DP_ENABLE_DATA_STALL_DETECTION \
  817. CFG_INI_BOOL("gEnableDataStallDetection", \
  818. true, "Enable/Disable Data stall detection")
  819. #define CFG_DP_RX_SW_DESC_WEIGHT \
  820. CFG_INI_UINT("dp_rx_sw_desc_weight", \
  821. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN, \
  822. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX, \
  823. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE, \
  824. CFG_VALUE_OR_DEFAULT, "DP RX SW DESC weight")
  825. #define CFG_DP_RX_SW_DESC_NUM \
  826. CFG_INI_UINT("dp_rx_sw_desc_num", \
  827. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN, \
  828. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX, \
  829. WLAN_CFG_RX_SW_DESC_NUM_SIZE, \
  830. CFG_VALUE_OR_DEFAULT, "DP RX SW DESC num")
  831. #define CFG_DP_RX_FLOW_SEARCH_TABLE_SIZE \
  832. CFG_INI_UINT("dp_rx_flow_search_table_size", \
  833. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MIN, \
  834. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MAX, \
  835. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_DEFAULT, \
  836. CFG_VALUE_OR_DEFAULT, \
  837. "DP Rx Flow Search Table Size in number of entries")
  838. #define CFG_DP_RX_FLOW_TAG_ENABLE \
  839. CFG_INI_BOOL("dp_rx_flow_tag_enable", false, \
  840. "Enable/Disable DP Rx Flow Tag")
  841. #define CFG_DP_RX_FLOW_SEARCH_TABLE_PER_PDEV \
  842. CFG_INI_BOOL("dp_rx_per_pdev_flow_search", false, \
  843. "DP Rx Flow Search Table Is Per PDev")
  844. #define CFG_DP_RX_MON_PROTOCOL_FLOW_TAG_ENABLE \
  845. CFG_INI_BOOL("dp_rx_monitor_protocol_flow_tag_enable", true, \
  846. "Enable/Disable Rx Protocol & Flow tags in Monitor mode")
  847. #define CFG_DP_TX_PER_PKT_VDEV_ID_CHECK \
  848. CFG_INI_BOOL("dp_tx_allow_per_pkt_vdev_id_check", false, \
  849. "Enable/Disable tx Per Pkt vdev id check")
  850. /*
  851. * <ini>
  852. * dp_rx_fisa_enable - Control Rx datapath FISA
  853. * @Min: 0
  854. * @Max: 1
  855. * @Default: 1
  856. *
  857. * This ini is used to enable DP Rx FISA feature
  858. *
  859. * Related: dp_rx_flow_search_table_size
  860. *
  861. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  862. *
  863. * Usage: Internal
  864. *
  865. * </ini>
  866. */
  867. #define CFG_DP_RX_FISA_ENABLE \
  868. CFG_INI_BOOL("dp_rx_fisa_enable", true, \
  869. "Enable/Disable DP Rx FISA")
  870. #define CFG_DP_RXDMA_MONITOR_RX_DROP_THRESHOLD \
  871. CFG_INI_UINT("mon_drop_thresh", \
  872. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MIN, \
  873. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MAX, \
  874. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE, \
  875. CFG_VALUE_OR_DEFAULT, "RXDMA monitor rx drop theshold")
  876. #define CFG_DP_PKTLOG_BUFFER_SIZE \
  877. CFG_INI_UINT("PktlogBufSize", \
  878. WLAN_CFG_PKTLOG_MIN_BUFFER_SIZE, \
  879. WLAN_CFG_PKTLOG_MAX_BUFFER_SIZE, \
  880. WLAN_CFG_PKTLOG_BUFFER_SIZE, \
  881. CFG_VALUE_OR_DEFAULT, "Packet Log buffer size")
  882. #define CFG_DP_FULL_MON_MODE \
  883. CFG_INI_BOOL("full_mon_mode", \
  884. false, "Full Monitor mode support")
  885. #define CFG_DP_REO_RINGS_MAP \
  886. CFG_INI_UINT("dp_reo_rings_map", \
  887. WLAN_CFG_NUM_REO_RINGS_MAP_MIN, \
  888. WLAN_CFG_NUM_REO_RINGS_MAP_MAX, \
  889. WLAN_CFG_NUM_REO_RINGS_MAP, \
  890. CFG_VALUE_OR_DEFAULT, "REO Destination Rings Mapping")
  891. #define CFG_DP_RX_RADIO_0_DEFAULT_REO \
  892. CFG_INI_UINT("dp_rx_radio0_default_reo", \
  893. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  894. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  895. WLAN_CFG_RADIO_0_DEFAULT_REO, \
  896. CFG_VALUE_OR_DEFAULT, "Radio0 to REO destination default mapping")
  897. #define CFG_DP_RX_RADIO_1_DEFAULT_REO \
  898. CFG_INI_UINT("dp_rx_radio1_default_reo", \
  899. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  900. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  901. WLAN_CFG_RADIO_1_DEFAULT_REO, \
  902. CFG_VALUE_OR_DEFAULT, "Radio1 to REO destination default mapping")
  903. #define CFG_DP_RX_RADIO_2_DEFAULT_REO \
  904. CFG_INI_UINT("dp_rx_radio2_default_reo", \
  905. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  906. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  907. WLAN_CFG_RADIO_2_DEFAULT_REO, \
  908. CFG_VALUE_OR_DEFAULT, "Radio2 to REO destination default mapping")
  909. #define CFG_DP_PEER_EXT_STATS \
  910. CFG_INI_BOOL("peer_ext_stats", \
  911. false, "Peer extended stats")
  912. /*
  913. * <ini>
  914. * legacy_mode_csum_disable - Disable csum offload for legacy 802.11abg modes
  915. * @Min: 0
  916. * @Max: 1
  917. * @Default: Default value indicating if checksum should be disabled for
  918. * legacy WLAN modes
  919. *
  920. * This ini is used to disable HW checksum offload capability for legacy
  921. * connections
  922. *
  923. * Related: gEnableIpTcpUdpChecksumOffload should be enabled
  924. *
  925. * Usage: Internal
  926. *
  927. * </ini>
  928. */
  929. #ifndef DP_LEGACY_MODE_CSM_DEFAULT_DISABLE
  930. #define DP_LEGACY_MODE_CSM_DEFAULT_DISABLE 1
  931. #endif
  932. #define CFG_DP_LEGACY_MODE_CSUM_DISABLE \
  933. CFG_INI_BOOL("legacy_mode_csum_disable", \
  934. DP_LEGACY_MODE_CSM_DEFAULT_DISABLE, \
  935. "Enable/Disable legacy mode checksum")
  936. #define CFG_DP_RX_BUFF_POOL_ENABLE \
  937. CFG_INI_BOOL("dp_rx_buff_prealloc_pool", false, \
  938. "Enable/Disable DP RX emergency buffer pool support")
  939. #define CFG_DP_RX_REFILL_BUFF_POOL_ENABLE \
  940. CFG_INI_BOOL("dp_rx_refill_buff_pool", false, \
  941. "Enable/Disable DP RX refill buffer pool support")
  942. #define CFG_DP_POLL_MODE_ENABLE \
  943. CFG_INI_BOOL("dp_poll_mode_enable", false, \
  944. "Enable/Disable Polling mode for data path")
  945. #define CFG_DP_RX_FST_IN_CMEM \
  946. CFG_INI_BOOL("dp_rx_fst_in_cmem", false, \
  947. "Enable/Disable flow search table in CMEM")
  948. /*
  949. * <ini>
  950. * gEnableSWLM - Control DP Software latency manager
  951. * @Min: 0
  952. * @Max: 1
  953. * @Default: 0
  954. *
  955. * This ini is used to enable DP Software latency Manager
  956. *
  957. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  958. *
  959. * Usage: Internal
  960. *
  961. * </ini>
  962. */
  963. #define CFG_DP_SWLM_ENABLE \
  964. CFG_INI_BOOL("gEnableSWLM", false, \
  965. "Enable/Disable DP SWLM")
  966. /*
  967. * <ini>
  968. * wow_check_rx_pending_enable - control to check RX frames pending in Wow
  969. * @Min: 0
  970. * @Max: 1
  971. * @Default: 0
  972. *
  973. * This ini is used to control DP Software to perform RX pending check
  974. * before entering WoW mode
  975. *
  976. * Usage: Internal
  977. *
  978. * </ini>
  979. */
  980. #define CFG_DP_WOW_CHECK_RX_PENDING \
  981. CFG_INI_BOOL("wow_check_rx_pending_enable", \
  982. false, \
  983. "enable rx frame pending check in WoW mode")
  984. #define CFG_DP_DELAY_MON_REPLENISH \
  985. CFG_INI_BOOL("delay_mon_replenish", \
  986. true, "Delay Monitor Replenish")
  987. /*
  988. * <ini>
  989. * gForceRX64BA - enable force 64 blockack mode for RX
  990. * @Min: 0
  991. * @Max: 1
  992. * @Default: 0
  993. *
  994. * This ini is used to control DP Software to use 64 blockack
  995. * for RX direction forcibly
  996. *
  997. * Usage: Internal
  998. *
  999. * </ini>
  1000. */
  1001. #define CFG_FORCE_RX_64_BA \
  1002. CFG_INI_BOOL("gForceRX64BA", \
  1003. false, "Enable/Disable force 64 blockack in RX side")
  1004. /*
  1005. * <ini>
  1006. * ghw_cc_enable - enable HW cookie conversion by register
  1007. * @Min: 0
  1008. * @Max: 1
  1009. * @Default: 1
  1010. *
  1011. * This ini is used to control HW based 20 bits cookie to 64 bits
  1012. * Desc virtual address conversion
  1013. *
  1014. * Usage: Internal
  1015. *
  1016. * </ini>
  1017. */
  1018. #define CFG_DP_HW_CC_ENABLE \
  1019. CFG_INI_BOOL("ghw_cc_enable", \
  1020. true, "Enable/Disable HW cookie conversion")
  1021. #ifdef IPA_OFFLOAD
  1022. /*
  1023. * <ini>
  1024. * dp_ipa_tx_ring_size - Set tcl ring size for IPA
  1025. * @Min: 1024
  1026. * @Max: 8096
  1027. * @Default: 1024
  1028. *
  1029. * This ini sets the tcl ring size for IPA
  1030. *
  1031. * Related: N/A
  1032. *
  1033. * Supported Feature: IPA
  1034. *
  1035. * Usage: Internal
  1036. *
  1037. * </ini>
  1038. */
  1039. #define CFG_DP_IPA_TX_RING_SIZE \
  1040. CFG_INI_UINT("dp_ipa_tx_ring_size", \
  1041. WLAN_CFG_IPA_TX_RING_SIZE_MIN, \
  1042. WLAN_CFG_IPA_TX_RING_SIZE_MAX, \
  1043. WLAN_CFG_IPA_TX_RING_SIZE, \
  1044. CFG_VALUE_OR_DEFAULT, "IPA TCL ring size")
  1045. /*
  1046. * <ini>
  1047. * dp_ipa_tx_comp_ring_size - Set tx comp ring size for IPA
  1048. * @Min: 1024
  1049. * @Max: 8096
  1050. * @Default: 1024
  1051. *
  1052. * This ini sets the tx comp ring size for IPA
  1053. *
  1054. * Related: N/A
  1055. *
  1056. * Supported Feature: IPA
  1057. *
  1058. * Usage: Internal
  1059. *
  1060. * </ini>
  1061. */
  1062. #define CFG_DP_IPA_TX_COMP_RING_SIZE \
  1063. CFG_INI_UINT("dp_ipa_tx_comp_ring_size", \
  1064. WLAN_CFG_IPA_TX_COMP_RING_SIZE_MIN, \
  1065. WLAN_CFG_IPA_TX_COMP_RING_SIZE_MAX, \
  1066. WLAN_CFG_IPA_TX_COMP_RING_SIZE, \
  1067. CFG_VALUE_OR_DEFAULT, "IPA tx comp ring size")
  1068. #ifdef IPA_WDI3_TX_TWO_PIPES
  1069. /*
  1070. * <ini>
  1071. * dp_ipa_tx_alt_ring_size - Set alt tcl ring size for IPA
  1072. * @Min: 1024
  1073. * @Max: 8096
  1074. * @Default: 1024
  1075. *
  1076. * This ini sets the alt tcl ring size for IPA
  1077. *
  1078. * Related: N/A
  1079. *
  1080. * Supported Feature: IPA
  1081. *
  1082. * Usage: Internal
  1083. *
  1084. * </ini>
  1085. */
  1086. #define CFG_DP_IPA_TX_ALT_RING_SIZE \
  1087. CFG_INI_UINT("dp_ipa_tx_alt_ring_size", \
  1088. WLAN_CFG_IPA_TX_ALT_RING_SIZE_MIN, \
  1089. WLAN_CFG_IPA_TX_ALT_RING_SIZE_MAX, \
  1090. WLAN_CFG_IPA_TX_ALT_RING_SIZE, \
  1091. CFG_VALUE_OR_DEFAULT, \
  1092. "DP IPA TX Alternative Ring Size")
  1093. /*
  1094. * <ini>
  1095. * dp_ipa_tx_alt_comp_ring_size - Set tx alt comp ring size for IPA
  1096. * @Min: 1024
  1097. * @Max: 8096
  1098. * @Default: 1024
  1099. *
  1100. * This ini sets the tx alt comp ring size for IPA
  1101. *
  1102. * Related: N/A
  1103. *
  1104. * Supported Feature: IPA
  1105. *
  1106. * Usage: Internal
  1107. *
  1108. * </ini>
  1109. */
  1110. #define CFG_DP_IPA_TX_ALT_COMP_RING_SIZE \
  1111. CFG_INI_UINT("dp_ipa_tx_alt_comp_ring_size", \
  1112. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MIN, \
  1113. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MAX, \
  1114. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE, \
  1115. CFG_VALUE_OR_DEFAULT, \
  1116. "DP IPA TX Alternative Completion Ring Size")
  1117. #define CFG_DP_IPA_TX_ALT_RING_CFG \
  1118. CFG(CFG_DP_IPA_TX_ALT_RING_SIZE) \
  1119. CFG(CFG_DP_IPA_TX_ALT_COMP_RING_SIZE)
  1120. #else
  1121. #define CFG_DP_IPA_TX_ALT_RING_CFG
  1122. #endif
  1123. #define CFG_DP_IPA_TX_RING_CFG \
  1124. CFG(CFG_DP_IPA_TX_RING_SIZE) \
  1125. CFG(CFG_DP_IPA_TX_COMP_RING_SIZE)
  1126. #else
  1127. #define CFG_DP_IPA_TX_RING_CFG
  1128. #define CFG_DP_IPA_TX_ALT_RING_CFG
  1129. #endif
  1130. #ifdef WLAN_SUPPORT_PPEDS
  1131. #define CFG_DP_PPE_ENABLE \
  1132. CFG_INI_BOOL("ppe_enable", false, \
  1133. "DP ppe enable flag")
  1134. #define CFG_DP_REO2PPE_RING \
  1135. CFG_INI_UINT("dp_reo2ppe_ring", \
  1136. WLAN_CFG_REO2PPE_RING_SIZE_MIN, \
  1137. WLAN_CFG_REO2PPE_RING_SIZE_MAX, \
  1138. WLAN_CFG_REO2PPE_RING_SIZE, \
  1139. CFG_VALUE_OR_DEFAULT, "DP REO2PPE ring")
  1140. #define CFG_DP_PPE2TCL_RING \
  1141. CFG_INI_UINT("dp_ppe2tcl_ring", \
  1142. WLAN_CFG_PPE2TCL_RING_SIZE_MIN, \
  1143. WLAN_CFG_PPE2TCL_RING_SIZE_MAX, \
  1144. WLAN_CFG_PPE2TCL_RING_SIZE, \
  1145. CFG_VALUE_OR_DEFAULT, "DP PPE2TCL rings")
  1146. #define CFG_DP_PPE_RELEASE_RING \
  1147. CFG_INI_UINT("dp_ppe_release_ring", \
  1148. WLAN_CFG_PPE_RELEASE_RING_SIZE_MIN, \
  1149. WLAN_CFG_PPE_RELEASE_RING_SIZE_MAX, \
  1150. WLAN_CFG_PPE_RELEASE_RING_SIZE, \
  1151. CFG_VALUE_OR_DEFAULT, "DP PPE Release Ring")
  1152. #define CFG_DP_PPE_CONFIG \
  1153. CFG(CFG_DP_PPE_ENABLE) \
  1154. CFG(CFG_DP_REO2PPE_RING) \
  1155. CFG(CFG_DP_PPE2TCL_RING) \
  1156. CFG(CFG_DP_PPE_RELEASE_RING)
  1157. #else
  1158. #define CFG_DP_PPE_CONFIG
  1159. #endif
  1160. #define CFG_DP \
  1161. CFG(CFG_DP_HTT_PACKET_TYPE) \
  1162. CFG(CFG_DP_INT_BATCH_THRESHOLD_OTHER) \
  1163. CFG(CFG_DP_INT_BATCH_THRESHOLD_RX) \
  1164. CFG(CFG_DP_INT_BATCH_THRESHOLD_TX) \
  1165. CFG(CFG_DP_INT_TIMER_THRESHOLD_OTHER) \
  1166. CFG(CFG_DP_INT_TIMER_THRESHOLD_RX) \
  1167. CFG(CFG_DP_INT_TIMER_THRESHOLD_TX) \
  1168. CFG(CFG_DP_MAX_ALLOC_SIZE) \
  1169. CFG(CFG_DP_MAX_CLIENTS) \
  1170. CFG(CFG_DP_MAX_PEER_ID) \
  1171. CFG(CFG_DP_REO_DEST_RINGS) \
  1172. CFG(CFG_DP_TCL_DATA_RINGS) \
  1173. CFG(CFG_DP_NSS_REO_DEST_RINGS) \
  1174. CFG(CFG_DP_NSS_TCL_DATA_RINGS) \
  1175. CFG(CFG_DP_TX_DESC) \
  1176. CFG(CFG_DP_TX_EXT_DESC) \
  1177. CFG(CFG_DP_TX_EXT_DESC_POOLS) \
  1178. CFG(CFG_DP_PDEV_RX_RING) \
  1179. CFG(CFG_DP_PDEV_TX_RING) \
  1180. CFG(CFG_DP_RX_DEFRAG_TIMEOUT) \
  1181. CFG(CFG_DP_TX_COMPL_RING_SIZE) \
  1182. CFG(CFG_DP_TX_RING_SIZE) \
  1183. CFG(CFG_DP_NSS_COMP_RING_SIZE) \
  1184. CFG(CFG_DP_PDEV_LMAC_RING) \
  1185. CFG(CFG_DP_BASE_HW_MAC_ID) \
  1186. CFG(CFG_DP_RX_HASH) \
  1187. CFG(CFG_DP_TSO) \
  1188. CFG(CFG_DP_LRO) \
  1189. CFG(CFG_DP_SG) \
  1190. CFG(CFG_DP_GRO) \
  1191. CFG(CFG_DP_OL_TX_CSUM) \
  1192. CFG(CFG_DP_OL_RX_CSUM) \
  1193. CFG(CFG_DP_RAWMODE) \
  1194. CFG(CFG_DP_PEER_FLOW_CTRL) \
  1195. CFG(CFG_DP_NAPI) \
  1196. CFG(CFG_DP_TCP_UDP_CKSUM_OFFLOAD) \
  1197. CFG(CFG_DP_NAN_TCP_UDP_CKSUM_OFFLOAD) \
  1198. CFG(CFG_DP_P2P_TCP_UDP_CKSUM_OFFLOAD) \
  1199. CFG(CFG_DP_DEFRAG_TIMEOUT_CHECK) \
  1200. CFG(CFG_DP_WBM_RELEASE_RING) \
  1201. CFG(CFG_DP_TCL_CMD_CREDIT_RING) \
  1202. CFG(CFG_DP_TCL_STATUS_RING) \
  1203. CFG(CFG_DP_REO_REINJECT_RING) \
  1204. CFG(CFG_DP_RX_RELEASE_RING) \
  1205. CFG(CFG_DP_REO_EXCEPTION_RING) \
  1206. CFG(CFG_DP_RX_DESTINATION_RING) \
  1207. CFG(CFG_DP_REO_CMD_RING) \
  1208. CFG(CFG_DP_REO_STATUS_RING) \
  1209. CFG(CFG_DP_RXDMA_BUF_RING) \
  1210. CFG(CFG_DP_RXDMA_REFILL_RING) \
  1211. CFG(CFG_DP_TX_DESC_LIMIT_0) \
  1212. CFG(CFG_DP_TX_DESC_LIMIT_1) \
  1213. CFG(CFG_DP_TX_DESC_LIMIT_2) \
  1214. CFG(CFG_DP_TX_DEVICE_LIMIT) \
  1215. CFG(CFG_DP_TX_SW_INTERNODE_QUEUE) \
  1216. CFG(CFG_DP_RXDMA_MONITOR_BUF_RING) \
  1217. CFG(CFG_DP_RXDMA_MONITOR_DST_RING) \
  1218. CFG(CFG_DP_RXDMA_MONITOR_STATUS_RING) \
  1219. CFG(CFG_DP_RXDMA_MONITOR_DESC_RING) \
  1220. CFG(CFG_DP_RXDMA_ERR_DST_RING) \
  1221. CFG(CFG_DP_PER_PKT_LOGGING) \
  1222. CFG(CFG_DP_TX_FLOW_START_QUEUE_OFFSET) \
  1223. CFG(CFG_DP_TX_FLOW_STOP_QUEUE_TH) \
  1224. CFG(CFG_DP_IPA_UC_TX_BUF_SIZE) \
  1225. CFG(CFG_DP_IPA_UC_TX_PARTITION_BASE) \
  1226. CFG(CFG_DP_IPA_UC_RX_IND_RING_COUNT) \
  1227. CFG(CFG_DP_AP_STA_SECURITY_SEPERATION) \
  1228. CFG(CFG_DP_ENABLE_DATA_STALL_DETECTION) \
  1229. CFG(CFG_DP_RX_SW_DESC_WEIGHT) \
  1230. CFG(CFG_DP_RX_SW_DESC_NUM) \
  1231. CFG(CFG_DP_RX_FLOW_SEARCH_TABLE_SIZE) \
  1232. CFG(CFG_DP_RX_FLOW_TAG_ENABLE) \
  1233. CFG(CFG_DP_RX_FLOW_SEARCH_TABLE_PER_PDEV) \
  1234. CFG(CFG_DP_RX_MON_PROTOCOL_FLOW_TAG_ENABLE) \
  1235. CFG(CFG_DP_RXDMA_MONITOR_RX_DROP_THRESHOLD) \
  1236. CFG(CFG_DP_PKTLOG_BUFFER_SIZE) \
  1237. CFG(CFG_DP_RX_FISA_ENABLE) \
  1238. CFG(CFG_DP_FULL_MON_MODE) \
  1239. CFG(CFG_DP_REO_RINGS_MAP) \
  1240. CFG(CFG_DP_PEER_EXT_STATS) \
  1241. CFG(CFG_DP_RX_BUFF_POOL_ENABLE) \
  1242. CFG(CFG_DP_RX_REFILL_BUFF_POOL_ENABLE) \
  1243. CFG(CFG_DP_RX_PENDING_HL_THRESHOLD) \
  1244. CFG(CFG_DP_RX_PENDING_LO_THRESHOLD) \
  1245. CFG(CFG_DP_LEGACY_MODE_CSUM_DISABLE) \
  1246. CFG(CFG_DP_POLL_MODE_ENABLE) \
  1247. CFG(CFG_DP_SWLM_ENABLE) \
  1248. CFG(CFG_DP_TX_PER_PKT_VDEV_ID_CHECK) \
  1249. CFG(CFG_DP_RX_FST_IN_CMEM) \
  1250. CFG(CFG_DP_RX_RADIO_0_DEFAULT_REO) \
  1251. CFG(CFG_DP_RX_RADIO_1_DEFAULT_REO) \
  1252. CFG(CFG_DP_RX_RADIO_2_DEFAULT_REO) \
  1253. CFG(CFG_DP_WOW_CHECK_RX_PENDING) \
  1254. CFG(CFG_DP_HW_CC_ENABLE) \
  1255. CFG(CFG_FORCE_RX_64_BA) \
  1256. CFG(CFG_DP_DELAY_MON_REPLENISH) \
  1257. CFG(CFG_DP_TX_MONITOR_BUF_RING) \
  1258. CFG(CFG_DP_TX_MONITOR_DST_RING) \
  1259. CFG_DP_IPA_TX_RING_CFG \
  1260. CFG_DP_PPE_CONFIG \
  1261. CFG_DP_IPA_TX_ALT_RING_CFG
  1262. #endif /* _CFG_DP_H_ */