dp_main.c 232 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. #ifndef REMOVE_PKT_LOG
  59. #include <pktlog_ac_api.h>
  60. #include <pktlog_ac.h>
  61. #endif
  62. #endif
  63. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  64. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  65. uint8_t *peer_mac_addr,
  66. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  67. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  68. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  69. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  70. #define DP_INTR_POLL_TIMER_MS 10
  71. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  72. #define DP_MCS_LENGTH (6*MAX_MCS)
  73. #define DP_NSS_LENGTH (6*SS_COUNT)
  74. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  75. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  76. #define DP_MAX_MCS_STRING_LEN 30
  77. #define DP_CURR_FW_STATS_AVAIL 19
  78. #define DP_HTT_DBG_EXT_STATS_MAX 256
  79. #define DP_MAX_SLEEP_TIME 100
  80. #ifdef IPA_OFFLOAD
  81. /* Exclude IPA rings from the interrupt context */
  82. #define TX_RING_MASK_VAL 0xb
  83. #define RX_RING_MASK_VAL 0x7
  84. #else
  85. #define TX_RING_MASK_VAL 0xF
  86. #define RX_RING_MASK_VAL 0xF
  87. #endif
  88. #define STR_MAXLEN 64
  89. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  90. /* PPDU stats mask sent to FW to enable enhanced stats */
  91. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  92. /* PPDU stats mask sent to FW to support debug sniffer feature */
  93. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  94. /* PPDU stats mask sent to FW to support BPR feature*/
  95. #define DP_PPDU_STATS_CFG_BPR 0x2000
  96. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  97. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  98. DP_PPDU_STATS_CFG_ENH_STATS)
  99. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  100. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  101. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  102. #define RNG_ERR "SRNG setup failed for"
  103. /**
  104. * default_dscp_tid_map - Default DSCP-TID mapping
  105. *
  106. * DSCP TID
  107. * 000000 0
  108. * 001000 1
  109. * 010000 2
  110. * 011000 3
  111. * 100000 4
  112. * 101000 5
  113. * 110000 6
  114. * 111000 7
  115. */
  116. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  117. 0, 0, 0, 0, 0, 0, 0, 0,
  118. 1, 1, 1, 1, 1, 1, 1, 1,
  119. 2, 2, 2, 2, 2, 2, 2, 2,
  120. 3, 3, 3, 3, 3, 3, 3, 3,
  121. 4, 4, 4, 4, 4, 4, 4, 4,
  122. 5, 5, 5, 5, 5, 5, 5, 5,
  123. 6, 6, 6, 6, 6, 6, 6, 6,
  124. 7, 7, 7, 7, 7, 7, 7, 7,
  125. };
  126. /*
  127. * struct dp_rate_debug
  128. *
  129. * @mcs_type: print string for a given mcs
  130. * @valid: valid mcs rate?
  131. */
  132. struct dp_rate_debug {
  133. char mcs_type[DP_MAX_MCS_STRING_LEN];
  134. uint8_t valid;
  135. };
  136. #define MCS_VALID 1
  137. #define MCS_INVALID 0
  138. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  139. {
  140. {"OFDM 48 Mbps", MCS_VALID},
  141. {"OFDM 24 Mbps", MCS_VALID},
  142. {"OFDM 12 Mbps", MCS_VALID},
  143. {"OFDM 6 Mbps ", MCS_VALID},
  144. {"OFDM 54 Mbps", MCS_VALID},
  145. {"OFDM 36 Mbps", MCS_VALID},
  146. {"OFDM 18 Mbps", MCS_VALID},
  147. {"OFDM 9 Mbps ", MCS_VALID},
  148. {"INVALID ", MCS_INVALID},
  149. {"INVALID ", MCS_INVALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_VALID},
  153. },
  154. {
  155. {"CCK 11 Mbps Long ", MCS_VALID},
  156. {"CCK 5.5 Mbps Long ", MCS_VALID},
  157. {"CCK 2 Mbps Long ", MCS_VALID},
  158. {"CCK 1 Mbps Long ", MCS_VALID},
  159. {"CCK 11 Mbps Short ", MCS_VALID},
  160. {"CCK 5.5 Mbps Short", MCS_VALID},
  161. {"CCK 2 Mbps Short ", MCS_VALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_INVALID},
  164. {"INVALID ", MCS_INVALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_VALID},
  168. },
  169. {
  170. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  171. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  172. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  173. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  174. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  175. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  176. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  177. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  178. {"INVALID ", MCS_INVALID},
  179. {"INVALID ", MCS_INVALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_VALID},
  183. },
  184. {
  185. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  186. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  187. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  188. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  189. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  190. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  191. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  192. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  193. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  194. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  195. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  196. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  197. {"INVALID ", MCS_VALID},
  198. },
  199. {
  200. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  201. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  202. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  203. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  204. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  205. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  206. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  207. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  208. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  209. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  210. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  211. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  212. {"INVALID ", MCS_VALID},
  213. }
  214. };
  215. /**
  216. * @brief Cpu ring map types
  217. */
  218. enum dp_cpu_ring_map_types {
  219. DP_DEFAULT_MAP,
  220. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  221. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  222. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  223. DP_CPU_RING_MAP_MAX
  224. };
  225. /**
  226. * @brief Cpu to tx ring map
  227. */
  228. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  229. {0x0, 0x1, 0x2, 0x0},
  230. {0x1, 0x2, 0x1, 0x2},
  231. {0x0, 0x2, 0x0, 0x2},
  232. {0x2, 0x2, 0x2, 0x2}
  233. };
  234. /**
  235. * @brief Select the type of statistics
  236. */
  237. enum dp_stats_type {
  238. STATS_FW = 0,
  239. STATS_HOST = 1,
  240. STATS_TYPE_MAX = 2,
  241. };
  242. /**
  243. * @brief General Firmware statistics options
  244. *
  245. */
  246. enum dp_fw_stats {
  247. TXRX_FW_STATS_INVALID = -1,
  248. };
  249. /**
  250. * dp_stats_mapping_table - Firmware and Host statistics
  251. * currently supported
  252. */
  253. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  254. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  261. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  262. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  263. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  264. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  265. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  266. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  267. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  268. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  269. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  270. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  271. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  272. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  273. /* Last ENUM for HTT FW STATS */
  274. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  275. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  276. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  277. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  278. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  279. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  280. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  281. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  282. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  283. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  284. };
  285. /* MCL specific functions */
  286. #ifdef CONFIG_MCL
  287. /**
  288. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  289. * @soc: pointer to dp_soc handle
  290. * @intr_ctx_num: interrupt context number for which mon mask is needed
  291. *
  292. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  293. * This function is returning 0, since in interrupt mode(softirq based RX),
  294. * we donot want to process monitor mode rings in a softirq.
  295. *
  296. * So, in case packet log is enabled for SAP/STA/P2P modes,
  297. * regular interrupt processing will not process monitor mode rings. It would be
  298. * done in a separate timer context.
  299. *
  300. * Return: 0
  301. */
  302. static inline
  303. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  304. {
  305. return 0;
  306. }
  307. /*
  308. * dp_service_mon_rings()- timer to reap monitor rings
  309. * reqd as we are not getting ppdu end interrupts
  310. * @arg: SoC Handle
  311. *
  312. * Return:
  313. *
  314. */
  315. static void dp_service_mon_rings(void *arg)
  316. {
  317. struct dp_soc *soc = (struct dp_soc *)arg;
  318. int ring = 0, work_done, mac_id;
  319. struct dp_pdev *pdev = NULL;
  320. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  321. pdev = soc->pdev_list[ring];
  322. if (!pdev)
  323. continue;
  324. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  325. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  326. pdev->pdev_id);
  327. work_done = dp_mon_process(soc, mac_for_pdev,
  328. QCA_NAPI_BUDGET);
  329. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  330. FL("Reaped %d descs from Monitor rings"),
  331. work_done);
  332. }
  333. }
  334. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  335. }
  336. #ifndef REMOVE_PKT_LOG
  337. /**
  338. * dp_pkt_log_init() - API to initialize packet log
  339. * @ppdev: physical device handle
  340. * @scn: HIF context
  341. *
  342. * Return: none
  343. */
  344. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  345. {
  346. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  347. if (handle->pkt_log_init) {
  348. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  349. "%s: Packet log not initialized", __func__);
  350. return;
  351. }
  352. pktlog_sethandle(&handle->pl_dev, scn);
  353. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  354. if (pktlogmod_init(scn)) {
  355. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  356. "%s: pktlogmod_init failed", __func__);
  357. handle->pkt_log_init = false;
  358. } else {
  359. handle->pkt_log_init = true;
  360. }
  361. }
  362. /**
  363. * dp_pkt_log_con_service() - connect packet log service
  364. * @ppdev: physical device handle
  365. * @scn: device context
  366. *
  367. * Return: none
  368. */
  369. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  370. {
  371. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  372. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  373. pktlog_htc_attach();
  374. }
  375. /**
  376. * dp_pktlogmod_exit() - API to cleanup pktlog info
  377. * @handle: Pdev handle
  378. *
  379. * Return: none
  380. */
  381. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  382. {
  383. void *scn = (void *)handle->soc->hif_handle;
  384. if (!scn) {
  385. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  386. "%s: Invalid hif(scn) handle", __func__);
  387. return;
  388. }
  389. pktlogmod_exit(scn);
  390. handle->pkt_log_init = false;
  391. }
  392. #endif
  393. #else
  394. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  395. /**
  396. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  397. * @soc: pointer to dp_soc handle
  398. * @intr_ctx_num: interrupt context number for which mon mask is needed
  399. *
  400. * Return: mon mask value
  401. */
  402. static inline
  403. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  404. {
  405. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  406. }
  407. #endif
  408. /**
  409. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  410. * @cdp_opaque_vdev: pointer to cdp_vdev
  411. *
  412. * Return: pointer to dp_vdev
  413. */
  414. static
  415. struct dp_vdev * dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  416. {
  417. return (struct dp_vdev *)cdp_opaque_vdev;
  418. }
  419. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  420. struct cdp_peer *peer_hdl,
  421. uint8_t *mac_addr,
  422. enum cdp_txrx_ast_entry_type type,
  423. uint32_t flags)
  424. {
  425. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  426. (struct dp_peer *)peer_hdl,
  427. mac_addr,
  428. type,
  429. flags);
  430. }
  431. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  432. void *ast_entry_hdl)
  433. {
  434. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  435. qdf_spin_lock_bh(&soc->ast_lock);
  436. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  437. (struct dp_ast_entry *)ast_entry_hdl);
  438. qdf_spin_unlock_bh(&soc->ast_lock);
  439. }
  440. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  441. struct cdp_peer *peer_hdl,
  442. uint8_t *wds_macaddr,
  443. uint32_t flags)
  444. {
  445. int status = -1;
  446. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  447. struct dp_ast_entry *ast_entry = NULL;
  448. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  449. qdf_spin_lock_bh(&soc->ast_lock);
  450. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  451. peer->vdev->pdev->pdev_id);
  452. if (ast_entry) {
  453. status = dp_peer_update_ast(soc,
  454. peer,
  455. ast_entry, flags);
  456. }
  457. qdf_spin_unlock_bh(&soc->ast_lock);
  458. return status;
  459. }
  460. /*
  461. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  462. * @soc_handle: Datapath SOC handle
  463. * @wds_macaddr: WDS entry MAC Address
  464. * Return: None
  465. */
  466. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  467. uint8_t *wds_macaddr, void *vdev_handle)
  468. {
  469. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  470. struct dp_ast_entry *ast_entry = NULL;
  471. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  472. qdf_spin_lock_bh(&soc->ast_lock);
  473. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  474. vdev->pdev->pdev_id);
  475. if (ast_entry) {
  476. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  477. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  478. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  479. ast_entry->is_active = TRUE;
  480. }
  481. }
  482. qdf_spin_unlock_bh(&soc->ast_lock);
  483. }
  484. /*
  485. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  486. * @soc: Datapath SOC handle
  487. *
  488. * Return: None
  489. */
  490. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  491. void *vdev_hdl)
  492. {
  493. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  494. struct dp_pdev *pdev;
  495. struct dp_vdev *vdev;
  496. struct dp_peer *peer;
  497. struct dp_ast_entry *ase, *temp_ase;
  498. int i;
  499. qdf_spin_lock_bh(&soc->ast_lock);
  500. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  501. pdev = soc->pdev_list[i];
  502. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  503. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  504. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  505. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  506. if ((ase->type ==
  507. CDP_TXRX_AST_TYPE_STATIC) ||
  508. (ase->type ==
  509. CDP_TXRX_AST_TYPE_SELF) ||
  510. (ase->type ==
  511. CDP_TXRX_AST_TYPE_STA_BSS))
  512. continue;
  513. ase->is_active = TRUE;
  514. }
  515. }
  516. }
  517. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  518. }
  519. qdf_spin_unlock_bh(&soc->ast_lock);
  520. }
  521. /*
  522. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  523. * @soc: Datapath SOC handle
  524. *
  525. * Return: None
  526. */
  527. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  528. {
  529. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  530. struct dp_pdev *pdev;
  531. struct dp_vdev *vdev;
  532. struct dp_peer *peer;
  533. struct dp_ast_entry *ase, *temp_ase;
  534. int i;
  535. qdf_spin_lock_bh(&soc->ast_lock);
  536. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  537. pdev = soc->pdev_list[i];
  538. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  539. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  540. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  541. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  542. if ((ase->type ==
  543. CDP_TXRX_AST_TYPE_STATIC) ||
  544. (ase->type ==
  545. CDP_TXRX_AST_TYPE_SELF) ||
  546. (ase->type ==
  547. CDP_TXRX_AST_TYPE_STA_BSS))
  548. continue;
  549. dp_peer_del_ast(soc, ase);
  550. }
  551. }
  552. }
  553. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  554. }
  555. qdf_spin_unlock_bh(&soc->ast_lock);
  556. }
  557. static void *dp_peer_ast_hash_find_soc_wifi3(struct cdp_soc_t *soc_hdl,
  558. uint8_t *ast_mac_addr)
  559. {
  560. struct dp_ast_entry *ast_entry;
  561. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  562. qdf_spin_lock_bh(&soc->ast_lock);
  563. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  564. qdf_spin_unlock_bh(&soc->ast_lock);
  565. return (void *)ast_entry;
  566. }
  567. static void *dp_peer_ast_hash_find_by_pdevid_wifi3(struct cdp_soc_t *soc_hdl,
  568. uint8_t *ast_mac_addr,
  569. uint8_t pdev_id)
  570. {
  571. struct dp_ast_entry *ast_entry;
  572. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  573. qdf_spin_lock_bh(&soc->ast_lock);
  574. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  575. qdf_spin_unlock_bh(&soc->ast_lock);
  576. return (void *)ast_entry;
  577. }
  578. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  579. void *ast_entry_hdl)
  580. {
  581. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  582. (struct dp_ast_entry *)ast_entry_hdl);
  583. }
  584. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  585. void *ast_entry_hdl)
  586. {
  587. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  588. (struct dp_ast_entry *)ast_entry_hdl);
  589. }
  590. static void dp_peer_ast_set_type_wifi3(
  591. struct cdp_soc_t *soc_hdl,
  592. void *ast_entry_hdl,
  593. enum cdp_txrx_ast_entry_type type)
  594. {
  595. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  596. (struct dp_ast_entry *)ast_entry_hdl,
  597. type);
  598. }
  599. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  600. struct cdp_soc_t *soc_hdl,
  601. void *ast_entry_hdl)
  602. {
  603. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  604. }
  605. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  606. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  607. void *ast_entry,
  608. void *cp_ctx)
  609. {
  610. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  611. qdf_spin_lock_bh(&soc->ast_lock);
  612. dp_peer_ast_set_cp_ctx(soc,
  613. (struct dp_ast_entry *)ast_entry, cp_ctx);
  614. qdf_spin_unlock_bh(&soc->ast_lock);
  615. }
  616. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  617. void *ast_entry)
  618. {
  619. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  620. void *cp_ctx = NULL;
  621. qdf_spin_lock_bh(&soc->ast_lock);
  622. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  623. (struct dp_ast_entry *)ast_entry);
  624. qdf_spin_unlock_bh(&soc->ast_lock);
  625. return cp_ctx;
  626. }
  627. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  628. void *ast_entry)
  629. {
  630. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  631. bool wmi_sent = false;
  632. qdf_spin_lock_bh(&soc->ast_lock);
  633. wmi_sent = dp_peer_ast_get_wmi_sent(soc,
  634. (struct dp_ast_entry *)ast_entry);
  635. qdf_spin_unlock_bh(&soc->ast_lock);
  636. return wmi_sent;
  637. }
  638. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  639. void *ast_entry)
  640. {
  641. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  642. qdf_spin_lock_bh(&soc->ast_lock);
  643. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  644. qdf_spin_unlock_bh(&soc->ast_lock);
  645. }
  646. #endif
  647. static struct cdp_peer *dp_peer_ast_get_peer_wifi3(
  648. struct cdp_soc_t *soc_hdl,
  649. void *ast_entry_hdl)
  650. {
  651. return (struct cdp_peer *)((struct dp_ast_entry *)ast_entry_hdl)->peer;
  652. }
  653. static uint32_t dp_peer_ast_get_nexhop_peer_id_wifi3(
  654. struct cdp_soc_t *soc_hdl,
  655. void *ast_entry_hdl)
  656. {
  657. return ((struct dp_ast_entry *)ast_entry_hdl)->peer->peer_ids[0];
  658. }
  659. /**
  660. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  661. * @ring_num: ring num of the ring being queried
  662. * @grp_mask: the grp_mask array for the ring type in question.
  663. *
  664. * The grp_mask array is indexed by group number and the bit fields correspond
  665. * to ring numbers. We are finding which interrupt group a ring belongs to.
  666. *
  667. * Return: the index in the grp_mask array with the ring number.
  668. * -QDF_STATUS_E_NOENT if no entry is found
  669. */
  670. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  671. {
  672. int ext_group_num;
  673. int mask = 1 << ring_num;
  674. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  675. ext_group_num++) {
  676. if (mask & grp_mask[ext_group_num])
  677. return ext_group_num;
  678. }
  679. return -QDF_STATUS_E_NOENT;
  680. }
  681. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  682. enum hal_ring_type ring_type,
  683. int ring_num)
  684. {
  685. int *grp_mask;
  686. switch (ring_type) {
  687. case WBM2SW_RELEASE:
  688. /* dp_tx_comp_handler - soc->tx_comp_ring */
  689. if (ring_num < 3)
  690. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  691. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  692. else if (ring_num == 3) {
  693. /* sw treats this as a separate ring type */
  694. grp_mask = &soc->wlan_cfg_ctx->
  695. int_rx_wbm_rel_ring_mask[0];
  696. ring_num = 0;
  697. } else {
  698. qdf_assert(0);
  699. return -QDF_STATUS_E_NOENT;
  700. }
  701. break;
  702. case REO_EXCEPTION:
  703. /* dp_rx_err_process - &soc->reo_exception_ring */
  704. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  705. break;
  706. case REO_DST:
  707. /* dp_rx_process - soc->reo_dest_ring */
  708. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  709. break;
  710. case REO_STATUS:
  711. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  712. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  713. break;
  714. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  715. case RXDMA_MONITOR_STATUS:
  716. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  717. case RXDMA_MONITOR_DST:
  718. /* dp_mon_process */
  719. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  720. break;
  721. case RXDMA_DST:
  722. /* dp_rxdma_err_process */
  723. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  724. break;
  725. case RXDMA_BUF:
  726. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  727. break;
  728. case RXDMA_MONITOR_BUF:
  729. /* TODO: support low_thresh interrupt */
  730. return -QDF_STATUS_E_NOENT;
  731. break;
  732. case TCL_DATA:
  733. case TCL_CMD:
  734. case REO_CMD:
  735. case SW2WBM_RELEASE:
  736. case WBM_IDLE_LINK:
  737. /* normally empty SW_TO_HW rings */
  738. return -QDF_STATUS_E_NOENT;
  739. break;
  740. case TCL_STATUS:
  741. case REO_REINJECT:
  742. /* misc unused rings */
  743. return -QDF_STATUS_E_NOENT;
  744. break;
  745. case CE_SRC:
  746. case CE_DST:
  747. case CE_DST_STATUS:
  748. /* CE_rings - currently handled by hif */
  749. default:
  750. return -QDF_STATUS_E_NOENT;
  751. break;
  752. }
  753. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  754. }
  755. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  756. *ring_params, int ring_type, int ring_num)
  757. {
  758. int msi_group_number;
  759. int msi_data_count;
  760. int ret;
  761. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  762. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  763. &msi_data_count, &msi_data_start,
  764. &msi_irq_start);
  765. if (ret)
  766. return;
  767. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  768. ring_num);
  769. if (msi_group_number < 0) {
  770. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  771. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  772. ring_type, ring_num);
  773. ring_params->msi_addr = 0;
  774. ring_params->msi_data = 0;
  775. return;
  776. }
  777. if (msi_group_number > msi_data_count) {
  778. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  779. FL("2 msi_groups will share an msi; msi_group_num %d"),
  780. msi_group_number);
  781. QDF_ASSERT(0);
  782. }
  783. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  784. ring_params->msi_addr = addr_low;
  785. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  786. ring_params->msi_data = (msi_group_number % msi_data_count)
  787. + msi_data_start;
  788. ring_params->flags |= HAL_SRNG_MSI_INTR;
  789. }
  790. /**
  791. * dp_print_ast_stats() - Dump AST table contents
  792. * @soc: Datapath soc handle
  793. *
  794. * return void
  795. */
  796. #ifdef FEATURE_AST
  797. static void dp_print_ast_stats(struct dp_soc *soc)
  798. {
  799. uint8_t i;
  800. uint8_t num_entries = 0;
  801. struct dp_vdev *vdev;
  802. struct dp_pdev *pdev;
  803. struct dp_peer *peer;
  804. struct dp_ast_entry *ase, *tmp_ase;
  805. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  806. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  807. "DA", "HMWDS_SEC"};
  808. DP_PRINT_STATS("AST Stats:");
  809. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  810. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  811. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  812. DP_PRINT_STATS("AST Table:");
  813. qdf_spin_lock_bh(&soc->ast_lock);
  814. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  815. pdev = soc->pdev_list[i];
  816. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  817. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  818. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  819. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  820. DP_PRINT_STATS("%6d mac_addr = %pM"
  821. " peer_mac_addr = %pM"
  822. " type = %s"
  823. " next_hop = %d"
  824. " is_active = %d"
  825. " is_bss = %d"
  826. " ast_idx = %d"
  827. " ast_hash = %d"
  828. " pdev_id = %d"
  829. " vdev_id = %d",
  830. ++num_entries,
  831. ase->mac_addr.raw,
  832. ase->peer->mac_addr.raw,
  833. type[ase->type],
  834. ase->next_hop,
  835. ase->is_active,
  836. ase->is_bss,
  837. ase->ast_idx,
  838. ase->ast_hash_value,
  839. ase->pdev_id,
  840. ase->vdev_id);
  841. }
  842. }
  843. }
  844. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  845. }
  846. qdf_spin_unlock_bh(&soc->ast_lock);
  847. }
  848. #else
  849. static void dp_print_ast_stats(struct dp_soc *soc)
  850. {
  851. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  852. return;
  853. }
  854. #endif
  855. static void dp_print_peer_table(struct dp_vdev *vdev)
  856. {
  857. struct dp_peer *peer = NULL;
  858. DP_PRINT_STATS("Dumping Peer Table Stats:");
  859. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  860. if (!peer) {
  861. DP_PRINT_STATS("Invalid Peer");
  862. return;
  863. }
  864. DP_PRINT_STATS(" peer_mac_addr = %pM"
  865. " nawds_enabled = %d"
  866. " bss_peer = %d"
  867. " wapi = %d"
  868. " wds_enabled = %d"
  869. " delete in progress = %d",
  870. peer->mac_addr.raw,
  871. peer->nawds_enabled,
  872. peer->bss_peer,
  873. peer->wapi,
  874. peer->wds_enabled,
  875. peer->delete_in_progress);
  876. }
  877. }
  878. /*
  879. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  880. */
  881. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  882. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  883. {
  884. void *hal_soc = soc->hal_soc;
  885. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  886. /* TODO: See if we should get align size from hal */
  887. uint32_t ring_base_align = 8;
  888. struct hal_srng_params ring_params;
  889. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  890. /* TODO: Currently hal layer takes care of endianness related settings.
  891. * See if these settings need to passed from DP layer
  892. */
  893. ring_params.flags = 0;
  894. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  895. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  896. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  897. srng->hal_srng = NULL;
  898. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  899. srng->num_entries = num_entries;
  900. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  901. soc->osdev, soc->osdev->dev, srng->alloc_size,
  902. &(srng->base_paddr_unaligned));
  903. if (!srng->base_vaddr_unaligned) {
  904. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  905. FL("alloc failed - ring_type: %d, ring_num %d"),
  906. ring_type, ring_num);
  907. return QDF_STATUS_E_NOMEM;
  908. }
  909. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  910. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  911. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  912. ((unsigned long)(ring_params.ring_base_vaddr) -
  913. (unsigned long)srng->base_vaddr_unaligned);
  914. ring_params.num_entries = num_entries;
  915. if (soc->intr_mode == DP_INTR_MSI) {
  916. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  917. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  918. FL("Using MSI for ring_type: %d, ring_num %d"),
  919. ring_type, ring_num);
  920. } else {
  921. ring_params.msi_data = 0;
  922. ring_params.msi_addr = 0;
  923. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  924. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  925. ring_type, ring_num);
  926. }
  927. /*
  928. * Setup interrupt timer and batch counter thresholds for
  929. * interrupt mitigation based on ring type
  930. */
  931. if (ring_type == REO_DST) {
  932. ring_params.intr_timer_thres_us =
  933. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  934. ring_params.intr_batch_cntr_thres_entries =
  935. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  936. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  937. ring_params.intr_timer_thres_us =
  938. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  939. ring_params.intr_batch_cntr_thres_entries =
  940. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  941. } else {
  942. ring_params.intr_timer_thres_us =
  943. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  944. ring_params.intr_batch_cntr_thres_entries =
  945. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  946. }
  947. /* Enable low threshold interrupts for rx buffer rings (regular and
  948. * monitor buffer rings.
  949. * TODO: See if this is required for any other ring
  950. */
  951. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  952. (ring_type == RXDMA_MONITOR_STATUS)) {
  953. /* TODO: Setting low threshold to 1/8th of ring size
  954. * see if this needs to be configurable
  955. */
  956. ring_params.low_threshold = num_entries >> 3;
  957. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  958. ring_params.intr_timer_thres_us =
  959. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  960. ring_params.intr_batch_cntr_thres_entries = 0;
  961. }
  962. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  963. mac_id, &ring_params);
  964. if (!srng->hal_srng) {
  965. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  966. srng->alloc_size,
  967. srng->base_vaddr_unaligned,
  968. srng->base_paddr_unaligned, 0);
  969. }
  970. return 0;
  971. }
  972. /**
  973. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  974. * Any buffers allocated and attached to ring entries are expected to be freed
  975. * before calling this function.
  976. */
  977. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  978. int ring_type, int ring_num)
  979. {
  980. if (!srng->hal_srng) {
  981. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  982. FL("Ring type: %d, num:%d not setup"),
  983. ring_type, ring_num);
  984. return;
  985. }
  986. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  987. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  988. srng->alloc_size,
  989. srng->base_vaddr_unaligned,
  990. srng->base_paddr_unaligned, 0);
  991. srng->hal_srng = NULL;
  992. }
  993. /* TODO: Need this interface from HIF */
  994. void *hif_get_hal_handle(void *hif_handle);
  995. /*
  996. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  997. * @dp_ctx: DP SOC handle
  998. * @budget: Number of frames/descriptors that can be processed in one shot
  999. *
  1000. * Return: remaining budget/quota for the soc device
  1001. */
  1002. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1003. {
  1004. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1005. struct dp_soc *soc = int_ctx->soc;
  1006. int ring = 0;
  1007. uint32_t work_done = 0;
  1008. int budget = dp_budget;
  1009. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1010. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1011. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1012. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1013. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1014. uint32_t remaining_quota = dp_budget;
  1015. struct dp_pdev *pdev = NULL;
  1016. int mac_id;
  1017. /* Process Tx completion interrupts first to return back buffers */
  1018. while (tx_mask) {
  1019. if (tx_mask & 0x1) {
  1020. work_done = dp_tx_comp_handler(soc,
  1021. soc->tx_comp_ring[ring].hal_srng,
  1022. remaining_quota);
  1023. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1024. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1025. tx_mask, ring, budget, work_done);
  1026. budget -= work_done;
  1027. if (budget <= 0)
  1028. goto budget_done;
  1029. remaining_quota = budget;
  1030. }
  1031. tx_mask = tx_mask >> 1;
  1032. ring++;
  1033. }
  1034. /* Process REO Exception ring interrupt */
  1035. if (rx_err_mask) {
  1036. work_done = dp_rx_err_process(soc,
  1037. soc->reo_exception_ring.hal_srng,
  1038. remaining_quota);
  1039. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1040. "REO Exception Ring: work_done %d budget %d",
  1041. work_done, budget);
  1042. budget -= work_done;
  1043. if (budget <= 0) {
  1044. goto budget_done;
  1045. }
  1046. remaining_quota = budget;
  1047. }
  1048. /* Process Rx WBM release ring interrupt */
  1049. if (rx_wbm_rel_mask) {
  1050. work_done = dp_rx_wbm_err_process(soc,
  1051. soc->rx_rel_ring.hal_srng, remaining_quota);
  1052. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1053. "WBM Release Ring: work_done %d budget %d",
  1054. work_done, budget);
  1055. budget -= work_done;
  1056. if (budget <= 0) {
  1057. goto budget_done;
  1058. }
  1059. remaining_quota = budget;
  1060. }
  1061. /* Process Rx interrupts */
  1062. if (rx_mask) {
  1063. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1064. if (rx_mask & (1 << ring)) {
  1065. work_done = dp_rx_process(int_ctx,
  1066. soc->reo_dest_ring[ring].hal_srng,
  1067. ring,
  1068. remaining_quota);
  1069. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1070. "rx mask 0x%x ring %d, work_done %d budget %d",
  1071. rx_mask, ring, work_done, budget);
  1072. budget -= work_done;
  1073. if (budget <= 0)
  1074. goto budget_done;
  1075. remaining_quota = budget;
  1076. }
  1077. }
  1078. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  1079. work_done = dp_rxdma_err_process(soc, ring,
  1080. remaining_quota);
  1081. budget -= work_done;
  1082. }
  1083. }
  1084. if (reo_status_mask)
  1085. dp_reo_status_ring_handler(soc);
  1086. /* Process LMAC interrupts */
  1087. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1088. pdev = soc->pdev_list[ring];
  1089. if (pdev == NULL)
  1090. continue;
  1091. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1092. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1093. pdev->pdev_id);
  1094. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1095. work_done = dp_mon_process(soc, mac_for_pdev,
  1096. remaining_quota);
  1097. budget -= work_done;
  1098. if (budget <= 0)
  1099. goto budget_done;
  1100. remaining_quota = budget;
  1101. }
  1102. if (int_ctx->rxdma2host_ring_mask &
  1103. (1 << mac_for_pdev)) {
  1104. work_done = dp_rxdma_err_process(soc,
  1105. mac_for_pdev,
  1106. remaining_quota);
  1107. budget -= work_done;
  1108. if (budget <= 0)
  1109. goto budget_done;
  1110. remaining_quota = budget;
  1111. }
  1112. if (int_ctx->host2rxdma_ring_mask &
  1113. (1 << mac_for_pdev)) {
  1114. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1115. union dp_rx_desc_list_elem_t *tail = NULL;
  1116. struct dp_srng *rx_refill_buf_ring =
  1117. &pdev->rx_refill_buf_ring;
  1118. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1119. 1);
  1120. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1121. rx_refill_buf_ring,
  1122. &soc->rx_desc_buf[mac_for_pdev], 0,
  1123. &desc_list, &tail);
  1124. }
  1125. }
  1126. }
  1127. qdf_lro_flush(int_ctx->lro_ctx);
  1128. budget_done:
  1129. return dp_budget - budget;
  1130. }
  1131. /* dp_interrupt_timer()- timer poll for interrupts
  1132. *
  1133. * @arg: SoC Handle
  1134. *
  1135. * Return:
  1136. *
  1137. */
  1138. static void dp_interrupt_timer(void *arg)
  1139. {
  1140. struct dp_soc *soc = (struct dp_soc *) arg;
  1141. int i;
  1142. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1143. for (i = 0;
  1144. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1145. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1146. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1147. }
  1148. }
  1149. /*
  1150. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  1151. * @txrx_soc: DP SOC handle
  1152. *
  1153. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1154. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1155. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1156. *
  1157. * Return: 0 for success. nonzero for failure.
  1158. */
  1159. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1160. {
  1161. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1162. int i;
  1163. soc->intr_mode = DP_INTR_POLL;
  1164. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1165. soc->intr_ctx[i].dp_intr_id = i;
  1166. soc->intr_ctx[i].tx_ring_mask =
  1167. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1168. soc->intr_ctx[i].rx_ring_mask =
  1169. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1170. soc->intr_ctx[i].rx_mon_ring_mask =
  1171. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1172. soc->intr_ctx[i].rx_err_ring_mask =
  1173. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1174. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1175. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1176. soc->intr_ctx[i].reo_status_ring_mask =
  1177. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1178. soc->intr_ctx[i].rxdma2host_ring_mask =
  1179. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1180. soc->intr_ctx[i].soc = soc;
  1181. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1182. }
  1183. qdf_timer_init(soc->osdev, &soc->int_timer,
  1184. dp_interrupt_timer, (void *)soc,
  1185. QDF_TIMER_TYPE_WAKE_APPS);
  1186. return QDF_STATUS_SUCCESS;
  1187. }
  1188. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1189. #if defined(CONFIG_MCL)
  1190. extern int con_mode_monitor;
  1191. /*
  1192. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1193. * @txrx_soc: DP SOC handle
  1194. *
  1195. * Call the appropriate attach function based on the mode of operation.
  1196. * This is a WAR for enabling monitor mode.
  1197. *
  1198. * Return: 0 for success. nonzero for failure.
  1199. */
  1200. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1201. {
  1202. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1203. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1204. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1205. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1206. "%s: Poll mode", __func__);
  1207. return dp_soc_attach_poll(txrx_soc);
  1208. } else {
  1209. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1210. "%s: Interrupt mode", __func__);
  1211. return dp_soc_interrupt_attach(txrx_soc);
  1212. }
  1213. }
  1214. #else
  1215. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1216. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1217. {
  1218. return dp_soc_attach_poll(txrx_soc);
  1219. }
  1220. #else
  1221. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1222. {
  1223. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1224. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1225. return dp_soc_attach_poll(txrx_soc);
  1226. else
  1227. return dp_soc_interrupt_attach(txrx_soc);
  1228. }
  1229. #endif
  1230. #endif
  1231. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1232. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1233. {
  1234. int j;
  1235. int num_irq = 0;
  1236. int tx_mask =
  1237. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1238. int rx_mask =
  1239. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1240. int rx_mon_mask =
  1241. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1242. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1243. soc->wlan_cfg_ctx, intr_ctx_num);
  1244. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1245. soc->wlan_cfg_ctx, intr_ctx_num);
  1246. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1247. soc->wlan_cfg_ctx, intr_ctx_num);
  1248. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1249. soc->wlan_cfg_ctx, intr_ctx_num);
  1250. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1251. soc->wlan_cfg_ctx, intr_ctx_num);
  1252. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1253. if (tx_mask & (1 << j)) {
  1254. irq_id_map[num_irq++] =
  1255. (wbm2host_tx_completions_ring1 - j);
  1256. }
  1257. if (rx_mask & (1 << j)) {
  1258. irq_id_map[num_irq++] =
  1259. (reo2host_destination_ring1 - j);
  1260. }
  1261. if (rxdma2host_ring_mask & (1 << j)) {
  1262. irq_id_map[num_irq++] =
  1263. rxdma2host_destination_ring_mac1 -
  1264. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1265. }
  1266. if (host2rxdma_ring_mask & (1 << j)) {
  1267. irq_id_map[num_irq++] =
  1268. host2rxdma_host_buf_ring_mac1 -
  1269. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1270. }
  1271. if (rx_mon_mask & (1 << j)) {
  1272. irq_id_map[num_irq++] =
  1273. ppdu_end_interrupts_mac1 -
  1274. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1275. irq_id_map[num_irq++] =
  1276. rxdma2host_monitor_status_ring_mac1 -
  1277. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1278. }
  1279. if (rx_wbm_rel_ring_mask & (1 << j))
  1280. irq_id_map[num_irq++] = wbm2host_rx_release;
  1281. if (rx_err_ring_mask & (1 << j))
  1282. irq_id_map[num_irq++] = reo2host_exception;
  1283. if (reo_status_ring_mask & (1 << j))
  1284. irq_id_map[num_irq++] = reo2host_status;
  1285. }
  1286. *num_irq_r = num_irq;
  1287. }
  1288. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1289. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1290. int msi_vector_count, int msi_vector_start)
  1291. {
  1292. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1293. soc->wlan_cfg_ctx, intr_ctx_num);
  1294. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1295. soc->wlan_cfg_ctx, intr_ctx_num);
  1296. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1297. soc->wlan_cfg_ctx, intr_ctx_num);
  1298. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1299. soc->wlan_cfg_ctx, intr_ctx_num);
  1300. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1301. soc->wlan_cfg_ctx, intr_ctx_num);
  1302. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1303. soc->wlan_cfg_ctx, intr_ctx_num);
  1304. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1305. soc->wlan_cfg_ctx, intr_ctx_num);
  1306. unsigned int vector =
  1307. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1308. int num_irq = 0;
  1309. soc->intr_mode = DP_INTR_MSI;
  1310. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1311. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1312. irq_id_map[num_irq++] =
  1313. pld_get_msi_irq(soc->osdev->dev, vector);
  1314. *num_irq_r = num_irq;
  1315. }
  1316. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1317. int *irq_id_map, int *num_irq)
  1318. {
  1319. int msi_vector_count, ret;
  1320. uint32_t msi_base_data, msi_vector_start;
  1321. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1322. &msi_vector_count,
  1323. &msi_base_data,
  1324. &msi_vector_start);
  1325. if (ret)
  1326. return dp_soc_interrupt_map_calculate_integrated(soc,
  1327. intr_ctx_num, irq_id_map, num_irq);
  1328. else
  1329. dp_soc_interrupt_map_calculate_msi(soc,
  1330. intr_ctx_num, irq_id_map, num_irq,
  1331. msi_vector_count, msi_vector_start);
  1332. }
  1333. /*
  1334. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1335. * @txrx_soc: DP SOC handle
  1336. *
  1337. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1338. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1339. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1340. *
  1341. * Return: 0 for success. nonzero for failure.
  1342. */
  1343. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1344. {
  1345. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1346. int i = 0;
  1347. int num_irq = 0;
  1348. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1349. int ret = 0;
  1350. /* Map of IRQ ids registered with one interrupt context */
  1351. int irq_id_map[HIF_MAX_GRP_IRQ];
  1352. int tx_mask =
  1353. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1354. int rx_mask =
  1355. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1356. int rx_mon_mask =
  1357. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1358. int rx_err_ring_mask =
  1359. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1360. int rx_wbm_rel_ring_mask =
  1361. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1362. int reo_status_ring_mask =
  1363. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1364. int rxdma2host_ring_mask =
  1365. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1366. int host2rxdma_ring_mask =
  1367. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1368. soc->intr_ctx[i].dp_intr_id = i;
  1369. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1370. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1371. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1372. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1373. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1374. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1375. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1376. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1377. soc->intr_ctx[i].soc = soc;
  1378. num_irq = 0;
  1379. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1380. &num_irq);
  1381. ret = hif_register_ext_group(soc->hif_handle,
  1382. num_irq, irq_id_map, dp_service_srngs,
  1383. &soc->intr_ctx[i], "dp_intr",
  1384. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1385. if (ret) {
  1386. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1387. FL("failed, ret = %d"), ret);
  1388. return QDF_STATUS_E_FAILURE;
  1389. }
  1390. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1391. }
  1392. hif_configure_ext_group_interrupts(soc->hif_handle);
  1393. return QDF_STATUS_SUCCESS;
  1394. }
  1395. /*
  1396. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1397. * @txrx_soc: DP SOC handle
  1398. *
  1399. * Return: void
  1400. */
  1401. static void dp_soc_interrupt_detach(void *txrx_soc)
  1402. {
  1403. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1404. int i;
  1405. if (soc->intr_mode == DP_INTR_POLL) {
  1406. qdf_timer_stop(&soc->int_timer);
  1407. qdf_timer_free(&soc->int_timer);
  1408. } else {
  1409. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1410. }
  1411. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1412. soc->intr_ctx[i].tx_ring_mask = 0;
  1413. soc->intr_ctx[i].rx_ring_mask = 0;
  1414. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1415. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1416. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1417. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1418. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1419. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1420. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1421. }
  1422. }
  1423. #define AVG_MAX_MPDUS_PER_TID 128
  1424. #define AVG_TIDS_PER_CLIENT 2
  1425. #define AVG_FLOWS_PER_TID 2
  1426. #define AVG_MSDUS_PER_FLOW 128
  1427. #define AVG_MSDUS_PER_MPDU 4
  1428. /*
  1429. * Allocate and setup link descriptor pool that will be used by HW for
  1430. * various link and queue descriptors and managed by WBM
  1431. */
  1432. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1433. {
  1434. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1435. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1436. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1437. uint32_t num_mpdus_per_link_desc =
  1438. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1439. uint32_t num_msdus_per_link_desc =
  1440. hal_num_msdus_per_link_desc(soc->hal_soc);
  1441. uint32_t num_mpdu_links_per_queue_desc =
  1442. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1443. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1444. uint32_t total_link_descs, total_mem_size;
  1445. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1446. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1447. uint32_t num_link_desc_banks;
  1448. uint32_t last_bank_size = 0;
  1449. uint32_t entry_size, num_entries;
  1450. int i;
  1451. uint32_t desc_id = 0;
  1452. /* Only Tx queue descriptors are allocated from common link descriptor
  1453. * pool Rx queue descriptors are not included in this because (REO queue
  1454. * extension descriptors) they are expected to be allocated contiguously
  1455. * with REO queue descriptors
  1456. */
  1457. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1458. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1459. num_mpdu_queue_descs = num_mpdu_link_descs /
  1460. num_mpdu_links_per_queue_desc;
  1461. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1462. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1463. num_msdus_per_link_desc;
  1464. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1465. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1466. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1467. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1468. /* Round up to power of 2 */
  1469. total_link_descs = 1;
  1470. while (total_link_descs < num_entries)
  1471. total_link_descs <<= 1;
  1472. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1473. FL("total_link_descs: %u, link_desc_size: %d"),
  1474. total_link_descs, link_desc_size);
  1475. total_mem_size = total_link_descs * link_desc_size;
  1476. total_mem_size += link_desc_align;
  1477. if (total_mem_size <= max_alloc_size) {
  1478. num_link_desc_banks = 0;
  1479. last_bank_size = total_mem_size;
  1480. } else {
  1481. num_link_desc_banks = (total_mem_size) /
  1482. (max_alloc_size - link_desc_align);
  1483. last_bank_size = total_mem_size %
  1484. (max_alloc_size - link_desc_align);
  1485. }
  1486. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1487. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1488. total_mem_size, num_link_desc_banks);
  1489. for (i = 0; i < num_link_desc_banks; i++) {
  1490. soc->link_desc_banks[i].base_vaddr_unaligned =
  1491. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1492. max_alloc_size,
  1493. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1494. soc->link_desc_banks[i].size = max_alloc_size;
  1495. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1496. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1497. ((unsigned long)(
  1498. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1499. link_desc_align));
  1500. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1501. soc->link_desc_banks[i].base_paddr_unaligned) +
  1502. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1503. (unsigned long)(
  1504. soc->link_desc_banks[i].base_vaddr_unaligned));
  1505. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1506. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1507. FL("Link descriptor memory alloc failed"));
  1508. goto fail;
  1509. }
  1510. }
  1511. if (last_bank_size) {
  1512. /* Allocate last bank in case total memory required is not exact
  1513. * multiple of max_alloc_size
  1514. */
  1515. soc->link_desc_banks[i].base_vaddr_unaligned =
  1516. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1517. last_bank_size,
  1518. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1519. soc->link_desc_banks[i].size = last_bank_size;
  1520. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1521. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1522. ((unsigned long)(
  1523. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1524. link_desc_align));
  1525. soc->link_desc_banks[i].base_paddr =
  1526. (unsigned long)(
  1527. soc->link_desc_banks[i].base_paddr_unaligned) +
  1528. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1529. (unsigned long)(
  1530. soc->link_desc_banks[i].base_vaddr_unaligned));
  1531. }
  1532. /* Allocate and setup link descriptor idle list for HW internal use */
  1533. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1534. total_mem_size = entry_size * total_link_descs;
  1535. if (total_mem_size <= max_alloc_size) {
  1536. void *desc;
  1537. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1538. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1539. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1540. FL("Link desc idle ring setup failed"));
  1541. goto fail;
  1542. }
  1543. hal_srng_access_start_unlocked(soc->hal_soc,
  1544. soc->wbm_idle_link_ring.hal_srng);
  1545. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1546. soc->link_desc_banks[i].base_paddr; i++) {
  1547. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1548. ((unsigned long)(
  1549. soc->link_desc_banks[i].base_vaddr) -
  1550. (unsigned long)(
  1551. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1552. / link_desc_size;
  1553. unsigned long paddr = (unsigned long)(
  1554. soc->link_desc_banks[i].base_paddr);
  1555. while (num_entries && (desc = hal_srng_src_get_next(
  1556. soc->hal_soc,
  1557. soc->wbm_idle_link_ring.hal_srng))) {
  1558. hal_set_link_desc_addr(desc,
  1559. LINK_DESC_COOKIE(desc_id, i), paddr);
  1560. num_entries--;
  1561. desc_id++;
  1562. paddr += link_desc_size;
  1563. }
  1564. }
  1565. hal_srng_access_end_unlocked(soc->hal_soc,
  1566. soc->wbm_idle_link_ring.hal_srng);
  1567. } else {
  1568. uint32_t num_scatter_bufs;
  1569. uint32_t num_entries_per_buf;
  1570. uint32_t rem_entries;
  1571. uint8_t *scatter_buf_ptr;
  1572. uint16_t scatter_buf_num;
  1573. soc->wbm_idle_scatter_buf_size =
  1574. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1575. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1576. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1577. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1578. soc->hal_soc, total_mem_size,
  1579. soc->wbm_idle_scatter_buf_size);
  1580. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1581. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1582. FL("scatter bufs size out of bounds"));
  1583. goto fail;
  1584. }
  1585. for (i = 0; i < num_scatter_bufs; i++) {
  1586. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1587. qdf_mem_alloc_consistent(soc->osdev,
  1588. soc->osdev->dev,
  1589. soc->wbm_idle_scatter_buf_size,
  1590. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1591. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1592. QDF_TRACE(QDF_MODULE_ID_DP,
  1593. QDF_TRACE_LEVEL_ERROR,
  1594. FL("Scatter list memory alloc failed"));
  1595. goto fail;
  1596. }
  1597. }
  1598. /* Populate idle list scatter buffers with link descriptor
  1599. * pointers
  1600. */
  1601. scatter_buf_num = 0;
  1602. scatter_buf_ptr = (uint8_t *)(
  1603. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1604. rem_entries = num_entries_per_buf;
  1605. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1606. soc->link_desc_banks[i].base_paddr; i++) {
  1607. uint32_t num_link_descs =
  1608. (soc->link_desc_banks[i].size -
  1609. ((unsigned long)(
  1610. soc->link_desc_banks[i].base_vaddr) -
  1611. (unsigned long)(
  1612. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1613. / link_desc_size;
  1614. unsigned long paddr = (unsigned long)(
  1615. soc->link_desc_banks[i].base_paddr);
  1616. while (num_link_descs) {
  1617. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1618. LINK_DESC_COOKIE(desc_id, i), paddr);
  1619. num_link_descs--;
  1620. desc_id++;
  1621. paddr += link_desc_size;
  1622. rem_entries--;
  1623. if (rem_entries) {
  1624. scatter_buf_ptr += entry_size;
  1625. } else {
  1626. rem_entries = num_entries_per_buf;
  1627. scatter_buf_num++;
  1628. if (scatter_buf_num >= num_scatter_bufs)
  1629. break;
  1630. scatter_buf_ptr = (uint8_t *)(
  1631. soc->wbm_idle_scatter_buf_base_vaddr[
  1632. scatter_buf_num]);
  1633. }
  1634. }
  1635. }
  1636. /* Setup link descriptor idle list in HW */
  1637. hal_setup_link_idle_list(soc->hal_soc,
  1638. soc->wbm_idle_scatter_buf_base_paddr,
  1639. soc->wbm_idle_scatter_buf_base_vaddr,
  1640. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1641. (uint32_t)(scatter_buf_ptr -
  1642. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1643. scatter_buf_num-1])), total_link_descs);
  1644. }
  1645. return 0;
  1646. fail:
  1647. if (soc->wbm_idle_link_ring.hal_srng) {
  1648. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1649. WBM_IDLE_LINK, 0);
  1650. }
  1651. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1652. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1653. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1654. soc->wbm_idle_scatter_buf_size,
  1655. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1656. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1657. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1658. }
  1659. }
  1660. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1661. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1662. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1663. soc->link_desc_banks[i].size,
  1664. soc->link_desc_banks[i].base_vaddr_unaligned,
  1665. soc->link_desc_banks[i].base_paddr_unaligned,
  1666. 0);
  1667. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1668. }
  1669. }
  1670. return QDF_STATUS_E_FAILURE;
  1671. }
  1672. /*
  1673. * Free link descriptor pool that was setup HW
  1674. */
  1675. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1676. {
  1677. int i;
  1678. if (soc->wbm_idle_link_ring.hal_srng) {
  1679. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1680. WBM_IDLE_LINK, 0);
  1681. }
  1682. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1683. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1684. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1685. soc->wbm_idle_scatter_buf_size,
  1686. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1687. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1688. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1689. }
  1690. }
  1691. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1692. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1693. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1694. soc->link_desc_banks[i].size,
  1695. soc->link_desc_banks[i].base_vaddr_unaligned,
  1696. soc->link_desc_banks[i].base_paddr_unaligned,
  1697. 0);
  1698. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1699. }
  1700. }
  1701. }
  1702. #define REO_DST_RING_SIZE_QCA6290 1024
  1703. #ifndef QCA_WIFI_QCA8074_VP
  1704. #define REO_DST_RING_SIZE_QCA8074 2048
  1705. #else
  1706. #define REO_DST_RING_SIZE_QCA8074 8
  1707. #endif
  1708. /*
  1709. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1710. * @soc: Datapath SOC handle
  1711. *
  1712. * This is a timer function used to age out stale AST nodes from
  1713. * AST table
  1714. */
  1715. #ifdef FEATURE_WDS
  1716. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1717. {
  1718. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1719. struct dp_pdev *pdev;
  1720. struct dp_vdev *vdev;
  1721. struct dp_peer *peer;
  1722. struct dp_ast_entry *ase, *temp_ase;
  1723. int i;
  1724. qdf_spin_lock_bh(&soc->ast_lock);
  1725. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1726. pdev = soc->pdev_list[i];
  1727. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1728. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1729. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1730. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1731. /*
  1732. * Do not expire static ast entries
  1733. * and HM WDS entries
  1734. */
  1735. if (ase->type != CDP_TXRX_AST_TYPE_WDS)
  1736. continue;
  1737. if (ase->is_active) {
  1738. ase->is_active = FALSE;
  1739. continue;
  1740. }
  1741. DP_STATS_INC(soc, ast.aged_out, 1);
  1742. dp_peer_del_ast(soc, ase);
  1743. }
  1744. }
  1745. }
  1746. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1747. }
  1748. qdf_spin_unlock_bh(&soc->ast_lock);
  1749. if (qdf_atomic_read(&soc->cmn_init_done))
  1750. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1751. }
  1752. /*
  1753. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1754. * @soc: Datapath SOC handle
  1755. *
  1756. * Return: None
  1757. */
  1758. static void dp_soc_wds_attach(struct dp_soc *soc)
  1759. {
  1760. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1761. dp_wds_aging_timer_fn, (void *)soc,
  1762. QDF_TIMER_TYPE_WAKE_APPS);
  1763. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1764. }
  1765. /*
  1766. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1767. * @txrx_soc: DP SOC handle
  1768. *
  1769. * Return: None
  1770. */
  1771. static void dp_soc_wds_detach(struct dp_soc *soc)
  1772. {
  1773. qdf_timer_stop(&soc->wds_aging_timer);
  1774. qdf_timer_free(&soc->wds_aging_timer);
  1775. }
  1776. #else
  1777. static void dp_soc_wds_attach(struct dp_soc *soc)
  1778. {
  1779. }
  1780. static void dp_soc_wds_detach(struct dp_soc *soc)
  1781. {
  1782. }
  1783. #endif
  1784. /*
  1785. * dp_soc_reset_ring_map() - Reset cpu ring map
  1786. * @soc: Datapath soc handler
  1787. *
  1788. * This api resets the default cpu ring map
  1789. */
  1790. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1791. {
  1792. uint8_t i;
  1793. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1794. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1795. if (nss_config == 1) {
  1796. /*
  1797. * Setting Tx ring map for one nss offloaded radio
  1798. */
  1799. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1800. } else if (nss_config == 2) {
  1801. /*
  1802. * Setting Tx ring for two nss offloaded radios
  1803. */
  1804. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1805. } else {
  1806. /*
  1807. * Setting Tx ring map for all nss offloaded radios
  1808. */
  1809. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1810. }
  1811. }
  1812. }
  1813. /*
  1814. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1815. * @dp_soc - DP soc handle
  1816. * @ring_type - ring type
  1817. * @ring_num - ring_num
  1818. *
  1819. * return 0 or 1
  1820. */
  1821. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1822. {
  1823. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1824. uint8_t status = 0;
  1825. switch (ring_type) {
  1826. case WBM2SW_RELEASE:
  1827. case REO_DST:
  1828. case RXDMA_BUF:
  1829. status = ((nss_config) & (1 << ring_num));
  1830. break;
  1831. default:
  1832. break;
  1833. }
  1834. return status;
  1835. }
  1836. /*
  1837. * dp_soc_reset_intr_mask() - reset interrupt mask
  1838. * @dp_soc - DP Soc handle
  1839. *
  1840. * Return: Return void
  1841. */
  1842. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1843. {
  1844. uint8_t j;
  1845. int *grp_mask = NULL;
  1846. int group_number, mask, num_ring;
  1847. /* number of tx ring */
  1848. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1849. /*
  1850. * group mask for tx completion ring.
  1851. */
  1852. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1853. /* loop and reset the mask for only offloaded ring */
  1854. for (j = 0; j < num_ring; j++) {
  1855. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1856. continue;
  1857. }
  1858. /*
  1859. * Group number corresponding to tx offloaded ring.
  1860. */
  1861. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1862. if (group_number < 0) {
  1863. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1864. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1865. WBM2SW_RELEASE, j);
  1866. return;
  1867. }
  1868. /* reset the tx mask for offloaded ring */
  1869. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1870. mask &= (~(1 << j));
  1871. /*
  1872. * reset the interrupt mask for offloaded ring.
  1873. */
  1874. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1875. }
  1876. /* number of rx rings */
  1877. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1878. /*
  1879. * group mask for reo destination ring.
  1880. */
  1881. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1882. /* loop and reset the mask for only offloaded ring */
  1883. for (j = 0; j < num_ring; j++) {
  1884. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1885. continue;
  1886. }
  1887. /*
  1888. * Group number corresponding to rx offloaded ring.
  1889. */
  1890. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1891. if (group_number < 0) {
  1892. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1893. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1894. REO_DST, j);
  1895. return;
  1896. }
  1897. /* set the interrupt mask for offloaded ring */
  1898. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1899. mask &= (~(1 << j));
  1900. /*
  1901. * set the interrupt mask to zero for rx offloaded radio.
  1902. */
  1903. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1904. }
  1905. /*
  1906. * group mask for Rx buffer refill ring
  1907. */
  1908. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1909. /* loop and reset the mask for only offloaded ring */
  1910. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1911. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1912. continue;
  1913. }
  1914. /*
  1915. * Group number corresponding to rx offloaded ring.
  1916. */
  1917. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1918. if (group_number < 0) {
  1919. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1920. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1921. REO_DST, j);
  1922. return;
  1923. }
  1924. /* set the interrupt mask for offloaded ring */
  1925. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1926. group_number);
  1927. mask &= (~(1 << j));
  1928. /*
  1929. * set the interrupt mask to zero for rx offloaded radio.
  1930. */
  1931. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1932. group_number, mask);
  1933. }
  1934. }
  1935. #ifdef IPA_OFFLOAD
  1936. /**
  1937. * dp_reo_remap_config() - configure reo remap register value based
  1938. * nss configuration.
  1939. * based on offload_radio value below remap configuration
  1940. * get applied.
  1941. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1942. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1943. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1944. * 3 - both Radios handled by NSS (remap not required)
  1945. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1946. *
  1947. * @remap1: output parameter indicates reo remap 1 register value
  1948. * @remap2: output parameter indicates reo remap 2 register value
  1949. * Return: bool type, true if remap is configured else false.
  1950. */
  1951. static bool dp_reo_remap_config(struct dp_soc *soc,
  1952. uint32_t *remap1,
  1953. uint32_t *remap2)
  1954. {
  1955. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1956. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1957. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1958. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1959. return true;
  1960. }
  1961. #else
  1962. static bool dp_reo_remap_config(struct dp_soc *soc,
  1963. uint32_t *remap1,
  1964. uint32_t *remap2)
  1965. {
  1966. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1967. switch (offload_radio) {
  1968. case 0:
  1969. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1970. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1971. (0x3 << 18) | (0x4 << 21)) << 8;
  1972. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1973. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1974. (0x3 << 18) | (0x4 << 21)) << 8;
  1975. break;
  1976. case 1:
  1977. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1978. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1979. (0x2 << 18) | (0x3 << 21)) << 8;
  1980. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1981. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1982. (0x4 << 18) | (0x2 << 21)) << 8;
  1983. break;
  1984. case 2:
  1985. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1986. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1987. (0x1 << 18) | (0x3 << 21)) << 8;
  1988. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1989. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1990. (0x4 << 18) | (0x1 << 21)) << 8;
  1991. break;
  1992. case 3:
  1993. /* return false if both radios are offloaded to NSS */
  1994. return false;
  1995. }
  1996. return true;
  1997. }
  1998. #endif
  1999. /*
  2000. * dp_reo_frag_dst_set() - configure reo register to set the
  2001. * fragment destination ring
  2002. * @soc : Datapath soc
  2003. * @frag_dst_ring : output parameter to set fragment destination ring
  2004. *
  2005. * Based on offload_radio below fragment destination rings is selected
  2006. * 0 - TCL
  2007. * 1 - SW1
  2008. * 2 - SW2
  2009. * 3 - SW3
  2010. * 4 - SW4
  2011. * 5 - Release
  2012. * 6 - FW
  2013. * 7 - alternate select
  2014. *
  2015. * return: void
  2016. */
  2017. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2018. {
  2019. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2020. switch (offload_radio) {
  2021. case 0:
  2022. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2023. break;
  2024. case 3:
  2025. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2026. break;
  2027. default:
  2028. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2029. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2030. break;
  2031. }
  2032. }
  2033. /*
  2034. * dp_soc_cmn_setup() - Common SoC level initializion
  2035. * @soc: Datapath SOC handle
  2036. *
  2037. * This is an internal function used to setup common SOC data structures,
  2038. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2039. */
  2040. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2041. {
  2042. int i;
  2043. struct hal_reo_params reo_params;
  2044. int tx_ring_size;
  2045. int tx_comp_ring_size;
  2046. int reo_dst_ring_size;
  2047. uint32_t entries;
  2048. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2049. if (qdf_atomic_read(&soc->cmn_init_done))
  2050. return 0;
  2051. if (dp_hw_link_desc_pool_setup(soc))
  2052. goto fail1;
  2053. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2054. /* Setup SRNG rings */
  2055. /* Common rings */
  2056. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2057. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2058. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2059. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2060. goto fail1;
  2061. }
  2062. soc->num_tcl_data_rings = 0;
  2063. /* Tx data rings */
  2064. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2065. soc->num_tcl_data_rings =
  2066. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2067. tx_comp_ring_size =
  2068. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2069. tx_ring_size =
  2070. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2071. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2072. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2073. TCL_DATA, i, 0, tx_ring_size)) {
  2074. QDF_TRACE(QDF_MODULE_ID_DP,
  2075. QDF_TRACE_LEVEL_ERROR,
  2076. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2077. goto fail1;
  2078. }
  2079. /*
  2080. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2081. * count
  2082. */
  2083. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2084. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2085. QDF_TRACE(QDF_MODULE_ID_DP,
  2086. QDF_TRACE_LEVEL_ERROR,
  2087. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2088. goto fail1;
  2089. }
  2090. }
  2091. } else {
  2092. /* This will be incremented during per pdev ring setup */
  2093. soc->num_tcl_data_rings = 0;
  2094. }
  2095. if (dp_tx_soc_attach(soc)) {
  2096. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2097. FL("dp_tx_soc_attach failed"));
  2098. goto fail1;
  2099. }
  2100. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2101. /* TCL command and status rings */
  2102. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2103. entries)) {
  2104. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2105. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2106. goto fail1;
  2107. }
  2108. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2109. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2110. entries)) {
  2111. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2112. FL("dp_srng_setup failed for tcl_status_ring"));
  2113. goto fail1;
  2114. }
  2115. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2116. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2117. * descriptors
  2118. */
  2119. /* Rx data rings */
  2120. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2121. soc->num_reo_dest_rings =
  2122. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2123. QDF_TRACE(QDF_MODULE_ID_DP,
  2124. QDF_TRACE_LEVEL_INFO,
  2125. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2126. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2127. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2128. i, 0, reo_dst_ring_size)) {
  2129. QDF_TRACE(QDF_MODULE_ID_DP,
  2130. QDF_TRACE_LEVEL_ERROR,
  2131. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2132. goto fail1;
  2133. }
  2134. }
  2135. } else {
  2136. /* This will be incremented during per pdev ring setup */
  2137. soc->num_reo_dest_rings = 0;
  2138. }
  2139. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2140. /* LMAC RxDMA to SW Rings configuration */
  2141. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2142. /* Only valid for MCL */
  2143. struct dp_pdev *pdev = soc->pdev_list[0];
  2144. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2145. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2146. RXDMA_DST, 0, i,
  2147. entries)) {
  2148. QDF_TRACE(QDF_MODULE_ID_DP,
  2149. QDF_TRACE_LEVEL_ERROR,
  2150. FL(RNG_ERR "rxdma_err_dst_ring"));
  2151. goto fail1;
  2152. }
  2153. }
  2154. }
  2155. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2156. /* REO reinjection ring */
  2157. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2158. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2159. entries)) {
  2160. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2161. FL("dp_srng_setup failed for reo_reinject_ring"));
  2162. goto fail1;
  2163. }
  2164. /* Rx release ring */
  2165. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2166. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2167. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2168. FL("dp_srng_setup failed for rx_rel_ring"));
  2169. goto fail1;
  2170. }
  2171. /* Rx exception ring */
  2172. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2173. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2174. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2175. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2176. FL("dp_srng_setup failed for reo_exception_ring"));
  2177. goto fail1;
  2178. }
  2179. /* REO command and status rings */
  2180. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2181. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2182. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2183. FL("dp_srng_setup failed for reo_cmd_ring"));
  2184. goto fail1;
  2185. }
  2186. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2187. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2188. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2189. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2190. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2191. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2192. FL("dp_srng_setup failed for reo_status_ring"));
  2193. goto fail1;
  2194. }
  2195. qdf_spinlock_create(&soc->ast_lock);
  2196. dp_soc_wds_attach(soc);
  2197. /* Reset the cpu ring map if radio is NSS offloaded */
  2198. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2199. dp_soc_reset_cpu_ring_map(soc);
  2200. dp_soc_reset_intr_mask(soc);
  2201. }
  2202. /* Setup HW REO */
  2203. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2204. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2205. /*
  2206. * Reo ring remap is not required if both radios
  2207. * are offloaded to NSS
  2208. */
  2209. if (!dp_reo_remap_config(soc,
  2210. &reo_params.remap1,
  2211. &reo_params.remap2))
  2212. goto out;
  2213. reo_params.rx_hash_enabled = true;
  2214. }
  2215. /* setup the global rx defrag waitlist */
  2216. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2217. soc->rx.defrag.timeout_ms =
  2218. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2219. soc->rx.flags.defrag_timeout_check =
  2220. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2221. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2222. out:
  2223. /*
  2224. * set the fragment destination ring
  2225. */
  2226. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2227. hal_reo_setup(soc->hal_soc, &reo_params);
  2228. qdf_atomic_set(&soc->cmn_init_done, 1);
  2229. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2230. return 0;
  2231. fail1:
  2232. /*
  2233. * Cleanup will be done as part of soc_detach, which will
  2234. * be called on pdev attach failure
  2235. */
  2236. return QDF_STATUS_E_FAILURE;
  2237. }
  2238. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2239. static void dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2240. {
  2241. struct cdp_lro_hash_config lro_hash;
  2242. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2243. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2244. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2245. FL("LRO disabled RX hash disabled"));
  2246. return;
  2247. }
  2248. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2249. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2250. lro_hash.lro_enable = 1;
  2251. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2252. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2253. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2254. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2255. }
  2256. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2257. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2258. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2259. LRO_IPV4_SEED_ARR_SZ));
  2260. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2261. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2262. LRO_IPV6_SEED_ARR_SZ));
  2263. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2264. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2265. lro_hash.lro_enable, lro_hash.tcp_flag,
  2266. lro_hash.tcp_flag_mask);
  2267. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2268. QDF_TRACE_LEVEL_ERROR,
  2269. (void *)lro_hash.toeplitz_hash_ipv4,
  2270. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2271. LRO_IPV4_SEED_ARR_SZ));
  2272. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2273. QDF_TRACE_LEVEL_ERROR,
  2274. (void *)lro_hash.toeplitz_hash_ipv6,
  2275. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2276. LRO_IPV6_SEED_ARR_SZ));
  2277. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2278. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2279. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2280. (pdev->ctrl_pdev, &lro_hash);
  2281. }
  2282. /*
  2283. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2284. * @soc: data path SoC handle
  2285. * @pdev: Physical device handle
  2286. *
  2287. * Return: 0 - success, > 0 - failure
  2288. */
  2289. #ifdef QCA_HOST2FW_RXBUF_RING
  2290. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2291. struct dp_pdev *pdev)
  2292. {
  2293. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2294. int max_mac_rings;
  2295. int i;
  2296. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2297. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2298. for (i = 0; i < max_mac_rings; i++) {
  2299. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2300. "%s: pdev_id %d mac_id %d",
  2301. __func__, pdev->pdev_id, i);
  2302. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2303. RXDMA_BUF, 1, i,
  2304. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2305. QDF_TRACE(QDF_MODULE_ID_DP,
  2306. QDF_TRACE_LEVEL_ERROR,
  2307. FL("failed rx mac ring setup"));
  2308. return QDF_STATUS_E_FAILURE;
  2309. }
  2310. }
  2311. return QDF_STATUS_SUCCESS;
  2312. }
  2313. #else
  2314. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2315. struct dp_pdev *pdev)
  2316. {
  2317. return QDF_STATUS_SUCCESS;
  2318. }
  2319. #endif
  2320. /**
  2321. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2322. * @pdev - DP_PDEV handle
  2323. *
  2324. * Return: void
  2325. */
  2326. static inline void
  2327. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2328. {
  2329. uint8_t map_id;
  2330. struct dp_soc *soc = pdev->soc;
  2331. if (!soc)
  2332. return;
  2333. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2334. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2335. default_dscp_tid_map,
  2336. sizeof(default_dscp_tid_map));
  2337. }
  2338. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2339. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2340. default_dscp_tid_map,
  2341. map_id);
  2342. }
  2343. }
  2344. #ifdef IPA_OFFLOAD
  2345. /**
  2346. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2347. * @soc: data path instance
  2348. * @pdev: core txrx pdev context
  2349. *
  2350. * Return: QDF_STATUS_SUCCESS: success
  2351. * QDF_STATUS_E_RESOURCES: Error return
  2352. */
  2353. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2354. struct dp_pdev *pdev)
  2355. {
  2356. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2357. int entries;
  2358. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2359. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2360. /* Setup second Rx refill buffer ring */
  2361. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2362. IPA_RX_REFILL_BUF_RING_IDX,
  2363. pdev->pdev_id,
  2364. entries)) {
  2365. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2366. FL("dp_srng_setup failed second rx refill ring"));
  2367. return QDF_STATUS_E_FAILURE;
  2368. }
  2369. return QDF_STATUS_SUCCESS;
  2370. }
  2371. /**
  2372. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2373. * @soc: data path instance
  2374. * @pdev: core txrx pdev context
  2375. *
  2376. * Return: void
  2377. */
  2378. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2379. struct dp_pdev *pdev)
  2380. {
  2381. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2382. IPA_RX_REFILL_BUF_RING_IDX);
  2383. }
  2384. #else
  2385. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2386. struct dp_pdev *pdev)
  2387. {
  2388. return QDF_STATUS_SUCCESS;
  2389. }
  2390. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2391. struct dp_pdev *pdev)
  2392. {
  2393. }
  2394. #endif
  2395. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2396. static
  2397. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2398. {
  2399. int mac_id = 0;
  2400. int pdev_id = pdev->pdev_id;
  2401. int entries;
  2402. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2403. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2404. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2405. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2406. entries = wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2407. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2408. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2409. entries)) {
  2410. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2411. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2412. return QDF_STATUS_E_NOMEM;
  2413. }
  2414. entries = wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2415. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2416. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2417. entries)) {
  2418. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2419. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2420. return QDF_STATUS_E_NOMEM;
  2421. }
  2422. entries = wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2423. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2424. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2425. entries)) {
  2426. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2427. FL(RNG_ERR "rxdma_mon_status_ring"));
  2428. return QDF_STATUS_E_NOMEM;
  2429. }
  2430. entries = wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2431. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2432. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2433. entries)) {
  2434. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2435. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2436. return QDF_STATUS_E_NOMEM;
  2437. }
  2438. }
  2439. return QDF_STATUS_SUCCESS;
  2440. }
  2441. #else
  2442. static QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2443. {
  2444. return QDF_STATUS_SUCCESS;
  2445. }
  2446. #endif
  2447. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2448. * @pdev_hdl: pdev handle
  2449. */
  2450. #ifdef ATH_SUPPORT_EXT_STAT
  2451. void dp_iterate_update_peer_list(void *pdev_hdl)
  2452. {
  2453. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2454. struct dp_vdev *vdev = NULL;
  2455. struct dp_peer *peer = NULL;
  2456. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2457. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2458. dp_cal_client_update_peer_stats(&peer->stats);
  2459. }
  2460. }
  2461. }
  2462. #else
  2463. void dp_iterate_update_peer_list(void *pdev_hdl)
  2464. {
  2465. }
  2466. #endif
  2467. /*
  2468. * dp_pdev_attach_wifi3() - attach txrx pdev
  2469. * @ctrl_pdev: Opaque PDEV object
  2470. * @txrx_soc: Datapath SOC handle
  2471. * @htc_handle: HTC handle for host-target interface
  2472. * @qdf_osdev: QDF OS device
  2473. * @pdev_id: PDEV ID
  2474. *
  2475. * Return: DP PDEV handle on success, NULL on failure
  2476. */
  2477. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2478. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2479. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2480. {
  2481. int tx_ring_size;
  2482. int tx_comp_ring_size;
  2483. int reo_dst_ring_size;
  2484. int entries;
  2485. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2486. int nss_cfg;
  2487. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2488. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2489. if (!pdev) {
  2490. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2491. FL("DP PDEV memory allocation failed"));
  2492. goto fail0;
  2493. }
  2494. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2495. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2496. if (!pdev->wlan_cfg_ctx) {
  2497. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2498. FL("pdev cfg_attach failed"));
  2499. qdf_mem_free(pdev);
  2500. goto fail0;
  2501. }
  2502. /*
  2503. * set nss pdev config based on soc config
  2504. */
  2505. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2506. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2507. (nss_cfg & (1 << pdev_id)));
  2508. pdev->soc = soc;
  2509. pdev->ctrl_pdev = ctrl_pdev;
  2510. pdev->pdev_id = pdev_id;
  2511. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2512. soc->pdev_list[pdev_id] = pdev;
  2513. soc->pdev_count++;
  2514. TAILQ_INIT(&pdev->vdev_list);
  2515. qdf_spinlock_create(&pdev->vdev_list_lock);
  2516. pdev->vdev_count = 0;
  2517. qdf_spinlock_create(&pdev->tx_mutex);
  2518. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2519. TAILQ_INIT(&pdev->neighbour_peers_list);
  2520. pdev->neighbour_peers_added = false;
  2521. if (dp_soc_cmn_setup(soc)) {
  2522. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2523. FL("dp_soc_cmn_setup failed"));
  2524. goto fail1;
  2525. }
  2526. /* Setup per PDEV TCL rings if configured */
  2527. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2528. tx_ring_size =
  2529. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2530. tx_comp_ring_size =
  2531. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2532. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2533. pdev_id, pdev_id, tx_ring_size)) {
  2534. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2535. FL("dp_srng_setup failed for tcl_data_ring"));
  2536. goto fail1;
  2537. }
  2538. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2539. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2540. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2541. FL("dp_srng_setup failed for tx_comp_ring"));
  2542. goto fail1;
  2543. }
  2544. soc->num_tcl_data_rings++;
  2545. }
  2546. /* Tx specific init */
  2547. if (dp_tx_pdev_attach(pdev)) {
  2548. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2549. FL("dp_tx_pdev_attach failed"));
  2550. goto fail1;
  2551. }
  2552. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2553. /* Setup per PDEV REO rings if configured */
  2554. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2555. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2556. pdev_id, pdev_id, reo_dst_ring_size)) {
  2557. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2558. FL("dp_srng_setup failed for reo_dest_ringn"));
  2559. goto fail1;
  2560. }
  2561. soc->num_reo_dest_rings++;
  2562. }
  2563. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2564. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2565. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2566. FL("dp_srng_setup failed rx refill ring"));
  2567. goto fail1;
  2568. }
  2569. if (dp_rxdma_ring_setup(soc, pdev)) {
  2570. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2571. FL("RXDMA ring config failed"));
  2572. goto fail1;
  2573. }
  2574. if (dp_mon_rings_setup(soc, pdev)) {
  2575. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2576. FL("MONITOR rings setup failed"));
  2577. goto fail1;
  2578. }
  2579. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2580. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2581. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2582. 0, pdev_id,
  2583. entries)) {
  2584. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2585. FL(RNG_ERR "rxdma_err_dst_ring"));
  2586. goto fail1;
  2587. }
  2588. }
  2589. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2590. goto fail1;
  2591. if (dp_ipa_ring_resource_setup(soc, pdev))
  2592. goto fail1;
  2593. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2594. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2595. FL("dp_ipa_uc_attach failed"));
  2596. goto fail1;
  2597. }
  2598. /* Rx specific init */
  2599. if (dp_rx_pdev_attach(pdev)) {
  2600. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2601. FL("dp_rx_pdev_attach failed"));
  2602. goto fail0;
  2603. }
  2604. DP_STATS_INIT(pdev);
  2605. /* Monitor filter init */
  2606. pdev->mon_filter_mode = MON_FILTER_ALL;
  2607. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2608. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2609. pdev->fp_data_filter = FILTER_DATA_ALL;
  2610. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2611. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2612. pdev->mo_data_filter = FILTER_DATA_ALL;
  2613. dp_local_peer_id_pool_init(pdev);
  2614. dp_dscp_tid_map_setup(pdev);
  2615. /* Rx monitor mode specific init */
  2616. if (dp_rx_pdev_mon_attach(pdev)) {
  2617. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2618. "dp_rx_pdev_attach failed");
  2619. goto fail1;
  2620. }
  2621. if (dp_wdi_event_attach(pdev)) {
  2622. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2623. "dp_wdi_evet_attach failed");
  2624. goto fail1;
  2625. }
  2626. /* set the reo destination during initialization */
  2627. pdev->reo_dest = pdev->pdev_id + 1;
  2628. /*
  2629. * initialize ppdu tlv list
  2630. */
  2631. TAILQ_INIT(&pdev->ppdu_info_list);
  2632. pdev->tlv_count = 0;
  2633. pdev->list_depth = 0;
  2634. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2635. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2636. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2637. TRUE);
  2638. /* initlialize cal client timer */
  2639. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2640. &dp_iterate_update_peer_list);
  2641. return (struct cdp_pdev *)pdev;
  2642. fail1:
  2643. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2644. fail0:
  2645. return NULL;
  2646. }
  2647. /*
  2648. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2649. * @soc: data path SoC handle
  2650. * @pdev: Physical device handle
  2651. *
  2652. * Return: void
  2653. */
  2654. #ifdef QCA_HOST2FW_RXBUF_RING
  2655. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2656. struct dp_pdev *pdev)
  2657. {
  2658. int max_mac_rings =
  2659. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2660. int i;
  2661. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2662. max_mac_rings : MAX_RX_MAC_RINGS;
  2663. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2664. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2665. RXDMA_BUF, 1);
  2666. qdf_timer_free(&soc->mon_reap_timer);
  2667. }
  2668. #else
  2669. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2670. struct dp_pdev *pdev)
  2671. {
  2672. }
  2673. #endif
  2674. /*
  2675. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2676. * @pdev: device object
  2677. *
  2678. * Return: void
  2679. */
  2680. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2681. {
  2682. struct dp_neighbour_peer *peer = NULL;
  2683. struct dp_neighbour_peer *temp_peer = NULL;
  2684. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2685. neighbour_peer_list_elem, temp_peer) {
  2686. /* delete this peer from the list */
  2687. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2688. peer, neighbour_peer_list_elem);
  2689. qdf_mem_free(peer);
  2690. }
  2691. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2692. }
  2693. /**
  2694. * dp_htt_ppdu_stats_detach() - detach stats resources
  2695. * @pdev: Datapath PDEV handle
  2696. *
  2697. * Return: void
  2698. */
  2699. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2700. {
  2701. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2702. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2703. ppdu_info_list_elem, ppdu_info_next) {
  2704. if (!ppdu_info)
  2705. break;
  2706. qdf_assert_always(ppdu_info->nbuf);
  2707. qdf_nbuf_free(ppdu_info->nbuf);
  2708. qdf_mem_free(ppdu_info);
  2709. }
  2710. }
  2711. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2712. static
  2713. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2714. int mac_id)
  2715. {
  2716. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2717. RXDMA_MONITOR_BUF, 0);
  2718. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2719. RXDMA_MONITOR_DST, 0);
  2720. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2721. RXDMA_MONITOR_STATUS, 0);
  2722. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2723. RXDMA_MONITOR_DESC, 0);
  2724. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2725. RXDMA_DST, 0);
  2726. }
  2727. #else
  2728. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2729. int mac_id)
  2730. {
  2731. }
  2732. #endif
  2733. /*
  2734. * dp_pdev_detach_wifi3() - detach txrx pdev
  2735. * @txrx_pdev: Datapath PDEV handle
  2736. * @force: Force detach
  2737. *
  2738. */
  2739. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2740. {
  2741. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2742. struct dp_soc *soc = pdev->soc;
  2743. qdf_nbuf_t curr_nbuf, next_nbuf;
  2744. int mac_id;
  2745. dp_wdi_event_detach(pdev);
  2746. dp_tx_pdev_detach(pdev);
  2747. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2748. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2749. TCL_DATA, pdev->pdev_id);
  2750. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2751. WBM2SW_RELEASE, pdev->pdev_id);
  2752. }
  2753. dp_pktlogmod_exit(pdev);
  2754. dp_rx_pdev_detach(pdev);
  2755. dp_rx_pdev_mon_detach(pdev);
  2756. dp_neighbour_peers_detach(pdev);
  2757. qdf_spinlock_destroy(&pdev->tx_mutex);
  2758. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2759. dp_ipa_uc_detach(soc, pdev);
  2760. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2761. /* Cleanup per PDEV REO rings if configured */
  2762. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2763. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2764. REO_DST, pdev->pdev_id);
  2765. }
  2766. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2767. dp_rxdma_ring_cleanup(soc, pdev);
  2768. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2769. dp_mon_ring_deinit(soc, pdev, mac_id);
  2770. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2771. RXDMA_DST, 0);
  2772. }
  2773. curr_nbuf = pdev->invalid_peer_head_msdu;
  2774. while (curr_nbuf) {
  2775. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2776. qdf_nbuf_free(curr_nbuf);
  2777. curr_nbuf = next_nbuf;
  2778. }
  2779. dp_htt_ppdu_stats_detach(pdev);
  2780. qdf_nbuf_free(pdev->sojourn_buf);
  2781. dp_cal_client_detach(&pdev->cal_client_ctx);
  2782. soc->pdev_list[pdev->pdev_id] = NULL;
  2783. soc->pdev_count--;
  2784. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2785. qdf_mem_free(pdev->dp_txrx_handle);
  2786. qdf_mem_free(pdev);
  2787. }
  2788. /*
  2789. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2790. * @soc: DP SOC handle
  2791. */
  2792. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2793. {
  2794. struct reo_desc_list_node *desc;
  2795. struct dp_rx_tid *rx_tid;
  2796. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2797. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2798. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2799. rx_tid = &desc->rx_tid;
  2800. qdf_mem_unmap_nbytes_single(soc->osdev,
  2801. rx_tid->hw_qdesc_paddr,
  2802. QDF_DMA_BIDIRECTIONAL,
  2803. rx_tid->hw_qdesc_alloc_size);
  2804. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2805. qdf_mem_free(desc);
  2806. }
  2807. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2808. qdf_list_destroy(&soc->reo_desc_freelist);
  2809. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2810. }
  2811. /*
  2812. * dp_soc_detach_wifi3() - Detach txrx SOC
  2813. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2814. */
  2815. static void dp_soc_detach_wifi3(void *txrx_soc)
  2816. {
  2817. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2818. int i;
  2819. qdf_atomic_set(&soc->cmn_init_done, 0);
  2820. qdf_flush_work(&soc->htt_stats.work);
  2821. qdf_disable_work(&soc->htt_stats.work);
  2822. /* Free pending htt stats messages */
  2823. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2824. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2825. if (soc->pdev_list[i])
  2826. dp_pdev_detach_wifi3(
  2827. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2828. }
  2829. dp_peer_find_detach(soc);
  2830. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2831. * SW descriptors
  2832. */
  2833. /* Free the ring memories */
  2834. /* Common rings */
  2835. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2836. dp_tx_soc_detach(soc);
  2837. /* Tx data rings */
  2838. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2839. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2840. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2841. TCL_DATA, i);
  2842. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2843. WBM2SW_RELEASE, i);
  2844. }
  2845. }
  2846. /* TCL command and status rings */
  2847. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2848. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2849. /* Rx data rings */
  2850. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2851. soc->num_reo_dest_rings =
  2852. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2853. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2854. /* TODO: Get number of rings and ring sizes
  2855. * from wlan_cfg
  2856. */
  2857. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2858. REO_DST, i);
  2859. }
  2860. }
  2861. /* REO reinjection ring */
  2862. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2863. /* Rx release ring */
  2864. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2865. /* Rx exception ring */
  2866. /* TODO: Better to store ring_type and ring_num in
  2867. * dp_srng during setup
  2868. */
  2869. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2870. /* REO command and status rings */
  2871. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2872. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2873. dp_hw_link_desc_pool_cleanup(soc);
  2874. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2875. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2876. htt_soc_detach(soc->htt_handle);
  2877. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2878. dp_reo_cmdlist_destroy(soc);
  2879. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2880. dp_reo_desc_freelist_destroy(soc);
  2881. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2882. dp_soc_wds_detach(soc);
  2883. qdf_spinlock_destroy(&soc->ast_lock);
  2884. qdf_mem_free(soc);
  2885. }
  2886. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2887. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2888. struct dp_pdev *pdev,
  2889. int mac_id,
  2890. int mac_for_pdev)
  2891. {
  2892. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2893. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2894. RXDMA_MONITOR_BUF);
  2895. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2896. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2897. RXDMA_MONITOR_DST);
  2898. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2899. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2900. RXDMA_MONITOR_STATUS);
  2901. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2902. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2903. RXDMA_MONITOR_DESC);
  2904. }
  2905. #else
  2906. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2907. struct dp_pdev *pdev,
  2908. int mac_id,
  2909. int mac_for_pdev)
  2910. {
  2911. }
  2912. #endif
  2913. /*
  2914. * dp_rxdma_ring_config() - configure the RX DMA rings
  2915. *
  2916. * This function is used to configure the MAC rings.
  2917. * On MCL host provides buffers in Host2FW ring
  2918. * FW refills (copies) buffers to the ring and updates
  2919. * ring_idx in register
  2920. *
  2921. * @soc: data path SoC handle
  2922. *
  2923. * Return: void
  2924. */
  2925. #ifdef QCA_HOST2FW_RXBUF_RING
  2926. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2927. {
  2928. int i;
  2929. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2930. struct dp_pdev *pdev = soc->pdev_list[i];
  2931. if (pdev) {
  2932. int mac_id;
  2933. bool dbs_enable = 0;
  2934. int max_mac_rings =
  2935. wlan_cfg_get_num_mac_rings
  2936. (pdev->wlan_cfg_ctx);
  2937. htt_srng_setup(soc->htt_handle, 0,
  2938. pdev->rx_refill_buf_ring.hal_srng,
  2939. RXDMA_BUF);
  2940. if (pdev->rx_refill_buf_ring2.hal_srng)
  2941. htt_srng_setup(soc->htt_handle, 0,
  2942. pdev->rx_refill_buf_ring2.hal_srng,
  2943. RXDMA_BUF);
  2944. if (soc->cdp_soc.ol_ops->
  2945. is_hw_dbs_2x2_capable) {
  2946. dbs_enable = soc->cdp_soc.ol_ops->
  2947. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  2948. }
  2949. if (dbs_enable) {
  2950. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2951. QDF_TRACE_LEVEL_ERROR,
  2952. FL("DBS enabled max_mac_rings %d"),
  2953. max_mac_rings);
  2954. } else {
  2955. max_mac_rings = 1;
  2956. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2957. QDF_TRACE_LEVEL_ERROR,
  2958. FL("DBS disabled, max_mac_rings %d"),
  2959. max_mac_rings);
  2960. }
  2961. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2962. FL("pdev_id %d max_mac_rings %d"),
  2963. pdev->pdev_id, max_mac_rings);
  2964. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  2965. int mac_for_pdev = dp_get_mac_id_for_pdev(
  2966. mac_id, pdev->pdev_id);
  2967. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2968. QDF_TRACE_LEVEL_ERROR,
  2969. FL("mac_id %d"), mac_for_pdev);
  2970. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2971. pdev->rx_mac_buf_ring[mac_id]
  2972. .hal_srng,
  2973. RXDMA_BUF);
  2974. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2975. pdev->rxdma_err_dst_ring[mac_id]
  2976. .hal_srng,
  2977. RXDMA_DST);
  2978. /* Configure monitor mode rings */
  2979. dp_mon_htt_srng_setup(soc, pdev, mac_id,
  2980. mac_for_pdev);
  2981. }
  2982. }
  2983. }
  2984. /*
  2985. * Timer to reap rxdma status rings.
  2986. * Needed until we enable ppdu end interrupts
  2987. */
  2988. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  2989. dp_service_mon_rings, (void *)soc,
  2990. QDF_TIMER_TYPE_WAKE_APPS);
  2991. soc->reap_timer_init = 1;
  2992. }
  2993. #else
  2994. /* This is only for WIN */
  2995. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2996. {
  2997. int i;
  2998. int mac_id;
  2999. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3000. struct dp_pdev *pdev = soc->pdev_list[i];
  3001. if (pdev == NULL)
  3002. continue;
  3003. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3004. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3005. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3006. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3007. #ifndef DISABLE_MON_CONFIG
  3008. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3009. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3010. RXDMA_MONITOR_BUF);
  3011. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3012. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3013. RXDMA_MONITOR_DST);
  3014. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3015. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3016. RXDMA_MONITOR_STATUS);
  3017. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3018. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3019. RXDMA_MONITOR_DESC);
  3020. #endif
  3021. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3022. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3023. RXDMA_DST);
  3024. }
  3025. }
  3026. }
  3027. #endif
  3028. /*
  3029. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3030. * @txrx_soc: Datapath SOC handle
  3031. */
  3032. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3033. {
  3034. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3035. htt_soc_attach_target(soc->htt_handle);
  3036. dp_rxdma_ring_config(soc);
  3037. DP_STATS_INIT(soc);
  3038. /* initialize work queue for stats processing */
  3039. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3040. return 0;
  3041. }
  3042. /*
  3043. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3044. * @txrx_soc: Datapath SOC handle
  3045. */
  3046. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3047. {
  3048. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3049. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3050. }
  3051. /*
  3052. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3053. * @txrx_soc: Datapath SOC handle
  3054. * @nss_cfg: nss config
  3055. */
  3056. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3057. {
  3058. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3059. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3060. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3061. /*
  3062. * TODO: masked out based on the per offloaded radio
  3063. */
  3064. if (config == dp_nss_cfg_dbdc) {
  3065. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3066. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3067. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3068. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3069. }
  3070. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3071. FL("nss-wifi<0> nss config is enabled"));
  3072. }
  3073. /*
  3074. * dp_vdev_attach_wifi3() - attach txrx vdev
  3075. * @txrx_pdev: Datapath PDEV handle
  3076. * @vdev_mac_addr: MAC address of the virtual interface
  3077. * @vdev_id: VDEV Id
  3078. * @wlan_op_mode: VDEV operating mode
  3079. *
  3080. * Return: DP VDEV handle on success, NULL on failure
  3081. */
  3082. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3083. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3084. {
  3085. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3086. struct dp_soc *soc = pdev->soc;
  3087. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3088. if (!vdev) {
  3089. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3090. FL("DP VDEV memory allocation failed"));
  3091. goto fail0;
  3092. }
  3093. vdev->pdev = pdev;
  3094. vdev->vdev_id = vdev_id;
  3095. vdev->opmode = op_mode;
  3096. vdev->osdev = soc->osdev;
  3097. vdev->osif_rx = NULL;
  3098. vdev->osif_rsim_rx_decap = NULL;
  3099. vdev->osif_get_key = NULL;
  3100. vdev->osif_rx_mon = NULL;
  3101. vdev->osif_tx_free_ext = NULL;
  3102. vdev->osif_vdev = NULL;
  3103. vdev->delete.pending = 0;
  3104. vdev->safemode = 0;
  3105. vdev->drop_unenc = 1;
  3106. vdev->sec_type = cdp_sec_type_none;
  3107. #ifdef notyet
  3108. vdev->filters_num = 0;
  3109. #endif
  3110. qdf_mem_copy(
  3111. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3112. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3113. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3114. vdev->dscp_tid_map_id = 0;
  3115. vdev->mcast_enhancement_en = 0;
  3116. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3117. /* TODO: Initialize default HTT meta data that will be used in
  3118. * TCL descriptors for packets transmitted from this VDEV
  3119. */
  3120. TAILQ_INIT(&vdev->peer_list);
  3121. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3122. /* add this vdev into the pdev's list */
  3123. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3124. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3125. pdev->vdev_count++;
  3126. dp_tx_vdev_attach(vdev);
  3127. if ((soc->intr_mode == DP_INTR_POLL) &&
  3128. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3129. if (pdev->vdev_count == 1)
  3130. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3131. }
  3132. if (pdev->vdev_count == 1)
  3133. dp_lro_hash_setup(soc, pdev);
  3134. /* LRO */
  3135. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3136. wlan_op_mode_sta == vdev->opmode)
  3137. vdev->lro_enable = true;
  3138. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3139. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3140. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3141. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3142. DP_STATS_INIT(vdev);
  3143. if (wlan_op_mode_sta == vdev->opmode)
  3144. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3145. vdev->mac_addr.raw,
  3146. NULL);
  3147. return (struct cdp_vdev *)vdev;
  3148. fail0:
  3149. return NULL;
  3150. }
  3151. /**
  3152. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3153. * @vdev: Datapath VDEV handle
  3154. * @osif_vdev: OSIF vdev handle
  3155. * @ctrl_vdev: UMAC vdev handle
  3156. * @txrx_ops: Tx and Rx operations
  3157. *
  3158. * Return: DP VDEV handle on success, NULL on failure
  3159. */
  3160. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3161. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3162. struct ol_txrx_ops *txrx_ops)
  3163. {
  3164. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3165. vdev->osif_vdev = osif_vdev;
  3166. vdev->ctrl_vdev = ctrl_vdev;
  3167. vdev->osif_rx = txrx_ops->rx.rx;
  3168. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3169. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3170. vdev->osif_get_key = txrx_ops->get_key;
  3171. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3172. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3173. #ifdef notyet
  3174. #if ATH_SUPPORT_WAPI
  3175. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3176. #endif
  3177. #endif
  3178. #ifdef UMAC_SUPPORT_PROXY_ARP
  3179. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3180. #endif
  3181. vdev->me_convert = txrx_ops->me_convert;
  3182. /* TODO: Enable the following once Tx code is integrated */
  3183. if (vdev->mesh_vdev)
  3184. txrx_ops->tx.tx = dp_tx_send_mesh;
  3185. else
  3186. txrx_ops->tx.tx = dp_tx_send;
  3187. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3188. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3189. "DP Vdev Register success");
  3190. }
  3191. /**
  3192. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3193. * @vdev: Datapath VDEV handle
  3194. *
  3195. * Return: void
  3196. */
  3197. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3198. {
  3199. struct dp_pdev *pdev = vdev->pdev;
  3200. struct dp_soc *soc = pdev->soc;
  3201. struct dp_peer *peer;
  3202. uint16_t *peer_ids;
  3203. uint8_t i = 0, j = 0;
  3204. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3205. if (!peer_ids) {
  3206. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3207. "DP alloc failure - unable to flush peers");
  3208. return;
  3209. }
  3210. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3211. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3212. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3213. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3214. if (j < soc->max_peers)
  3215. peer_ids[j++] = peer->peer_ids[i];
  3216. }
  3217. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3218. for (i = 0; i < j ; i++)
  3219. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3220. NULL, 0);
  3221. qdf_mem_free(peer_ids);
  3222. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3223. FL("Flushed peers for vdev object %pK "), vdev);
  3224. }
  3225. /*
  3226. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3227. * @txrx_vdev: Datapath VDEV handle
  3228. * @callback: Callback OL_IF on completion of detach
  3229. * @cb_context: Callback context
  3230. *
  3231. */
  3232. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3233. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3234. {
  3235. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3236. struct dp_pdev *pdev = vdev->pdev;
  3237. struct dp_soc *soc = pdev->soc;
  3238. struct dp_neighbour_peer *peer = NULL;
  3239. /* preconditions */
  3240. qdf_assert(vdev);
  3241. if (wlan_op_mode_sta == vdev->opmode)
  3242. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3243. /*
  3244. * If Target is hung, flush all peers before detaching vdev
  3245. * this will free all references held due to missing
  3246. * unmap commands from Target
  3247. */
  3248. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3249. dp_vdev_flush_peers(vdev);
  3250. /*
  3251. * Use peer_ref_mutex while accessing peer_list, in case
  3252. * a peer is in the process of being removed from the list.
  3253. */
  3254. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3255. /* check that the vdev has no peers allocated */
  3256. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3257. /* debug print - will be removed later */
  3258. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3259. FL("not deleting vdev object %pK (%pM)"
  3260. "until deletion finishes for all its peers"),
  3261. vdev, vdev->mac_addr.raw);
  3262. /* indicate that the vdev needs to be deleted */
  3263. vdev->delete.pending = 1;
  3264. vdev->delete.callback = callback;
  3265. vdev->delete.context = cb_context;
  3266. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3267. return;
  3268. }
  3269. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3270. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3271. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3272. neighbour_peer_list_elem) {
  3273. QDF_ASSERT(peer->vdev != vdev);
  3274. }
  3275. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3276. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3277. dp_tx_vdev_detach(vdev);
  3278. /* remove the vdev from its parent pdev's list */
  3279. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3280. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3281. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3282. qdf_mem_free(vdev);
  3283. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3284. if (callback)
  3285. callback(cb_context);
  3286. }
  3287. /*
  3288. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3289. * @soc - datapath soc handle
  3290. * @peer - datapath peer handle
  3291. *
  3292. * Delete the AST entries belonging to a peer
  3293. */
  3294. #ifdef FEATURE_AST
  3295. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3296. struct dp_peer *peer)
  3297. {
  3298. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3299. qdf_spin_lock_bh(&soc->ast_lock);
  3300. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3301. dp_peer_del_ast(soc, ast_entry);
  3302. peer->self_ast_entry = NULL;
  3303. TAILQ_INIT(&peer->ast_entry_list);
  3304. qdf_spin_unlock_bh(&soc->ast_lock);
  3305. }
  3306. #else
  3307. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3308. struct dp_peer *peer)
  3309. {
  3310. }
  3311. #endif
  3312. #if ATH_SUPPORT_WRAP
  3313. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3314. uint8_t *peer_mac_addr)
  3315. {
  3316. struct dp_peer *peer;
  3317. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3318. 0, vdev->vdev_id);
  3319. if (!peer)
  3320. return NULL;
  3321. if (peer->bss_peer)
  3322. return peer;
  3323. dp_peer_unref_delete(peer);
  3324. return NULL;
  3325. }
  3326. #else
  3327. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3328. uint8_t *peer_mac_addr)
  3329. {
  3330. struct dp_peer *peer;
  3331. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3332. 0, vdev->vdev_id);
  3333. if (!peer)
  3334. return NULL;
  3335. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3336. return peer;
  3337. dp_peer_unref_delete(peer);
  3338. return NULL;
  3339. }
  3340. #endif
  3341. #if defined(FEATURE_AST) && !defined(AST_HKV1_WORKAROUND)
  3342. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3343. uint8_t *peer_mac_addr)
  3344. {
  3345. struct dp_ast_entry *ast_entry;
  3346. qdf_spin_lock_bh(&soc->ast_lock);
  3347. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3348. if (ast_entry && ast_entry->next_hop)
  3349. dp_peer_del_ast(soc, ast_entry);
  3350. qdf_spin_unlock_bh(&soc->ast_lock);
  3351. }
  3352. #else
  3353. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3354. uint8_t *peer_mac_addr)
  3355. {
  3356. }
  3357. #endif
  3358. /*
  3359. * dp_peer_create_wifi3() - attach txrx peer
  3360. * @txrx_vdev: Datapath VDEV handle
  3361. * @peer_mac_addr: Peer MAC address
  3362. *
  3363. * Return: DP peeer handle on success, NULL on failure
  3364. */
  3365. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3366. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3367. {
  3368. struct dp_peer *peer;
  3369. int i;
  3370. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3371. struct dp_pdev *pdev;
  3372. struct dp_soc *soc;
  3373. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3374. /* preconditions */
  3375. qdf_assert(vdev);
  3376. qdf_assert(peer_mac_addr);
  3377. pdev = vdev->pdev;
  3378. soc = pdev->soc;
  3379. /*
  3380. * If a peer entry with given MAC address already exists,
  3381. * reuse the peer and reset the state of peer.
  3382. */
  3383. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3384. if (peer) {
  3385. qdf_atomic_init(&peer->is_default_route_set);
  3386. dp_peer_cleanup(vdev, peer);
  3387. peer->delete_in_progress = false;
  3388. dp_peer_delete_ast_entries(soc, peer);
  3389. if ((vdev->opmode == wlan_op_mode_sta) &&
  3390. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3391. DP_MAC_ADDR_LEN)) {
  3392. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3393. }
  3394. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3395. /*
  3396. * Control path maintains a node count which is incremented
  3397. * for every new peer create command. Since new peer is not being
  3398. * created and earlier reference is reused here,
  3399. * peer_unref_delete event is sent to control path to
  3400. * increment the count back.
  3401. */
  3402. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3403. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3404. vdev->vdev_id, peer->mac_addr.raw);
  3405. }
  3406. peer->ctrl_peer = ctrl_peer;
  3407. dp_local_peer_id_alloc(pdev, peer);
  3408. DP_STATS_INIT(peer);
  3409. return (void *)peer;
  3410. } else {
  3411. /*
  3412. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3413. * need to remove the AST entry which was earlier added as a WDS
  3414. * entry.
  3415. * If an AST entry exists, but no peer entry exists with a given
  3416. * MAC addresses, we could deduce it as a WDS entry
  3417. */
  3418. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  3419. }
  3420. #ifdef notyet
  3421. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3422. soc->mempool_ol_ath_peer);
  3423. #else
  3424. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3425. #endif
  3426. if (!peer)
  3427. return NULL; /* failure */
  3428. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3429. TAILQ_INIT(&peer->ast_entry_list);
  3430. /* store provided params */
  3431. peer->vdev = vdev;
  3432. peer->ctrl_peer = ctrl_peer;
  3433. if ((vdev->opmode == wlan_op_mode_sta) &&
  3434. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3435. DP_MAC_ADDR_LEN)) {
  3436. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3437. }
  3438. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3439. qdf_spinlock_create(&peer->peer_info_lock);
  3440. qdf_mem_copy(
  3441. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3442. /* TODO: See of rx_opt_proc is really required */
  3443. peer->rx_opt_proc = soc->rx_opt_proc;
  3444. /* initialize the peer_id */
  3445. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3446. peer->peer_ids[i] = HTT_INVALID_PEER;
  3447. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3448. qdf_atomic_init(&peer->ref_cnt);
  3449. /* keep one reference for attach */
  3450. qdf_atomic_inc(&peer->ref_cnt);
  3451. /* add this peer into the vdev's list */
  3452. if (wlan_op_mode_sta == vdev->opmode)
  3453. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3454. else
  3455. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3456. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3457. /* TODO: See if hash based search is required */
  3458. dp_peer_find_hash_add(soc, peer);
  3459. /* Initialize the peer state */
  3460. peer->state = OL_TXRX_PEER_STATE_DISC;
  3461. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3462. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3463. vdev, peer, peer->mac_addr.raw,
  3464. qdf_atomic_read(&peer->ref_cnt));
  3465. /*
  3466. * For every peer MAp message search and set if bss_peer
  3467. */
  3468. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3469. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3470. "vdev bss_peer!!!!");
  3471. peer->bss_peer = 1;
  3472. vdev->vap_bss_peer = peer;
  3473. }
  3474. for (i = 0; i < DP_MAX_TIDS; i++)
  3475. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3476. dp_local_peer_id_alloc(pdev, peer);
  3477. DP_STATS_INIT(peer);
  3478. return (void *)peer;
  3479. }
  3480. /*
  3481. * dp_peer_setup_wifi3() - initialize the peer
  3482. * @vdev_hdl: virtual device object
  3483. * @peer: Peer object
  3484. *
  3485. * Return: void
  3486. */
  3487. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3488. {
  3489. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3490. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3491. struct dp_pdev *pdev;
  3492. struct dp_soc *soc;
  3493. bool hash_based = 0;
  3494. enum cdp_host_reo_dest_ring reo_dest;
  3495. /* preconditions */
  3496. qdf_assert(vdev);
  3497. qdf_assert(peer);
  3498. pdev = vdev->pdev;
  3499. soc = pdev->soc;
  3500. peer->last_assoc_rcvd = 0;
  3501. peer->last_disassoc_rcvd = 0;
  3502. peer->last_deauth_rcvd = 0;
  3503. /*
  3504. * hash based steering is disabled for Radios which are offloaded
  3505. * to NSS
  3506. */
  3507. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3508. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3509. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3510. FL("hash based steering for pdev: %d is %d"),
  3511. pdev->pdev_id, hash_based);
  3512. /*
  3513. * Below line of code will ensure the proper reo_dest ring is chosen
  3514. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3515. */
  3516. reo_dest = pdev->reo_dest;
  3517. /*
  3518. * There are corner cases where the AD1 = AD2 = "VAPs address"
  3519. * i.e both the devices have same MAC address. In these
  3520. * cases we want such pkts to be processed in NULL Q handler
  3521. * which is REO2TCL ring. for this reason we should
  3522. * not setup reo_queues and default route for bss_peer.
  3523. */
  3524. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  3525. return;
  3526. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3527. /* TODO: Check the destination ring number to be passed to FW */
  3528. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3529. pdev->ctrl_pdev, peer->mac_addr.raw,
  3530. peer->vdev->vdev_id, hash_based, reo_dest);
  3531. }
  3532. qdf_atomic_set(&peer->is_default_route_set, 1);
  3533. dp_peer_rx_init(pdev, peer);
  3534. return;
  3535. }
  3536. /*
  3537. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3538. * @vdev_handle: virtual device object
  3539. * @htt_pkt_type: type of pkt
  3540. *
  3541. * Return: void
  3542. */
  3543. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3544. enum htt_cmn_pkt_type val)
  3545. {
  3546. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3547. vdev->tx_encap_type = val;
  3548. }
  3549. /*
  3550. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3551. * @vdev_handle: virtual device object
  3552. * @htt_pkt_type: type of pkt
  3553. *
  3554. * Return: void
  3555. */
  3556. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3557. enum htt_cmn_pkt_type val)
  3558. {
  3559. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3560. vdev->rx_decap_type = val;
  3561. }
  3562. /*
  3563. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  3564. * @txrx_soc: cdp soc handle
  3565. * @ac: Access category
  3566. * @value: timeout value in millisec
  3567. *
  3568. * Return: void
  3569. */
  3570. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3571. uint8_t ac, uint32_t value)
  3572. {
  3573. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3574. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  3575. }
  3576. /*
  3577. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  3578. * @txrx_soc: cdp soc handle
  3579. * @ac: access category
  3580. * @value: timeout value in millisec
  3581. *
  3582. * Return: void
  3583. */
  3584. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3585. uint8_t ac, uint32_t *value)
  3586. {
  3587. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3588. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  3589. }
  3590. /*
  3591. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3592. * @pdev_handle: physical device object
  3593. * @val: reo destination ring index (1 - 4)
  3594. *
  3595. * Return: void
  3596. */
  3597. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3598. enum cdp_host_reo_dest_ring val)
  3599. {
  3600. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3601. if (pdev)
  3602. pdev->reo_dest = val;
  3603. }
  3604. /*
  3605. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3606. * @pdev_handle: physical device object
  3607. *
  3608. * Return: reo destination ring index
  3609. */
  3610. static enum cdp_host_reo_dest_ring
  3611. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3612. {
  3613. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3614. if (pdev)
  3615. return pdev->reo_dest;
  3616. else
  3617. return cdp_host_reo_dest_ring_unknown;
  3618. }
  3619. /*
  3620. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3621. * @pdev_handle: device object
  3622. * @val: value to be set
  3623. *
  3624. * Return: void
  3625. */
  3626. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3627. uint32_t val)
  3628. {
  3629. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3630. /* Enable/Disable smart mesh filtering. This flag will be checked
  3631. * during rx processing to check if packets are from NAC clients.
  3632. */
  3633. pdev->filter_neighbour_peers = val;
  3634. return 0;
  3635. }
  3636. /*
  3637. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3638. * address for smart mesh filtering
  3639. * @vdev_handle: virtual device object
  3640. * @cmd: Add/Del command
  3641. * @macaddr: nac client mac address
  3642. *
  3643. * Return: void
  3644. */
  3645. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3646. uint32_t cmd, uint8_t *macaddr)
  3647. {
  3648. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3649. struct dp_pdev *pdev = vdev->pdev;
  3650. struct dp_neighbour_peer *peer = NULL;
  3651. if (!macaddr)
  3652. goto fail0;
  3653. /* Store address of NAC (neighbour peer) which will be checked
  3654. * against TA of received packets.
  3655. */
  3656. if (cmd == DP_NAC_PARAM_ADD) {
  3657. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3658. sizeof(*peer));
  3659. if (!peer) {
  3660. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3661. FL("DP neighbour peer node memory allocation failed"));
  3662. goto fail0;
  3663. }
  3664. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3665. macaddr, DP_MAC_ADDR_LEN);
  3666. peer->vdev = vdev;
  3667. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3668. /* add this neighbour peer into the list */
  3669. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3670. neighbour_peer_list_elem);
  3671. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3672. /* first neighbour */
  3673. if (!pdev->neighbour_peers_added) {
  3674. pdev->neighbour_peers_added = true;
  3675. dp_ppdu_ring_cfg(pdev);
  3676. }
  3677. return 1;
  3678. } else if (cmd == DP_NAC_PARAM_DEL) {
  3679. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3680. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3681. neighbour_peer_list_elem) {
  3682. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3683. macaddr, DP_MAC_ADDR_LEN)) {
  3684. /* delete this peer from the list */
  3685. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3686. peer, neighbour_peer_list_elem);
  3687. qdf_mem_free(peer);
  3688. break;
  3689. }
  3690. }
  3691. /* last neighbour deleted */
  3692. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  3693. pdev->neighbour_peers_added = false;
  3694. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3695. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  3696. !pdev->enhanced_stats_en)
  3697. dp_ppdu_ring_reset(pdev);
  3698. return 1;
  3699. }
  3700. fail0:
  3701. return 0;
  3702. }
  3703. /*
  3704. * dp_get_sec_type() - Get the security type
  3705. * @peer: Datapath peer handle
  3706. * @sec_idx: Security id (mcast, ucast)
  3707. *
  3708. * return sec_type: Security type
  3709. */
  3710. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3711. {
  3712. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3713. return dpeer->security[sec_idx].sec_type;
  3714. }
  3715. /*
  3716. * dp_peer_authorize() - authorize txrx peer
  3717. * @peer_handle: Datapath peer handle
  3718. * @authorize
  3719. *
  3720. */
  3721. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3722. {
  3723. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3724. struct dp_soc *soc;
  3725. if (peer != NULL) {
  3726. soc = peer->vdev->pdev->soc;
  3727. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3728. peer->authorize = authorize ? 1 : 0;
  3729. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3730. }
  3731. }
  3732. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  3733. struct dp_pdev *pdev,
  3734. struct dp_peer *peer,
  3735. uint32_t vdev_id)
  3736. {
  3737. struct dp_vdev *vdev = NULL;
  3738. struct dp_peer *bss_peer = NULL;
  3739. uint8_t *m_addr = NULL;
  3740. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3741. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3742. if (vdev->vdev_id == vdev_id)
  3743. break;
  3744. }
  3745. if (!vdev) {
  3746. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3747. "vdev is NULL");
  3748. } else {
  3749. if (vdev->vap_bss_peer == peer)
  3750. vdev->vap_bss_peer = NULL;
  3751. m_addr = peer->mac_addr.raw;
  3752. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  3753. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3754. vdev_id, m_addr);
  3755. if (vdev && vdev->vap_bss_peer) {
  3756. bss_peer = vdev->vap_bss_peer;
  3757. DP_UPDATE_STATS(vdev, peer);
  3758. }
  3759. }
  3760. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3761. qdf_mem_free(peer);
  3762. }
  3763. /**
  3764. * dp_delete_pending_vdev() - check and process vdev delete
  3765. * @pdev: DP specific pdev pointer
  3766. * @vdev: DP specific vdev pointer
  3767. * @vdev_id: vdev id corresponding to vdev
  3768. *
  3769. * This API does following:
  3770. * 1) It releases tx flow pools buffers as vdev is
  3771. * going down and no peers are associated.
  3772. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  3773. */
  3774. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  3775. uint8_t vdev_id)
  3776. {
  3777. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  3778. void *vdev_delete_context = NULL;
  3779. vdev_delete_cb = vdev->delete.callback;
  3780. vdev_delete_context = vdev->delete.context;
  3781. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3782. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  3783. vdev, vdev->mac_addr.raw);
  3784. /* all peers are gone, go ahead and delete it */
  3785. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  3786. FLOW_TYPE_VDEV, vdev_id);
  3787. dp_tx_vdev_detach(vdev);
  3788. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3789. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3790. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3791. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3792. FL("deleting vdev object %pK (%pM)"),
  3793. vdev, vdev->mac_addr.raw);
  3794. qdf_mem_free(vdev);
  3795. vdev = NULL;
  3796. if (vdev_delete_cb)
  3797. vdev_delete_cb(vdev_delete_context);
  3798. }
  3799. /*
  3800. * dp_peer_unref_delete() - unref and delete peer
  3801. * @peer_handle: Datapath peer handle
  3802. *
  3803. */
  3804. void dp_peer_unref_delete(void *peer_handle)
  3805. {
  3806. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3807. struct dp_vdev *vdev = peer->vdev;
  3808. struct dp_pdev *pdev = vdev->pdev;
  3809. struct dp_soc *soc = pdev->soc;
  3810. struct dp_peer *tmppeer;
  3811. int found = 0;
  3812. uint16_t peer_id;
  3813. uint16_t vdev_id;
  3814. bool delete_vdev;
  3815. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3816. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  3817. peer, qdf_atomic_read(&peer->ref_cnt));
  3818. /*
  3819. * Hold the lock all the way from checking if the peer ref count
  3820. * is zero until the peer references are removed from the hash
  3821. * table and vdev list (if the peer ref count is zero).
  3822. * This protects against a new HL tx operation starting to use the
  3823. * peer object just after this function concludes it's done being used.
  3824. * Furthermore, the lock needs to be held while checking whether the
  3825. * vdev's list of peers is empty, to make sure that list is not modified
  3826. * concurrently with the empty check.
  3827. */
  3828. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3829. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  3830. peer_id = peer->peer_ids[0];
  3831. vdev_id = vdev->vdev_id;
  3832. /*
  3833. * Make sure that the reference to the peer in
  3834. * peer object map is removed
  3835. */
  3836. if (peer_id != HTT_INVALID_PEER)
  3837. soc->peer_id_to_obj_map[peer_id] = NULL;
  3838. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3839. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  3840. /* remove the reference to the peer from the hash table */
  3841. dp_peer_find_hash_remove(soc, peer);
  3842. qdf_spin_lock_bh(&soc->ast_lock);
  3843. if (peer->self_ast_entry) {
  3844. dp_peer_del_ast(soc, peer->self_ast_entry);
  3845. peer->self_ast_entry = NULL;
  3846. }
  3847. qdf_spin_unlock_bh(&soc->ast_lock);
  3848. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  3849. if (tmppeer == peer) {
  3850. found = 1;
  3851. break;
  3852. }
  3853. }
  3854. if (found) {
  3855. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  3856. peer_list_elem);
  3857. } else {
  3858. /*Ignoring the remove operation as peer not found*/
  3859. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3860. "peer:%pK not found in vdev:%pK peerlist:%pK",
  3861. peer, vdev, &peer->vdev->peer_list);
  3862. }
  3863. /* cleanup the peer data */
  3864. dp_peer_cleanup(vdev, peer);
  3865. /* check whether the parent vdev has no peers left */
  3866. if (TAILQ_EMPTY(&vdev->peer_list)) {
  3867. /*
  3868. * capture vdev delete pending flag's status
  3869. * while holding peer_ref_mutex lock
  3870. */
  3871. delete_vdev = vdev->delete.pending;
  3872. /*
  3873. * Now that there are no references to the peer, we can
  3874. * release the peer reference lock.
  3875. */
  3876. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3877. /*
  3878. * Check if the parent vdev was waiting for its peers
  3879. * to be deleted, in order for it to be deleted too.
  3880. */
  3881. if (delete_vdev)
  3882. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  3883. } else {
  3884. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3885. }
  3886. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  3887. } else {
  3888. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3889. }
  3890. }
  3891. /*
  3892. * dp_peer_detach_wifi3() – Detach txrx peer
  3893. * @peer_handle: Datapath peer handle
  3894. * @bitmap: bitmap indicating special handling of request.
  3895. *
  3896. */
  3897. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  3898. {
  3899. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3900. /* redirect the peer's rx delivery function to point to a
  3901. * discard func
  3902. */
  3903. peer->rx_opt_proc = dp_rx_discard;
  3904. peer->ctrl_peer = NULL;
  3905. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3906. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  3907. dp_local_peer_id_free(peer->vdev->pdev, peer);
  3908. qdf_spinlock_destroy(&peer->peer_info_lock);
  3909. /*
  3910. * Remove the reference added during peer_attach.
  3911. * The peer will still be left allocated until the
  3912. * PEER_UNMAP message arrives to remove the other
  3913. * reference, added by the PEER_MAP message.
  3914. */
  3915. dp_peer_unref_delete(peer_handle);
  3916. }
  3917. /*
  3918. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  3919. * @peer_handle: Datapath peer handle
  3920. *
  3921. */
  3922. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  3923. {
  3924. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3925. return vdev->mac_addr.raw;
  3926. }
  3927. /*
  3928. * dp_vdev_set_wds() - Enable per packet stats
  3929. * @vdev_handle: DP VDEV handle
  3930. * @val: value
  3931. *
  3932. * Return: none
  3933. */
  3934. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  3935. {
  3936. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3937. vdev->wds_enabled = val;
  3938. return 0;
  3939. }
  3940. /*
  3941. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  3942. * @peer_handle: Datapath peer handle
  3943. *
  3944. */
  3945. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  3946. uint8_t vdev_id)
  3947. {
  3948. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  3949. struct dp_vdev *vdev = NULL;
  3950. if (qdf_unlikely(!pdev))
  3951. return NULL;
  3952. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3953. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3954. if (vdev->vdev_id == vdev_id)
  3955. break;
  3956. }
  3957. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3958. return (struct cdp_vdev *)vdev;
  3959. }
  3960. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  3961. {
  3962. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3963. return vdev->opmode;
  3964. }
  3965. static
  3966. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  3967. ol_txrx_rx_fp *stack_fn_p,
  3968. ol_osif_vdev_handle *osif_vdev_p)
  3969. {
  3970. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  3971. qdf_assert(vdev);
  3972. *stack_fn_p = vdev->osif_rx_stack;
  3973. *osif_vdev_p = vdev->osif_vdev;
  3974. }
  3975. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  3976. {
  3977. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3978. struct dp_pdev *pdev = vdev->pdev;
  3979. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  3980. }
  3981. /**
  3982. * dp_reset_monitor_mode() - Disable monitor mode
  3983. * @pdev_handle: Datapath PDEV handle
  3984. *
  3985. * Return: 0 on success, not 0 on failure
  3986. */
  3987. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  3988. {
  3989. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3990. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3991. struct dp_soc *soc = pdev->soc;
  3992. uint8_t pdev_id;
  3993. int mac_id;
  3994. pdev_id = pdev->pdev_id;
  3995. soc = pdev->soc;
  3996. qdf_spin_lock_bh(&pdev->mon_lock);
  3997. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3998. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3999. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4000. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4001. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4002. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4003. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4004. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4005. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4006. }
  4007. pdev->monitor_vdev = NULL;
  4008. qdf_spin_unlock_bh(&pdev->mon_lock);
  4009. return 0;
  4010. }
  4011. /**
  4012. * dp_set_nac() - set peer_nac
  4013. * @peer_handle: Datapath PEER handle
  4014. *
  4015. * Return: void
  4016. */
  4017. static void dp_set_nac(struct cdp_peer *peer_handle)
  4018. {
  4019. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4020. peer->nac = 1;
  4021. }
  4022. /**
  4023. * dp_get_tx_pending() - read pending tx
  4024. * @pdev_handle: Datapath PDEV handle
  4025. *
  4026. * Return: outstanding tx
  4027. */
  4028. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4029. {
  4030. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4031. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4032. }
  4033. /**
  4034. * dp_get_peer_mac_from_peer_id() - get peer mac
  4035. * @pdev_handle: Datapath PDEV handle
  4036. * @peer_id: Peer ID
  4037. * @peer_mac: MAC addr of PEER
  4038. *
  4039. * Return: void
  4040. */
  4041. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4042. uint32_t peer_id, uint8_t *peer_mac)
  4043. {
  4044. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4045. struct dp_peer *peer;
  4046. if (pdev && peer_mac) {
  4047. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4048. if (peer) {
  4049. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4050. DP_MAC_ADDR_LEN);
  4051. dp_peer_unref_del_find_by_id(peer);
  4052. }
  4053. }
  4054. }
  4055. /**
  4056. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4057. * @vdev_handle: Datapath VDEV handle
  4058. * @smart_monitor: Flag to denote if its smart monitor mode
  4059. *
  4060. * Return: 0 on success, not 0 on failure
  4061. */
  4062. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4063. uint8_t smart_monitor)
  4064. {
  4065. /* Many monitor VAPs can exists in a system but only one can be up at
  4066. * anytime
  4067. */
  4068. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4069. struct dp_pdev *pdev;
  4070. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4071. struct dp_soc *soc;
  4072. uint8_t pdev_id;
  4073. int mac_id;
  4074. qdf_assert(vdev);
  4075. pdev = vdev->pdev;
  4076. pdev_id = pdev->pdev_id;
  4077. soc = pdev->soc;
  4078. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4079. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4080. pdev, pdev_id, soc, vdev);
  4081. /*Check if current pdev's monitor_vdev exists */
  4082. if (pdev->monitor_vdev) {
  4083. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4084. "vdev=%pK", vdev);
  4085. qdf_assert(vdev);
  4086. }
  4087. pdev->monitor_vdev = vdev;
  4088. /* If smart monitor mode, do not configure monitor ring */
  4089. if (smart_monitor)
  4090. return QDF_STATUS_SUCCESS;
  4091. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4092. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4093. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4094. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4095. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4096. pdev->mo_data_filter);
  4097. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4098. htt_tlv_filter.mpdu_start = 1;
  4099. htt_tlv_filter.msdu_start = 1;
  4100. htt_tlv_filter.packet = 1;
  4101. htt_tlv_filter.msdu_end = 1;
  4102. htt_tlv_filter.mpdu_end = 1;
  4103. htt_tlv_filter.packet_header = 1;
  4104. htt_tlv_filter.attention = 1;
  4105. htt_tlv_filter.ppdu_start = 0;
  4106. htt_tlv_filter.ppdu_end = 0;
  4107. htt_tlv_filter.ppdu_end_user_stats = 0;
  4108. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4109. htt_tlv_filter.ppdu_end_status_done = 0;
  4110. htt_tlv_filter.header_per_msdu = 1;
  4111. htt_tlv_filter.enable_fp =
  4112. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4113. htt_tlv_filter.enable_md = 0;
  4114. htt_tlv_filter.enable_mo =
  4115. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4116. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4117. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4118. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4119. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4120. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4121. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4122. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4123. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4124. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4125. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4126. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4127. }
  4128. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4129. htt_tlv_filter.mpdu_start = 1;
  4130. htt_tlv_filter.msdu_start = 0;
  4131. htt_tlv_filter.packet = 0;
  4132. htt_tlv_filter.msdu_end = 0;
  4133. htt_tlv_filter.mpdu_end = 0;
  4134. htt_tlv_filter.attention = 0;
  4135. htt_tlv_filter.ppdu_start = 1;
  4136. htt_tlv_filter.ppdu_end = 1;
  4137. htt_tlv_filter.ppdu_end_user_stats = 1;
  4138. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4139. htt_tlv_filter.ppdu_end_status_done = 1;
  4140. htt_tlv_filter.enable_fp = 1;
  4141. htt_tlv_filter.enable_md = 0;
  4142. htt_tlv_filter.enable_mo = 1;
  4143. if (pdev->mcopy_mode) {
  4144. htt_tlv_filter.packet_header = 1;
  4145. }
  4146. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4147. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4148. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4149. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4150. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4151. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4152. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4153. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4154. pdev->pdev_id);
  4155. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4156. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4157. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4158. }
  4159. return QDF_STATUS_SUCCESS;
  4160. }
  4161. /**
  4162. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4163. * @pdev_handle: Datapath PDEV handle
  4164. * @filter_val: Flag to select Filter for monitor mode
  4165. * Return: 0 on success, not 0 on failure
  4166. */
  4167. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4168. struct cdp_monitor_filter *filter_val)
  4169. {
  4170. /* Many monitor VAPs can exists in a system but only one can be up at
  4171. * anytime
  4172. */
  4173. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4174. struct dp_vdev *vdev = pdev->monitor_vdev;
  4175. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4176. struct dp_soc *soc;
  4177. uint8_t pdev_id;
  4178. int mac_id;
  4179. pdev_id = pdev->pdev_id;
  4180. soc = pdev->soc;
  4181. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4182. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4183. pdev, pdev_id, soc, vdev);
  4184. /*Check if current pdev's monitor_vdev exists */
  4185. if (!pdev->monitor_vdev) {
  4186. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4187. "vdev=%pK", vdev);
  4188. qdf_assert(vdev);
  4189. }
  4190. /* update filter mode, type in pdev structure */
  4191. pdev->mon_filter_mode = filter_val->mode;
  4192. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4193. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4194. pdev->fp_data_filter = filter_val->fp_data;
  4195. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4196. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4197. pdev->mo_data_filter = filter_val->mo_data;
  4198. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4199. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4200. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4201. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4202. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4203. pdev->mo_data_filter);
  4204. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4205. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4206. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4207. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4208. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4209. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4210. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4211. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4212. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4213. }
  4214. htt_tlv_filter.mpdu_start = 1;
  4215. htt_tlv_filter.msdu_start = 1;
  4216. htt_tlv_filter.packet = 1;
  4217. htt_tlv_filter.msdu_end = 1;
  4218. htt_tlv_filter.mpdu_end = 1;
  4219. htt_tlv_filter.packet_header = 1;
  4220. htt_tlv_filter.attention = 1;
  4221. htt_tlv_filter.ppdu_start = 0;
  4222. htt_tlv_filter.ppdu_end = 0;
  4223. htt_tlv_filter.ppdu_end_user_stats = 0;
  4224. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4225. htt_tlv_filter.ppdu_end_status_done = 0;
  4226. htt_tlv_filter.header_per_msdu = 1;
  4227. htt_tlv_filter.enable_fp =
  4228. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4229. htt_tlv_filter.enable_md = 0;
  4230. htt_tlv_filter.enable_mo =
  4231. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4232. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4233. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4234. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4235. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4236. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4237. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4238. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4239. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4240. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4241. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4242. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4243. }
  4244. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4245. htt_tlv_filter.mpdu_start = 1;
  4246. htt_tlv_filter.msdu_start = 0;
  4247. htt_tlv_filter.packet = 0;
  4248. htt_tlv_filter.msdu_end = 0;
  4249. htt_tlv_filter.mpdu_end = 0;
  4250. htt_tlv_filter.attention = 0;
  4251. htt_tlv_filter.ppdu_start = 1;
  4252. htt_tlv_filter.ppdu_end = 1;
  4253. htt_tlv_filter.ppdu_end_user_stats = 1;
  4254. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4255. htt_tlv_filter.ppdu_end_status_done = 1;
  4256. htt_tlv_filter.enable_fp = 1;
  4257. htt_tlv_filter.enable_md = 0;
  4258. htt_tlv_filter.enable_mo = 1;
  4259. if (pdev->mcopy_mode) {
  4260. htt_tlv_filter.packet_header = 1;
  4261. }
  4262. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4263. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4264. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4265. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4266. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4267. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4268. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4269. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4270. pdev->pdev_id);
  4271. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4272. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4273. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4274. }
  4275. return QDF_STATUS_SUCCESS;
  4276. }
  4277. /**
  4278. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4279. * @pdev_handle: Datapath PDEV handle
  4280. *
  4281. * Return: pdev_id
  4282. */
  4283. static
  4284. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4285. {
  4286. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4287. return pdev->pdev_id;
  4288. }
  4289. /**
  4290. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4291. * @pdev_handle: Datapath PDEV handle
  4292. * @chan_noise_floor: Channel Noise Floor
  4293. *
  4294. * Return: void
  4295. */
  4296. static
  4297. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4298. int16_t chan_noise_floor)
  4299. {
  4300. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4301. pdev->chan_noise_floor = chan_noise_floor;
  4302. }
  4303. /**
  4304. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4305. * @vdev_handle: Datapath VDEV handle
  4306. * Return: true on ucast filter flag set
  4307. */
  4308. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4309. {
  4310. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4311. struct dp_pdev *pdev;
  4312. pdev = vdev->pdev;
  4313. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4314. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4315. return true;
  4316. return false;
  4317. }
  4318. /**
  4319. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4320. * @vdev_handle: Datapath VDEV handle
  4321. * Return: true on mcast filter flag set
  4322. */
  4323. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4324. {
  4325. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4326. struct dp_pdev *pdev;
  4327. pdev = vdev->pdev;
  4328. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4329. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4330. return true;
  4331. return false;
  4332. }
  4333. /**
  4334. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4335. * @vdev_handle: Datapath VDEV handle
  4336. * Return: true on non data filter flag set
  4337. */
  4338. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4339. {
  4340. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4341. struct dp_pdev *pdev;
  4342. pdev = vdev->pdev;
  4343. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4344. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4345. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4346. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4347. return true;
  4348. }
  4349. }
  4350. return false;
  4351. }
  4352. #ifdef MESH_MODE_SUPPORT
  4353. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4354. {
  4355. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4356. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4357. FL("val %d"), val);
  4358. vdev->mesh_vdev = val;
  4359. }
  4360. /*
  4361. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4362. * @vdev_hdl: virtual device object
  4363. * @val: value to be set
  4364. *
  4365. * Return: void
  4366. */
  4367. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4368. {
  4369. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4370. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4371. FL("val %d"), val);
  4372. vdev->mesh_rx_filter = val;
  4373. }
  4374. #endif
  4375. /*
  4376. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4377. * Current scope is bar received count
  4378. *
  4379. * @pdev_handle: DP_PDEV handle
  4380. *
  4381. * Return: void
  4382. */
  4383. #define STATS_PROC_TIMEOUT (HZ/1000)
  4384. static void
  4385. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4386. {
  4387. struct dp_vdev *vdev;
  4388. struct dp_peer *peer;
  4389. uint32_t waitcnt;
  4390. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4391. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4392. if (!peer) {
  4393. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4394. FL("DP Invalid Peer refernce"));
  4395. return;
  4396. }
  4397. if (peer->delete_in_progress) {
  4398. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4399. FL("DP Peer deletion in progress"));
  4400. continue;
  4401. }
  4402. qdf_atomic_inc(&peer->ref_cnt);
  4403. waitcnt = 0;
  4404. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4405. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4406. && waitcnt < 10) {
  4407. schedule_timeout_interruptible(
  4408. STATS_PROC_TIMEOUT);
  4409. waitcnt++;
  4410. }
  4411. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4412. dp_peer_unref_delete(peer);
  4413. }
  4414. }
  4415. }
  4416. /**
  4417. * dp_rx_bar_stats_cb(): BAR received stats callback
  4418. * @soc: SOC handle
  4419. * @cb_ctxt: Call back context
  4420. * @reo_status: Reo status
  4421. *
  4422. * return: void
  4423. */
  4424. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4425. union hal_reo_status *reo_status)
  4426. {
  4427. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4428. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4429. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4430. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4431. queue_status->header.status);
  4432. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4433. return;
  4434. }
  4435. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4436. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4437. }
  4438. /**
  4439. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4440. * @vdev: DP VDEV handle
  4441. *
  4442. * return: void
  4443. */
  4444. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  4445. struct cdp_vdev_stats *vdev_stats)
  4446. {
  4447. struct dp_peer *peer = NULL;
  4448. struct dp_soc *soc = vdev->pdev->soc;
  4449. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  4450. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4451. dp_update_vdev_stats(vdev_stats, peer);
  4452. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4453. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  4454. &vdev->stats, (uint16_t) vdev->vdev_id,
  4455. UPDATE_VDEV_STATS);
  4456. }
  4457. /**
  4458. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4459. * @pdev: DP PDEV handle
  4460. *
  4461. * return: void
  4462. */
  4463. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4464. {
  4465. struct dp_vdev *vdev = NULL;
  4466. struct dp_soc *soc = pdev->soc;
  4467. struct cdp_vdev_stats *vdev_stats =
  4468. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4469. if (!vdev_stats) {
  4470. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4471. "DP alloc failure - unable to get alloc vdev stats");
  4472. return;
  4473. }
  4474. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4475. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4476. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4477. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4478. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4479. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4480. dp_update_pdev_stats(pdev, vdev_stats);
  4481. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4482. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4483. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4484. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4485. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4486. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4487. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4488. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4489. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4490. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4491. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4492. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4493. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4494. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4495. DP_STATS_AGGR(pdev, vdev,
  4496. tx_i.mcast_en.dropped_map_error);
  4497. DP_STATS_AGGR(pdev, vdev,
  4498. tx_i.mcast_en.dropped_self_mac);
  4499. DP_STATS_AGGR(pdev, vdev,
  4500. tx_i.mcast_en.dropped_send_fail);
  4501. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4502. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4503. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4504. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4505. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4506. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4507. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.headroom_insufficient);
  4508. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4509. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4510. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4511. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4512. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4513. pdev->stats.tx_i.dropped.dma_error +
  4514. pdev->stats.tx_i.dropped.ring_full +
  4515. pdev->stats.tx_i.dropped.enqueue_fail +
  4516. pdev->stats.tx_i.dropped.desc_na.num +
  4517. pdev->stats.tx_i.dropped.res_full;
  4518. pdev->stats.tx.last_ack_rssi =
  4519. vdev->stats.tx.last_ack_rssi;
  4520. pdev->stats.tx_i.tso.num_seg =
  4521. vdev->stats.tx_i.tso.num_seg;
  4522. }
  4523. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4524. qdf_mem_free(vdev_stats);
  4525. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4526. soc->cdp_soc.ol_ops->update_dp_stats(pdev->ctrl_pdev,
  4527. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  4528. }
  4529. /**
  4530. * dp_vdev_getstats() - get vdev packet level stats
  4531. * @vdev_handle: Datapath VDEV handle
  4532. * @stats: cdp network device stats structure
  4533. *
  4534. * Return: void
  4535. */
  4536. static void dp_vdev_getstats(void *vdev_handle,
  4537. struct cdp_dev_stats *stats)
  4538. {
  4539. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4540. struct cdp_vdev_stats *vdev_stats =
  4541. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4542. if (!vdev_stats) {
  4543. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4544. "DP alloc failure - unable to get alloc vdev stats");
  4545. return;
  4546. }
  4547. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4548. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  4549. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  4550. stats->tx_errors = vdev_stats->tx.tx_failed +
  4551. vdev_stats->tx_i.dropped.dropped_pkt.num;
  4552. stats->tx_dropped = stats->tx_errors;
  4553. stats->rx_packets = vdev_stats->rx.unicast.num +
  4554. vdev_stats->rx.multicast.num +
  4555. vdev_stats->rx.bcast.num;
  4556. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  4557. vdev_stats->rx.multicast.bytes +
  4558. vdev_stats->rx.bcast.bytes;
  4559. }
  4560. /**
  4561. * dp_pdev_getstats() - get pdev packet level stats
  4562. * @pdev_handle: Datapath PDEV handle
  4563. * @stats: cdp network device stats structure
  4564. *
  4565. * Return: void
  4566. */
  4567. static void dp_pdev_getstats(void *pdev_handle,
  4568. struct cdp_dev_stats *stats)
  4569. {
  4570. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4571. dp_aggregate_pdev_stats(pdev);
  4572. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4573. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4574. stats->tx_errors = pdev->stats.tx.tx_failed +
  4575. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4576. stats->tx_dropped = stats->tx_errors;
  4577. stats->rx_packets = pdev->stats.rx.unicast.num +
  4578. pdev->stats.rx.multicast.num +
  4579. pdev->stats.rx.bcast.num;
  4580. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4581. pdev->stats.rx.multicast.bytes +
  4582. pdev->stats.rx.bcast.bytes;
  4583. }
  4584. /**
  4585. * dp_get_device_stats() - get interface level packet stats
  4586. * @handle: device handle
  4587. * @stats: cdp network device stats structure
  4588. * @type: device type pdev/vdev
  4589. *
  4590. * Return: void
  4591. */
  4592. static void dp_get_device_stats(void *handle,
  4593. struct cdp_dev_stats *stats, uint8_t type)
  4594. {
  4595. switch (type) {
  4596. case UPDATE_VDEV_STATS:
  4597. dp_vdev_getstats(handle, stats);
  4598. break;
  4599. case UPDATE_PDEV_STATS:
  4600. dp_pdev_getstats(handle, stats);
  4601. break;
  4602. default:
  4603. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4604. "apstats cannot be updated for this input "
  4605. "type %d", type);
  4606. break;
  4607. }
  4608. }
  4609. /**
  4610. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4611. * @pdev: DP_PDEV Handle
  4612. *
  4613. * Return:void
  4614. */
  4615. static inline void
  4616. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4617. {
  4618. uint8_t index = 0;
  4619. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4620. DP_PRINT_STATS("Received From Stack:");
  4621. DP_PRINT_STATS(" Packets = %d",
  4622. pdev->stats.tx_i.rcvd.num);
  4623. DP_PRINT_STATS(" Bytes = %llu",
  4624. pdev->stats.tx_i.rcvd.bytes);
  4625. DP_PRINT_STATS("Processed:");
  4626. DP_PRINT_STATS(" Packets = %d",
  4627. pdev->stats.tx_i.processed.num);
  4628. DP_PRINT_STATS(" Bytes = %llu",
  4629. pdev->stats.tx_i.processed.bytes);
  4630. DP_PRINT_STATS("Total Completions:");
  4631. DP_PRINT_STATS(" Packets = %u",
  4632. pdev->stats.tx.comp_pkt.num);
  4633. DP_PRINT_STATS(" Bytes = %llu",
  4634. pdev->stats.tx.comp_pkt.bytes);
  4635. DP_PRINT_STATS("Successful Completions:");
  4636. DP_PRINT_STATS(" Packets = %u",
  4637. pdev->stats.tx.tx_success.num);
  4638. DP_PRINT_STATS(" Bytes = %llu",
  4639. pdev->stats.tx.tx_success.bytes);
  4640. DP_PRINT_STATS("Dropped:");
  4641. DP_PRINT_STATS(" Total = %d",
  4642. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4643. DP_PRINT_STATS(" Dma_map_error = %d",
  4644. pdev->stats.tx_i.dropped.dma_error);
  4645. DP_PRINT_STATS(" Ring Full = %d",
  4646. pdev->stats.tx_i.dropped.ring_full);
  4647. DP_PRINT_STATS(" Descriptor Not available = %d",
  4648. pdev->stats.tx_i.dropped.desc_na.num);
  4649. DP_PRINT_STATS(" HW enqueue failed= %d",
  4650. pdev->stats.tx_i.dropped.enqueue_fail);
  4651. DP_PRINT_STATS(" Resources Full = %d",
  4652. pdev->stats.tx_i.dropped.res_full);
  4653. DP_PRINT_STATS(" FW removed = %d",
  4654. pdev->stats.tx.dropped.fw_rem);
  4655. DP_PRINT_STATS(" FW removed transmitted = %d",
  4656. pdev->stats.tx.dropped.fw_rem_tx);
  4657. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4658. pdev->stats.tx.dropped.fw_rem_notx);
  4659. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4660. pdev->stats.tx.dropped.fw_reason1);
  4661. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4662. pdev->stats.tx.dropped.fw_reason2);
  4663. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4664. pdev->stats.tx.dropped.fw_reason3);
  4665. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4666. pdev->stats.tx.dropped.age_out);
  4667. DP_PRINT_STATS(" headroom insufficient = %d",
  4668. pdev->stats.tx_i.dropped.headroom_insufficient);
  4669. DP_PRINT_STATS(" Multicast:");
  4670. DP_PRINT_STATS(" Packets: %u",
  4671. pdev->stats.tx.mcast.num);
  4672. DP_PRINT_STATS(" Bytes: %llu",
  4673. pdev->stats.tx.mcast.bytes);
  4674. DP_PRINT_STATS("Scatter Gather:");
  4675. DP_PRINT_STATS(" Packets = %d",
  4676. pdev->stats.tx_i.sg.sg_pkt.num);
  4677. DP_PRINT_STATS(" Bytes = %llu",
  4678. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4679. DP_PRINT_STATS(" Dropped By Host = %d",
  4680. pdev->stats.tx_i.sg.dropped_host.num);
  4681. DP_PRINT_STATS(" Dropped By Target = %d",
  4682. pdev->stats.tx_i.sg.dropped_target);
  4683. DP_PRINT_STATS("TSO:");
  4684. DP_PRINT_STATS(" Number of Segments = %d",
  4685. pdev->stats.tx_i.tso.num_seg);
  4686. DP_PRINT_STATS(" Packets = %d",
  4687. pdev->stats.tx_i.tso.tso_pkt.num);
  4688. DP_PRINT_STATS(" Bytes = %llu",
  4689. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4690. DP_PRINT_STATS(" Dropped By Host = %d",
  4691. pdev->stats.tx_i.tso.dropped_host.num);
  4692. DP_PRINT_STATS("Mcast Enhancement:");
  4693. DP_PRINT_STATS(" Packets = %d",
  4694. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4695. DP_PRINT_STATS(" Bytes = %llu",
  4696. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4697. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4698. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4699. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4700. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4701. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4702. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4703. DP_PRINT_STATS(" Unicast sent = %d",
  4704. pdev->stats.tx_i.mcast_en.ucast);
  4705. DP_PRINT_STATS("Raw:");
  4706. DP_PRINT_STATS(" Packets = %d",
  4707. pdev->stats.tx_i.raw.raw_pkt.num);
  4708. DP_PRINT_STATS(" Bytes = %llu",
  4709. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4710. DP_PRINT_STATS(" DMA map error = %d",
  4711. pdev->stats.tx_i.raw.dma_map_error);
  4712. DP_PRINT_STATS("Reinjected:");
  4713. DP_PRINT_STATS(" Packets = %d",
  4714. pdev->stats.tx_i.reinject_pkts.num);
  4715. DP_PRINT_STATS(" Bytes = %llu\n",
  4716. pdev->stats.tx_i.reinject_pkts.bytes);
  4717. DP_PRINT_STATS("Inspected:");
  4718. DP_PRINT_STATS(" Packets = %d",
  4719. pdev->stats.tx_i.inspect_pkts.num);
  4720. DP_PRINT_STATS(" Bytes = %llu",
  4721. pdev->stats.tx_i.inspect_pkts.bytes);
  4722. DP_PRINT_STATS("Nawds Multicast:");
  4723. DP_PRINT_STATS(" Packets = %d",
  4724. pdev->stats.tx_i.nawds_mcast.num);
  4725. DP_PRINT_STATS(" Bytes = %llu",
  4726. pdev->stats.tx_i.nawds_mcast.bytes);
  4727. DP_PRINT_STATS("CCE Classified:");
  4728. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4729. pdev->stats.tx_i.cce_classified);
  4730. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4731. pdev->stats.tx_i.cce_classified_raw);
  4732. DP_PRINT_STATS("Mesh stats:");
  4733. DP_PRINT_STATS(" frames to firmware: %u",
  4734. pdev->stats.tx_i.mesh.exception_fw);
  4735. DP_PRINT_STATS(" completions from fw: %u",
  4736. pdev->stats.tx_i.mesh.completion_fw);
  4737. DP_PRINT_STATS("PPDU stats counter");
  4738. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4739. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4740. pdev->stats.ppdu_stats_counter[index]);
  4741. }
  4742. }
  4743. /**
  4744. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4745. * @pdev: DP_PDEV Handle
  4746. *
  4747. * Return: void
  4748. */
  4749. static inline void
  4750. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4751. {
  4752. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4753. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4754. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4755. pdev->stats.rx.rcvd_reo[0].num,
  4756. pdev->stats.rx.rcvd_reo[1].num,
  4757. pdev->stats.rx.rcvd_reo[2].num,
  4758. pdev->stats.rx.rcvd_reo[3].num);
  4759. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4760. pdev->stats.rx.rcvd_reo[0].bytes,
  4761. pdev->stats.rx.rcvd_reo[1].bytes,
  4762. pdev->stats.rx.rcvd_reo[2].bytes,
  4763. pdev->stats.rx.rcvd_reo[3].bytes);
  4764. DP_PRINT_STATS("Replenished:");
  4765. DP_PRINT_STATS(" Packets = %d",
  4766. pdev->stats.replenish.pkts.num);
  4767. DP_PRINT_STATS(" Bytes = %llu",
  4768. pdev->stats.replenish.pkts.bytes);
  4769. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  4770. pdev->stats.buf_freelist);
  4771. DP_PRINT_STATS(" Low threshold intr = %d",
  4772. pdev->stats.replenish.low_thresh_intrs);
  4773. DP_PRINT_STATS("Dropped:");
  4774. DP_PRINT_STATS(" msdu_not_done = %d",
  4775. pdev->stats.dropped.msdu_not_done);
  4776. DP_PRINT_STATS(" mon_rx_drop = %d",
  4777. pdev->stats.dropped.mon_rx_drop);
  4778. DP_PRINT_STATS(" mec_drop = %d",
  4779. pdev->stats.rx.mec_drop.num);
  4780. DP_PRINT_STATS(" Bytes = %llu",
  4781. pdev->stats.rx.mec_drop.bytes);
  4782. DP_PRINT_STATS("Sent To Stack:");
  4783. DP_PRINT_STATS(" Packets = %d",
  4784. pdev->stats.rx.to_stack.num);
  4785. DP_PRINT_STATS(" Bytes = %llu",
  4786. pdev->stats.rx.to_stack.bytes);
  4787. DP_PRINT_STATS("Multicast/Broadcast:");
  4788. DP_PRINT_STATS(" Packets = %d",
  4789. pdev->stats.rx.multicast.num);
  4790. DP_PRINT_STATS(" Bytes = %llu",
  4791. pdev->stats.rx.multicast.bytes);
  4792. DP_PRINT_STATS("Errors:");
  4793. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  4794. pdev->stats.replenish.rxdma_err);
  4795. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  4796. pdev->stats.err.desc_alloc_fail);
  4797. DP_PRINT_STATS(" IP checksum error = %d",
  4798. pdev->stats.err.ip_csum_err);
  4799. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  4800. pdev->stats.err.tcp_udp_csum_err);
  4801. /* Get bar_recv_cnt */
  4802. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  4803. DP_PRINT_STATS("BAR Received Count: = %d",
  4804. pdev->stats.rx.bar_recv_cnt);
  4805. }
  4806. /**
  4807. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  4808. * @pdev: DP_PDEV Handle
  4809. *
  4810. * Return: void
  4811. */
  4812. static inline void
  4813. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  4814. {
  4815. struct cdp_pdev_mon_stats *rx_mon_stats;
  4816. rx_mon_stats = &pdev->rx_mon_stats;
  4817. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  4818. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  4819. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  4820. rx_mon_stats->status_ppdu_done);
  4821. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  4822. rx_mon_stats->dest_ppdu_done);
  4823. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  4824. rx_mon_stats->dest_mpdu_done);
  4825. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  4826. rx_mon_stats->dest_mpdu_drop);
  4827. }
  4828. /**
  4829. * dp_print_soc_tx_stats(): Print SOC level stats
  4830. * @soc DP_SOC Handle
  4831. *
  4832. * Return: void
  4833. */
  4834. static inline void
  4835. dp_print_soc_tx_stats(struct dp_soc *soc)
  4836. {
  4837. uint8_t desc_pool_id;
  4838. soc->stats.tx.desc_in_use = 0;
  4839. DP_PRINT_STATS("SOC Tx Stats:\n");
  4840. for (desc_pool_id = 0;
  4841. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  4842. desc_pool_id++)
  4843. soc->stats.tx.desc_in_use +=
  4844. soc->tx_desc[desc_pool_id].num_allocated;
  4845. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  4846. soc->stats.tx.desc_in_use);
  4847. DP_PRINT_STATS("Invalid peer:");
  4848. DP_PRINT_STATS(" Packets = %d",
  4849. soc->stats.tx.tx_invalid_peer.num);
  4850. DP_PRINT_STATS(" Bytes = %llu",
  4851. soc->stats.tx.tx_invalid_peer.bytes);
  4852. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  4853. soc->stats.tx.tcl_ring_full[0],
  4854. soc->stats.tx.tcl_ring_full[1],
  4855. soc->stats.tx.tcl_ring_full[2]);
  4856. }
  4857. /**
  4858. * dp_print_soc_rx_stats: Print SOC level Rx stats
  4859. * @soc: DP_SOC Handle
  4860. *
  4861. * Return:void
  4862. */
  4863. static inline void
  4864. dp_print_soc_rx_stats(struct dp_soc *soc)
  4865. {
  4866. uint32_t i;
  4867. char reo_error[DP_REO_ERR_LENGTH];
  4868. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  4869. uint8_t index = 0;
  4870. DP_PRINT_STATS("SOC Rx Stats:\n");
  4871. DP_PRINT_STATS("Fragmented packets: %u",
  4872. soc->stats.rx.rx_frags);
  4873. DP_PRINT_STATS("Reo reinjected packets: %u",
  4874. soc->stats.rx.reo_reinject);
  4875. DP_PRINT_STATS("Errors:\n");
  4876. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  4877. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  4878. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  4879. DP_PRINT_STATS("Invalid RBM = %d",
  4880. soc->stats.rx.err.invalid_rbm);
  4881. DP_PRINT_STATS("Invalid Vdev = %d",
  4882. soc->stats.rx.err.invalid_vdev);
  4883. DP_PRINT_STATS("Invalid Pdev = %d",
  4884. soc->stats.rx.err.invalid_pdev);
  4885. DP_PRINT_STATS("Invalid Peer = %d",
  4886. soc->stats.rx.err.rx_invalid_peer.num);
  4887. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  4888. soc->stats.rx.err.hal_ring_access_fail);
  4889. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  4890. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  4891. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  4892. index += qdf_snprint(&rxdma_error[index],
  4893. DP_RXDMA_ERR_LENGTH - index,
  4894. " %d", soc->stats.rx.err.rxdma_error[i]);
  4895. }
  4896. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  4897. rxdma_error);
  4898. index = 0;
  4899. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  4900. index += qdf_snprint(&reo_error[index],
  4901. DP_REO_ERR_LENGTH - index,
  4902. " %d", soc->stats.rx.err.reo_error[i]);
  4903. }
  4904. DP_PRINT_STATS("REO Error(0-14):%s",
  4905. reo_error);
  4906. }
  4907. /**
  4908. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  4909. * @soc: DP_SOC handle
  4910. * @srng: DP_SRNG handle
  4911. * @ring_name: SRNG name
  4912. *
  4913. * Return: void
  4914. */
  4915. static inline void
  4916. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  4917. char *ring_name)
  4918. {
  4919. uint32_t tailp;
  4920. uint32_t headp;
  4921. if (srng->hal_srng != NULL) {
  4922. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  4923. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  4924. ring_name, headp, tailp);
  4925. }
  4926. }
  4927. /**
  4928. * dp_print_ring_stats(): Print tail and head pointer
  4929. * @pdev: DP_PDEV handle
  4930. *
  4931. * Return:void
  4932. */
  4933. static inline void
  4934. dp_print_ring_stats(struct dp_pdev *pdev)
  4935. {
  4936. uint32_t i;
  4937. char ring_name[STR_MAXLEN + 1];
  4938. int mac_id;
  4939. dp_print_ring_stat_from_hal(pdev->soc,
  4940. &pdev->soc->reo_exception_ring,
  4941. "Reo Exception Ring");
  4942. dp_print_ring_stat_from_hal(pdev->soc,
  4943. &pdev->soc->reo_reinject_ring,
  4944. "Reo Inject Ring");
  4945. dp_print_ring_stat_from_hal(pdev->soc,
  4946. &pdev->soc->reo_cmd_ring,
  4947. "Reo Command Ring");
  4948. dp_print_ring_stat_from_hal(pdev->soc,
  4949. &pdev->soc->reo_status_ring,
  4950. "Reo Status Ring");
  4951. dp_print_ring_stat_from_hal(pdev->soc,
  4952. &pdev->soc->rx_rel_ring,
  4953. "Rx Release ring");
  4954. dp_print_ring_stat_from_hal(pdev->soc,
  4955. &pdev->soc->tcl_cmd_ring,
  4956. "Tcl command Ring");
  4957. dp_print_ring_stat_from_hal(pdev->soc,
  4958. &pdev->soc->tcl_status_ring,
  4959. "Tcl Status Ring");
  4960. dp_print_ring_stat_from_hal(pdev->soc,
  4961. &pdev->soc->wbm_desc_rel_ring,
  4962. "Wbm Desc Rel Ring");
  4963. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4964. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  4965. dp_print_ring_stat_from_hal(pdev->soc,
  4966. &pdev->soc->reo_dest_ring[i],
  4967. ring_name);
  4968. }
  4969. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  4970. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  4971. dp_print_ring_stat_from_hal(pdev->soc,
  4972. &pdev->soc->tcl_data_ring[i],
  4973. ring_name);
  4974. }
  4975. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  4976. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  4977. dp_print_ring_stat_from_hal(pdev->soc,
  4978. &pdev->soc->tx_comp_ring[i],
  4979. ring_name);
  4980. }
  4981. dp_print_ring_stat_from_hal(pdev->soc,
  4982. &pdev->rx_refill_buf_ring,
  4983. "Rx Refill Buf Ring");
  4984. dp_print_ring_stat_from_hal(pdev->soc,
  4985. &pdev->rx_refill_buf_ring2,
  4986. "Second Rx Refill Buf Ring");
  4987. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4988. dp_print_ring_stat_from_hal(pdev->soc,
  4989. &pdev->rxdma_mon_buf_ring[mac_id],
  4990. "Rxdma Mon Buf Ring");
  4991. dp_print_ring_stat_from_hal(pdev->soc,
  4992. &pdev->rxdma_mon_dst_ring[mac_id],
  4993. "Rxdma Mon Dst Ring");
  4994. dp_print_ring_stat_from_hal(pdev->soc,
  4995. &pdev->rxdma_mon_status_ring[mac_id],
  4996. "Rxdma Mon Status Ring");
  4997. dp_print_ring_stat_from_hal(pdev->soc,
  4998. &pdev->rxdma_mon_desc_ring[mac_id],
  4999. "Rxdma mon desc Ring");
  5000. }
  5001. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++) {
  5002. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  5003. dp_print_ring_stat_from_hal(pdev->soc,
  5004. &pdev->rxdma_err_dst_ring[i],
  5005. ring_name);
  5006. }
  5007. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  5008. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  5009. dp_print_ring_stat_from_hal(pdev->soc,
  5010. &pdev->rx_mac_buf_ring[i],
  5011. ring_name);
  5012. }
  5013. }
  5014. /**
  5015. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5016. * @vdev: DP_VDEV handle
  5017. *
  5018. * Return:void
  5019. */
  5020. static inline void
  5021. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5022. {
  5023. struct dp_peer *peer = NULL;
  5024. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  5025. DP_STATS_CLR(vdev->pdev);
  5026. DP_STATS_CLR(vdev->pdev->soc);
  5027. DP_STATS_CLR(vdev);
  5028. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5029. if (!peer)
  5030. return;
  5031. DP_STATS_CLR(peer);
  5032. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  5033. soc->cdp_soc.ol_ops->update_dp_stats(
  5034. vdev->pdev->ctrl_pdev,
  5035. &peer->stats,
  5036. peer->peer_ids[0],
  5037. UPDATE_PEER_STATS);
  5038. }
  5039. }
  5040. if (soc->cdp_soc.ol_ops->update_dp_stats)
  5041. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  5042. &vdev->stats, (uint16_t)vdev->vdev_id,
  5043. UPDATE_VDEV_STATS);
  5044. }
  5045. /**
  5046. * dp_print_common_rates_info(): Print common rate for tx or rx
  5047. * @pkt_type_array: rate type array contains rate info
  5048. *
  5049. * Return:void
  5050. */
  5051. static inline void
  5052. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5053. {
  5054. uint8_t mcs, pkt_type;
  5055. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5056. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5057. if (!dp_rate_string[pkt_type][mcs].valid)
  5058. continue;
  5059. DP_PRINT_STATS(" %s = %d",
  5060. dp_rate_string[pkt_type][mcs].mcs_type,
  5061. pkt_type_array[pkt_type].mcs_count[mcs]);
  5062. }
  5063. DP_PRINT_STATS("\n");
  5064. }
  5065. }
  5066. /**
  5067. * dp_print_rx_rates(): Print Rx rate stats
  5068. * @vdev: DP_VDEV handle
  5069. *
  5070. * Return:void
  5071. */
  5072. static inline void
  5073. dp_print_rx_rates(struct dp_vdev *vdev)
  5074. {
  5075. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5076. uint8_t i;
  5077. uint8_t index = 0;
  5078. char nss[DP_NSS_LENGTH];
  5079. DP_PRINT_STATS("Rx Rate Info:\n");
  5080. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5081. index = 0;
  5082. for (i = 0; i < SS_COUNT; i++) {
  5083. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5084. " %d", pdev->stats.rx.nss[i]);
  5085. }
  5086. DP_PRINT_STATS("NSS(1-8) = %s",
  5087. nss);
  5088. DP_PRINT_STATS("SGI ="
  5089. " 0.8us %d,"
  5090. " 0.4us %d,"
  5091. " 1.6us %d,"
  5092. " 3.2us %d,",
  5093. pdev->stats.rx.sgi_count[0],
  5094. pdev->stats.rx.sgi_count[1],
  5095. pdev->stats.rx.sgi_count[2],
  5096. pdev->stats.rx.sgi_count[3]);
  5097. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5098. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5099. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5100. DP_PRINT_STATS("Reception Type ="
  5101. " SU: %d,"
  5102. " MU_MIMO:%d,"
  5103. " MU_OFDMA:%d,"
  5104. " MU_OFDMA_MIMO:%d\n",
  5105. pdev->stats.rx.reception_type[0],
  5106. pdev->stats.rx.reception_type[1],
  5107. pdev->stats.rx.reception_type[2],
  5108. pdev->stats.rx.reception_type[3]);
  5109. DP_PRINT_STATS("Aggregation:\n");
  5110. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5111. pdev->stats.rx.ampdu_cnt);
  5112. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5113. pdev->stats.rx.non_ampdu_cnt);
  5114. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5115. pdev->stats.rx.amsdu_cnt);
  5116. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5117. pdev->stats.rx.non_amsdu_cnt);
  5118. }
  5119. /**
  5120. * dp_print_tx_rates(): Print tx rates
  5121. * @vdev: DP_VDEV handle
  5122. *
  5123. * Return:void
  5124. */
  5125. static inline void
  5126. dp_print_tx_rates(struct dp_vdev *vdev)
  5127. {
  5128. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5129. uint8_t index;
  5130. char nss[DP_NSS_LENGTH];
  5131. int nss_index;
  5132. DP_PRINT_STATS("Tx Rate Info:\n");
  5133. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5134. DP_PRINT_STATS("SGI ="
  5135. " 0.8us %d"
  5136. " 0.4us %d"
  5137. " 1.6us %d"
  5138. " 3.2us %d",
  5139. pdev->stats.tx.sgi_count[0],
  5140. pdev->stats.tx.sgi_count[1],
  5141. pdev->stats.tx.sgi_count[2],
  5142. pdev->stats.tx.sgi_count[3]);
  5143. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5144. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5145. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5146. index = 0;
  5147. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5148. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5149. " %d", pdev->stats.tx.nss[nss_index]);
  5150. }
  5151. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5152. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5153. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5154. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5155. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5156. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5157. DP_PRINT_STATS("Aggregation:\n");
  5158. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5159. pdev->stats.tx.amsdu_cnt);
  5160. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5161. pdev->stats.tx.non_amsdu_cnt);
  5162. }
  5163. /**
  5164. * dp_print_peer_stats():print peer stats
  5165. * @peer: DP_PEER handle
  5166. *
  5167. * return void
  5168. */
  5169. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5170. {
  5171. uint8_t i;
  5172. uint32_t index;
  5173. char nss[DP_NSS_LENGTH];
  5174. DP_PRINT_STATS("Node Tx Stats:\n");
  5175. DP_PRINT_STATS("Total Packet Completions = %d",
  5176. peer->stats.tx.comp_pkt.num);
  5177. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5178. peer->stats.tx.comp_pkt.bytes);
  5179. DP_PRINT_STATS("Success Packets = %d",
  5180. peer->stats.tx.tx_success.num);
  5181. DP_PRINT_STATS("Success Bytes = %llu",
  5182. peer->stats.tx.tx_success.bytes);
  5183. DP_PRINT_STATS("Unicast Success Packets = %d",
  5184. peer->stats.tx.ucast.num);
  5185. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5186. peer->stats.tx.ucast.bytes);
  5187. DP_PRINT_STATS("Multicast Success Packets = %d",
  5188. peer->stats.tx.mcast.num);
  5189. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5190. peer->stats.tx.mcast.bytes);
  5191. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5192. peer->stats.tx.bcast.num);
  5193. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5194. peer->stats.tx.bcast.bytes);
  5195. DP_PRINT_STATS("Packets Failed = %d",
  5196. peer->stats.tx.tx_failed);
  5197. DP_PRINT_STATS("Packets In OFDMA = %d",
  5198. peer->stats.tx.ofdma);
  5199. DP_PRINT_STATS("Packets In STBC = %d",
  5200. peer->stats.tx.stbc);
  5201. DP_PRINT_STATS("Packets In LDPC = %d",
  5202. peer->stats.tx.ldpc);
  5203. DP_PRINT_STATS("Packet Retries = %d",
  5204. peer->stats.tx.retries);
  5205. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5206. peer->stats.tx.amsdu_cnt);
  5207. DP_PRINT_STATS("Last Packet RSSI = %d",
  5208. peer->stats.tx.last_ack_rssi);
  5209. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  5210. peer->stats.tx.dropped.fw_rem);
  5211. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5212. peer->stats.tx.dropped.fw_rem_tx);
  5213. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5214. peer->stats.tx.dropped.fw_rem_notx);
  5215. DP_PRINT_STATS("Dropped : Age Out = %d",
  5216. peer->stats.tx.dropped.age_out);
  5217. DP_PRINT_STATS("NAWDS : ");
  5218. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5219. peer->stats.tx.nawds_mcast_drop);
  5220. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5221. peer->stats.tx.nawds_mcast.num);
  5222. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5223. peer->stats.tx.nawds_mcast.bytes);
  5224. DP_PRINT_STATS("Rate Info:");
  5225. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5226. DP_PRINT_STATS("SGI = "
  5227. " 0.8us %d"
  5228. " 0.4us %d"
  5229. " 1.6us %d"
  5230. " 3.2us %d",
  5231. peer->stats.tx.sgi_count[0],
  5232. peer->stats.tx.sgi_count[1],
  5233. peer->stats.tx.sgi_count[2],
  5234. peer->stats.tx.sgi_count[3]);
  5235. DP_PRINT_STATS("Excess Retries per AC ");
  5236. DP_PRINT_STATS(" Best effort = %d",
  5237. peer->stats.tx.excess_retries_per_ac[0]);
  5238. DP_PRINT_STATS(" Background= %d",
  5239. peer->stats.tx.excess_retries_per_ac[1]);
  5240. DP_PRINT_STATS(" Video = %d",
  5241. peer->stats.tx.excess_retries_per_ac[2]);
  5242. DP_PRINT_STATS(" Voice = %d",
  5243. peer->stats.tx.excess_retries_per_ac[3]);
  5244. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5245. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5246. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5247. index = 0;
  5248. for (i = 0; i < SS_COUNT; i++) {
  5249. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5250. " %d", peer->stats.tx.nss[i]);
  5251. }
  5252. DP_PRINT_STATS("NSS(1-8) = %s",
  5253. nss);
  5254. DP_PRINT_STATS("Aggregation:");
  5255. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5256. peer->stats.tx.amsdu_cnt);
  5257. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5258. peer->stats.tx.non_amsdu_cnt);
  5259. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5260. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5261. peer->stats.tx.tx_byte_rate);
  5262. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5263. peer->stats.tx.tx_data_rate);
  5264. DP_PRINT_STATS("Node Rx Stats:");
  5265. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5266. peer->stats.rx.to_stack.num);
  5267. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5268. peer->stats.rx.to_stack.bytes);
  5269. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5270. DP_PRINT_STATS("Ring Id = %d", i);
  5271. DP_PRINT_STATS(" Packets Received = %d",
  5272. peer->stats.rx.rcvd_reo[i].num);
  5273. DP_PRINT_STATS(" Bytes Received = %llu",
  5274. peer->stats.rx.rcvd_reo[i].bytes);
  5275. }
  5276. DP_PRINT_STATS("Multicast Packets Received = %d",
  5277. peer->stats.rx.multicast.num);
  5278. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5279. peer->stats.rx.multicast.bytes);
  5280. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5281. peer->stats.rx.bcast.num);
  5282. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5283. peer->stats.rx.bcast.bytes);
  5284. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5285. peer->stats.rx.intra_bss.pkts.num);
  5286. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5287. peer->stats.rx.intra_bss.pkts.bytes);
  5288. DP_PRINT_STATS("Raw Packets Received = %d",
  5289. peer->stats.rx.raw.num);
  5290. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5291. peer->stats.rx.raw.bytes);
  5292. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5293. peer->stats.rx.err.mic_err);
  5294. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5295. peer->stats.rx.err.decrypt_err);
  5296. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5297. peer->stats.rx.non_ampdu_cnt);
  5298. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5299. peer->stats.rx.ampdu_cnt);
  5300. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5301. peer->stats.rx.non_amsdu_cnt);
  5302. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5303. peer->stats.rx.amsdu_cnt);
  5304. DP_PRINT_STATS("NAWDS : ");
  5305. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5306. peer->stats.rx.nawds_mcast_drop);
  5307. DP_PRINT_STATS("SGI ="
  5308. " 0.8us %d"
  5309. " 0.4us %d"
  5310. " 1.6us %d"
  5311. " 3.2us %d",
  5312. peer->stats.rx.sgi_count[0],
  5313. peer->stats.rx.sgi_count[1],
  5314. peer->stats.rx.sgi_count[2],
  5315. peer->stats.rx.sgi_count[3]);
  5316. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5317. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5318. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5319. DP_PRINT_STATS("Reception Type ="
  5320. " SU %d,"
  5321. " MU_MIMO %d,"
  5322. " MU_OFDMA %d,"
  5323. " MU_OFDMA_MIMO %d",
  5324. peer->stats.rx.reception_type[0],
  5325. peer->stats.rx.reception_type[1],
  5326. peer->stats.rx.reception_type[2],
  5327. peer->stats.rx.reception_type[3]);
  5328. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  5329. index = 0;
  5330. for (i = 0; i < SS_COUNT; i++) {
  5331. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5332. " %d", peer->stats.rx.nss[i]);
  5333. }
  5334. DP_PRINT_STATS("NSS(1-8) = %s",
  5335. nss);
  5336. DP_PRINT_STATS("Aggregation:");
  5337. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5338. peer->stats.rx.ampdu_cnt);
  5339. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5340. peer->stats.rx.non_ampdu_cnt);
  5341. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5342. peer->stats.rx.amsdu_cnt);
  5343. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5344. peer->stats.rx.non_amsdu_cnt);
  5345. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  5346. DP_PRINT_STATS(" Bytes received in last sec: %d",
  5347. peer->stats.rx.rx_byte_rate);
  5348. DP_PRINT_STATS(" Data received in last sec: %d",
  5349. peer->stats.rx.rx_data_rate);
  5350. }
  5351. /*
  5352. * dp_get_host_peer_stats()- function to print peer stats
  5353. * @pdev_handle: DP_PDEV handle
  5354. * @mac_addr: mac address of the peer
  5355. *
  5356. * Return: void
  5357. */
  5358. static void
  5359. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5360. {
  5361. struct dp_peer *peer;
  5362. uint8_t local_id;
  5363. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5364. &local_id);
  5365. if (!peer) {
  5366. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5367. "%s: Invalid peer\n", __func__);
  5368. return;
  5369. }
  5370. dp_print_peer_stats(peer);
  5371. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5372. }
  5373. /**
  5374. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  5375. *
  5376. * Return: None
  5377. */
  5378. static void dp_txrx_stats_help(void)
  5379. {
  5380. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  5381. dp_info("stats_option:");
  5382. dp_info(" 1 -- HTT Tx Statistics");
  5383. dp_info(" 2 -- HTT Rx Statistics");
  5384. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  5385. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  5386. dp_info(" 5 -- HTT Error Statistics");
  5387. dp_info(" 6 -- HTT TQM Statistics");
  5388. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  5389. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  5390. dp_info(" 9 -- HTT Tx Rate Statistics");
  5391. dp_info(" 10 -- HTT Rx Rate Statistics");
  5392. dp_info(" 11 -- HTT Peer Statistics");
  5393. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  5394. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  5395. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  5396. dp_info(" 15 -- HTT SRNG Statistics");
  5397. dp_info(" 16 -- HTT SFM Info Statistics");
  5398. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  5399. dp_info(" 18 -- HTT Peer List Details");
  5400. dp_info(" 20 -- Clear Host Statistics");
  5401. dp_info(" 21 -- Host Rx Rate Statistics");
  5402. dp_info(" 22 -- Host Tx Rate Statistics");
  5403. dp_info(" 23 -- Host Tx Statistics");
  5404. dp_info(" 24 -- Host Rx Statistics");
  5405. dp_info(" 25 -- Host AST Statistics");
  5406. dp_info(" 26 -- Host SRNG PTR Statistics");
  5407. dp_info(" 27 -- Host Mon Statistics");
  5408. dp_info(" 28 -- Host REO Queue Statistics");
  5409. }
  5410. /**
  5411. * dp_print_host_stats()- Function to print the stats aggregated at host
  5412. * @vdev_handle: DP_VDEV handle
  5413. * @type: host stats type
  5414. *
  5415. * Available Stat types
  5416. * TXRX_CLEAR_STATS : Clear the stats
  5417. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  5418. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  5419. * TXRX_TX_HOST_STATS: Print Tx Stats
  5420. * TXRX_RX_HOST_STATS: Print Rx Stats
  5421. * TXRX_AST_STATS: Print AST Stats
  5422. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  5423. *
  5424. * Return: 0 on success, print error message in case of failure
  5425. */
  5426. static int
  5427. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  5428. struct cdp_txrx_stats_req *req)
  5429. {
  5430. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5431. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5432. enum cdp_host_txrx_stats type =
  5433. dp_stats_mapping_table[req->stats][STATS_HOST];
  5434. dp_aggregate_pdev_stats(pdev);
  5435. switch (type) {
  5436. case TXRX_CLEAR_STATS:
  5437. dp_txrx_host_stats_clr(vdev);
  5438. break;
  5439. case TXRX_RX_RATE_STATS:
  5440. dp_print_rx_rates(vdev);
  5441. break;
  5442. case TXRX_TX_RATE_STATS:
  5443. dp_print_tx_rates(vdev);
  5444. break;
  5445. case TXRX_TX_HOST_STATS:
  5446. dp_print_pdev_tx_stats(pdev);
  5447. dp_print_soc_tx_stats(pdev->soc);
  5448. break;
  5449. case TXRX_RX_HOST_STATS:
  5450. dp_print_pdev_rx_stats(pdev);
  5451. dp_print_soc_rx_stats(pdev->soc);
  5452. break;
  5453. case TXRX_AST_STATS:
  5454. dp_print_ast_stats(pdev->soc);
  5455. dp_print_peer_table(vdev);
  5456. break;
  5457. case TXRX_SRNG_PTR_STATS:
  5458. dp_print_ring_stats(pdev);
  5459. break;
  5460. case TXRX_RX_MON_STATS:
  5461. dp_print_pdev_rx_mon_stats(pdev);
  5462. break;
  5463. case TXRX_REO_QUEUE_STATS:
  5464. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  5465. break;
  5466. default:
  5467. dp_info("Wrong Input For TxRx Host Stats");
  5468. dp_txrx_stats_help();
  5469. break;
  5470. }
  5471. return 0;
  5472. }
  5473. /*
  5474. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5475. * @pdev: DP_PDEV handle
  5476. *
  5477. * Return: void
  5478. */
  5479. static void
  5480. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5481. {
  5482. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5483. int mac_id;
  5484. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5485. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5486. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5487. pdev->pdev_id);
  5488. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5489. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5490. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5491. }
  5492. }
  5493. /*
  5494. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  5495. * @pdev: DP_PDEV handle
  5496. *
  5497. * Return: void
  5498. */
  5499. static void
  5500. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  5501. {
  5502. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5503. int mac_id;
  5504. htt_tlv_filter.mpdu_start = 1;
  5505. htt_tlv_filter.msdu_start = 0;
  5506. htt_tlv_filter.packet = 0;
  5507. htt_tlv_filter.msdu_end = 0;
  5508. htt_tlv_filter.mpdu_end = 0;
  5509. htt_tlv_filter.attention = 0;
  5510. htt_tlv_filter.ppdu_start = 1;
  5511. htt_tlv_filter.ppdu_end = 1;
  5512. htt_tlv_filter.ppdu_end_user_stats = 1;
  5513. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5514. htt_tlv_filter.ppdu_end_status_done = 1;
  5515. htt_tlv_filter.enable_fp = 1;
  5516. htt_tlv_filter.enable_md = 0;
  5517. if (pdev->neighbour_peers_added &&
  5518. pdev->soc->hw_nac_monitor_support) {
  5519. htt_tlv_filter.enable_md = 1;
  5520. htt_tlv_filter.packet_header = 1;
  5521. }
  5522. if (pdev->mcopy_mode) {
  5523. htt_tlv_filter.packet_header = 1;
  5524. htt_tlv_filter.enable_mo = 1;
  5525. }
  5526. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5527. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5528. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5529. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5530. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5531. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5532. if (pdev->neighbour_peers_added &&
  5533. pdev->soc->hw_nac_monitor_support)
  5534. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  5535. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5536. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5537. pdev->pdev_id);
  5538. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5539. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5540. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5541. }
  5542. }
  5543. /*
  5544. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  5545. * modes are enabled or not.
  5546. * @dp_pdev: dp pdev handle.
  5547. *
  5548. * Return: bool
  5549. */
  5550. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  5551. {
  5552. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  5553. !pdev->mcopy_mode)
  5554. return true;
  5555. else
  5556. return false;
  5557. }
  5558. /*
  5559. *dp_set_bpr_enable() - API to enable/disable bpr feature
  5560. *@pdev_handle: DP_PDEV handle.
  5561. *@val: Provided value.
  5562. *
  5563. *Return: void
  5564. */
  5565. static void
  5566. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  5567. {
  5568. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5569. switch (val) {
  5570. case CDP_BPR_DISABLE:
  5571. pdev->bpr_enable = CDP_BPR_DISABLE;
  5572. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5573. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  5574. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5575. } else if (pdev->enhanced_stats_en &&
  5576. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5577. !pdev->pktlog_ppdu_stats) {
  5578. dp_h2t_cfg_stats_msg_send(pdev,
  5579. DP_PPDU_STATS_CFG_ENH_STATS,
  5580. pdev->pdev_id);
  5581. }
  5582. break;
  5583. case CDP_BPR_ENABLE:
  5584. pdev->bpr_enable = CDP_BPR_ENABLE;
  5585. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  5586. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  5587. dp_h2t_cfg_stats_msg_send(pdev,
  5588. DP_PPDU_STATS_CFG_BPR,
  5589. pdev->pdev_id);
  5590. } else if (pdev->enhanced_stats_en &&
  5591. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5592. !pdev->pktlog_ppdu_stats) {
  5593. dp_h2t_cfg_stats_msg_send(pdev,
  5594. DP_PPDU_STATS_CFG_BPR_ENH,
  5595. pdev->pdev_id);
  5596. } else if (pdev->pktlog_ppdu_stats) {
  5597. dp_h2t_cfg_stats_msg_send(pdev,
  5598. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  5599. pdev->pdev_id);
  5600. }
  5601. break;
  5602. default:
  5603. break;
  5604. }
  5605. }
  5606. /*
  5607. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  5608. * @pdev_handle: DP_PDEV handle
  5609. * @val: user provided value
  5610. *
  5611. * Return: void
  5612. */
  5613. static void
  5614. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  5615. {
  5616. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5617. switch (val) {
  5618. case 0:
  5619. pdev->tx_sniffer_enable = 0;
  5620. pdev->mcopy_mode = 0;
  5621. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5622. !pdev->bpr_enable) {
  5623. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5624. dp_ppdu_ring_reset(pdev);
  5625. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  5626. dp_h2t_cfg_stats_msg_send(pdev,
  5627. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5628. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  5629. dp_h2t_cfg_stats_msg_send(pdev,
  5630. DP_PPDU_STATS_CFG_BPR_ENH,
  5631. pdev->pdev_id);
  5632. } else {
  5633. dp_h2t_cfg_stats_msg_send(pdev,
  5634. DP_PPDU_STATS_CFG_BPR,
  5635. pdev->pdev_id);
  5636. }
  5637. break;
  5638. case 1:
  5639. pdev->tx_sniffer_enable = 1;
  5640. pdev->mcopy_mode = 0;
  5641. if (!pdev->pktlog_ppdu_stats)
  5642. dp_h2t_cfg_stats_msg_send(pdev,
  5643. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5644. break;
  5645. case 2:
  5646. pdev->mcopy_mode = 1;
  5647. pdev->tx_sniffer_enable = 0;
  5648. dp_ppdu_ring_cfg(pdev);
  5649. if (!pdev->pktlog_ppdu_stats)
  5650. dp_h2t_cfg_stats_msg_send(pdev,
  5651. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5652. break;
  5653. default:
  5654. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5655. "Invalid value");
  5656. break;
  5657. }
  5658. }
  5659. /*
  5660. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  5661. * @pdev_handle: DP_PDEV handle
  5662. *
  5663. * Return: void
  5664. */
  5665. static void
  5666. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5667. {
  5668. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5669. if (pdev->enhanced_stats_en == 0)
  5670. dp_cal_client_timer_start(pdev->cal_client_ctx);
  5671. pdev->enhanced_stats_en = 1;
  5672. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  5673. !pdev->monitor_vdev)
  5674. dp_ppdu_ring_cfg(pdev);
  5675. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5676. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5677. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5678. dp_h2t_cfg_stats_msg_send(pdev,
  5679. DP_PPDU_STATS_CFG_BPR_ENH,
  5680. pdev->pdev_id);
  5681. }
  5682. }
  5683. /*
  5684. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  5685. * @pdev_handle: DP_PDEV handle
  5686. *
  5687. * Return: void
  5688. */
  5689. static void
  5690. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5691. {
  5692. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5693. if (pdev->enhanced_stats_en == 1)
  5694. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  5695. pdev->enhanced_stats_en = 0;
  5696. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5697. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5698. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5699. dp_h2t_cfg_stats_msg_send(pdev,
  5700. DP_PPDU_STATS_CFG_BPR,
  5701. pdev->pdev_id);
  5702. }
  5703. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  5704. !pdev->monitor_vdev)
  5705. dp_ppdu_ring_reset(pdev);
  5706. }
  5707. /*
  5708. * dp_get_fw_peer_stats()- function to print peer stats
  5709. * @pdev_handle: DP_PDEV handle
  5710. * @mac_addr: mac address of the peer
  5711. * @cap: Type of htt stats requested
  5712. *
  5713. * Currently Supporting only MAC ID based requests Only
  5714. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  5715. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  5716. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  5717. *
  5718. * Return: void
  5719. */
  5720. static void
  5721. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  5722. uint32_t cap)
  5723. {
  5724. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5725. int i;
  5726. uint32_t config_param0 = 0;
  5727. uint32_t config_param1 = 0;
  5728. uint32_t config_param2 = 0;
  5729. uint32_t config_param3 = 0;
  5730. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  5731. config_param0 |= (1 << (cap + 1));
  5732. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  5733. config_param1 |= (1 << i);
  5734. }
  5735. config_param2 |= (mac_addr[0] & 0x000000ff);
  5736. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  5737. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  5738. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  5739. config_param3 |= (mac_addr[4] & 0x000000ff);
  5740. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  5741. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  5742. config_param0, config_param1, config_param2,
  5743. config_param3, 0, 0, 0);
  5744. }
  5745. /* This struct definition will be removed from here
  5746. * once it get added in FW headers*/
  5747. struct httstats_cmd_req {
  5748. uint32_t config_param0;
  5749. uint32_t config_param1;
  5750. uint32_t config_param2;
  5751. uint32_t config_param3;
  5752. int cookie;
  5753. u_int8_t stats_id;
  5754. };
  5755. /*
  5756. * dp_get_htt_stats: function to process the httstas request
  5757. * @pdev_handle: DP pdev handle
  5758. * @data: pointer to request data
  5759. * @data_len: length for request data
  5760. *
  5761. * return: void
  5762. */
  5763. static void
  5764. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  5765. {
  5766. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5767. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  5768. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  5769. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  5770. req->config_param0, req->config_param1,
  5771. req->config_param2, req->config_param3,
  5772. req->cookie, 0, 0);
  5773. }
  5774. /*
  5775. * dp_set_pdev_param: function to set parameters in pdev
  5776. * @pdev_handle: DP pdev handle
  5777. * @param: parameter type to be set
  5778. * @val: value of parameter to be set
  5779. *
  5780. * return: void
  5781. */
  5782. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  5783. enum cdp_pdev_param_type param, uint8_t val)
  5784. {
  5785. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5786. switch (param) {
  5787. case CDP_CONFIG_DEBUG_SNIFFER:
  5788. dp_config_debug_sniffer(pdev_handle, val);
  5789. break;
  5790. case CDP_CONFIG_BPR_ENABLE:
  5791. dp_set_bpr_enable(pdev_handle, val);
  5792. break;
  5793. case CDP_CONFIG_PRIMARY_RADIO:
  5794. pdev->is_primary = val;
  5795. break;
  5796. default:
  5797. break;
  5798. }
  5799. }
  5800. /*
  5801. * dp_set_vdev_param: function to set parameters in vdev
  5802. * @param: parameter type to be set
  5803. * @val: value of parameter to be set
  5804. *
  5805. * return: void
  5806. */
  5807. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  5808. enum cdp_vdev_param_type param, uint32_t val)
  5809. {
  5810. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5811. switch (param) {
  5812. case CDP_ENABLE_WDS:
  5813. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5814. "wds_enable %d for vdev(%p) id(%d)\n",
  5815. val, vdev, vdev->vdev_id);
  5816. vdev->wds_enabled = val;
  5817. break;
  5818. case CDP_ENABLE_NAWDS:
  5819. vdev->nawds_enabled = val;
  5820. break;
  5821. case CDP_ENABLE_MCAST_EN:
  5822. vdev->mcast_enhancement_en = val;
  5823. break;
  5824. case CDP_ENABLE_PROXYSTA:
  5825. vdev->proxysta_vdev = val;
  5826. break;
  5827. case CDP_UPDATE_TDLS_FLAGS:
  5828. vdev->tdls_link_connected = val;
  5829. break;
  5830. case CDP_CFG_WDS_AGING_TIMER:
  5831. if (val == 0)
  5832. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  5833. else if (val != vdev->wds_aging_timer_val)
  5834. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  5835. vdev->wds_aging_timer_val = val;
  5836. break;
  5837. case CDP_ENABLE_AP_BRIDGE:
  5838. if (wlan_op_mode_sta != vdev->opmode)
  5839. vdev->ap_bridge_enabled = val;
  5840. else
  5841. vdev->ap_bridge_enabled = false;
  5842. break;
  5843. case CDP_ENABLE_CIPHER:
  5844. vdev->sec_type = val;
  5845. break;
  5846. case CDP_ENABLE_QWRAP_ISOLATION:
  5847. vdev->isolation_vdev = val;
  5848. break;
  5849. default:
  5850. break;
  5851. }
  5852. dp_tx_vdev_update_search_flags(vdev);
  5853. }
  5854. /**
  5855. * dp_peer_set_nawds: set nawds bit in peer
  5856. * @peer_handle: pointer to peer
  5857. * @value: enable/disable nawds
  5858. *
  5859. * return: void
  5860. */
  5861. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  5862. {
  5863. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5864. peer->nawds_enabled = value;
  5865. }
  5866. /*
  5867. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  5868. * @vdev_handle: DP_VDEV handle
  5869. * @map_id:ID of map that needs to be updated
  5870. *
  5871. * Return: void
  5872. */
  5873. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  5874. uint8_t map_id)
  5875. {
  5876. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5877. vdev->dscp_tid_map_id = map_id;
  5878. return;
  5879. }
  5880. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  5881. * @peer_handle: DP_PEER handle
  5882. *
  5883. * return : cdp_peer_stats pointer
  5884. */
  5885. static struct cdp_peer_stats*
  5886. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  5887. {
  5888. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5889. qdf_assert(peer);
  5890. return &peer->stats;
  5891. }
  5892. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  5893. * @peer_handle: DP_PEER handle
  5894. *
  5895. * return : void
  5896. */
  5897. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  5898. {
  5899. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5900. qdf_assert(peer);
  5901. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  5902. }
  5903. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  5904. * @vdev_handle: DP_VDEV handle
  5905. * @buf: buffer for vdev stats
  5906. *
  5907. * return : int
  5908. */
  5909. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  5910. bool is_aggregate)
  5911. {
  5912. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5913. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  5914. if (is_aggregate)
  5915. dp_aggregate_vdev_stats(vdev, buf);
  5916. else
  5917. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  5918. return 0;
  5919. }
  5920. /*
  5921. * dp_get_total_per(): get total per
  5922. * @pdev_handle: DP_PDEV handle
  5923. *
  5924. * Return: % error rate using retries per packet and success packets
  5925. */
  5926. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  5927. {
  5928. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5929. dp_aggregate_pdev_stats(pdev);
  5930. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  5931. return 0;
  5932. return ((pdev->stats.tx.retries * 100) /
  5933. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  5934. }
  5935. /*
  5936. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  5937. * @pdev_handle: DP_PDEV handle
  5938. * @buf: to hold pdev_stats
  5939. *
  5940. * Return: int
  5941. */
  5942. static int
  5943. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  5944. {
  5945. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5946. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  5947. struct cdp_txrx_stats_req req = {0,};
  5948. dp_aggregate_pdev_stats(pdev);
  5949. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  5950. req.cookie_val = 1;
  5951. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5952. req.param1, req.param2, req.param3, 0,
  5953. req.cookie_val, 0);
  5954. msleep(DP_MAX_SLEEP_TIME);
  5955. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  5956. req.cookie_val = 1;
  5957. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5958. req.param1, req.param2, req.param3, 0,
  5959. req.cookie_val, 0);
  5960. msleep(DP_MAX_SLEEP_TIME);
  5961. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  5962. return TXRX_STATS_LEVEL;
  5963. }
  5964. /**
  5965. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  5966. * @pdev: DP_PDEV handle
  5967. * @map_id: ID of map that needs to be updated
  5968. * @tos: index value in map
  5969. * @tid: tid value passed by the user
  5970. *
  5971. * Return: void
  5972. */
  5973. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  5974. uint8_t map_id, uint8_t tos, uint8_t tid)
  5975. {
  5976. uint8_t dscp;
  5977. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  5978. struct dp_soc *soc = pdev->soc;
  5979. if (!soc)
  5980. return;
  5981. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  5982. pdev->dscp_tid_map[map_id][dscp] = tid;
  5983. if (map_id < soc->num_hw_dscp_tid_map)
  5984. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  5985. map_id, dscp);
  5986. return;
  5987. }
  5988. /**
  5989. * dp_fw_stats_process(): Process TxRX FW stats request
  5990. * @vdev_handle: DP VDEV handle
  5991. * @req: stats request
  5992. *
  5993. * return: int
  5994. */
  5995. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  5996. struct cdp_txrx_stats_req *req)
  5997. {
  5998. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5999. struct dp_pdev *pdev = NULL;
  6000. uint32_t stats = req->stats;
  6001. uint8_t mac_id = req->mac_id;
  6002. if (!vdev) {
  6003. DP_TRACE(NONE, "VDEV not found");
  6004. return 1;
  6005. }
  6006. pdev = vdev->pdev;
  6007. /*
  6008. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  6009. * from param0 to param3 according to below rule:
  6010. *
  6011. * PARAM:
  6012. * - config_param0 : start_offset (stats type)
  6013. * - config_param1 : stats bmask from start offset
  6014. * - config_param2 : stats bmask from start offset + 32
  6015. * - config_param3 : stats bmask from start offset + 64
  6016. */
  6017. if (req->stats == CDP_TXRX_STATS_0) {
  6018. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  6019. req->param1 = 0xFFFFFFFF;
  6020. req->param2 = 0xFFFFFFFF;
  6021. req->param3 = 0xFFFFFFFF;
  6022. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  6023. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  6024. }
  6025. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  6026. req->param1, req->param2, req->param3,
  6027. 0, 0, mac_id);
  6028. }
  6029. /**
  6030. * dp_txrx_stats_request - function to map to firmware and host stats
  6031. * @vdev: virtual handle
  6032. * @req: stats request
  6033. *
  6034. * Return: QDF_STATUS
  6035. */
  6036. static
  6037. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  6038. struct cdp_txrx_stats_req *req)
  6039. {
  6040. int host_stats;
  6041. int fw_stats;
  6042. enum cdp_stats stats;
  6043. int num_stats;
  6044. if (!vdev || !req) {
  6045. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6046. "Invalid vdev/req instance");
  6047. return QDF_STATUS_E_INVAL;
  6048. }
  6049. stats = req->stats;
  6050. if (stats >= CDP_TXRX_MAX_STATS)
  6051. return QDF_STATUS_E_INVAL;
  6052. /*
  6053. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  6054. * has to be updated if new FW HTT stats added
  6055. */
  6056. if (stats > CDP_TXRX_STATS_HTT_MAX)
  6057. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  6058. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  6059. if (stats >= num_stats) {
  6060. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6061. "%s: Invalid stats option: %d", __func__, stats);
  6062. return QDF_STATUS_E_INVAL;
  6063. }
  6064. req->stats = stats;
  6065. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  6066. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  6067. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6068. "stats: %u fw_stats_type: %d host_stats: %d",
  6069. stats, fw_stats, host_stats);
  6070. if (fw_stats != TXRX_FW_STATS_INVALID) {
  6071. /* update request with FW stats type */
  6072. req->stats = fw_stats;
  6073. return dp_fw_stats_process(vdev, req);
  6074. }
  6075. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  6076. (host_stats <= TXRX_HOST_STATS_MAX))
  6077. return dp_print_host_stats(vdev, req);
  6078. else
  6079. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6080. "Wrong Input for TxRx Stats");
  6081. return QDF_STATUS_SUCCESS;
  6082. }
  6083. /*
  6084. * dp_print_napi_stats(): NAPI stats
  6085. * @soc - soc handle
  6086. */
  6087. static void dp_print_napi_stats(struct dp_soc *soc)
  6088. {
  6089. hif_print_napi_stats(soc->hif_handle);
  6090. }
  6091. /*
  6092. * dp_print_per_ring_stats(): Packet count per ring
  6093. * @soc - soc handle
  6094. */
  6095. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6096. {
  6097. uint8_t ring;
  6098. uint16_t core;
  6099. uint64_t total_packets;
  6100. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  6101. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6102. total_packets = 0;
  6103. DP_TRACE_STATS(INFO_HIGH,
  6104. "Packets on ring %u:", ring);
  6105. for (core = 0; core < NR_CPUS; core++) {
  6106. DP_TRACE_STATS(INFO_HIGH,
  6107. "Packets arriving on core %u: %llu",
  6108. core,
  6109. soc->stats.rx.ring_packets[core][ring]);
  6110. total_packets += soc->stats.rx.ring_packets[core][ring];
  6111. }
  6112. DP_TRACE_STATS(INFO_HIGH,
  6113. "Total packets on ring %u: %llu",
  6114. ring, total_packets);
  6115. }
  6116. }
  6117. /*
  6118. * dp_txrx_path_stats() - Function to display dump stats
  6119. * @soc - soc handle
  6120. *
  6121. * return: none
  6122. */
  6123. static void dp_txrx_path_stats(struct dp_soc *soc)
  6124. {
  6125. uint8_t error_code;
  6126. uint8_t loop_pdev;
  6127. struct dp_pdev *pdev;
  6128. uint8_t i;
  6129. if (!soc) {
  6130. DP_TRACE(ERROR, "%s: Invalid access",
  6131. __func__);
  6132. return;
  6133. }
  6134. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6135. pdev = soc->pdev_list[loop_pdev];
  6136. dp_aggregate_pdev_stats(pdev);
  6137. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  6138. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  6139. pdev->stats.tx_i.rcvd.num,
  6140. pdev->stats.tx_i.rcvd.bytes);
  6141. DP_TRACE_STATS(INFO_HIGH,
  6142. "processed from host: %u msdus (%llu bytes)",
  6143. pdev->stats.tx_i.processed.num,
  6144. pdev->stats.tx_i.processed.bytes);
  6145. DP_TRACE_STATS(INFO_HIGH,
  6146. "successfully transmitted: %u msdus (%llu bytes)",
  6147. pdev->stats.tx.tx_success.num,
  6148. pdev->stats.tx.tx_success.bytes);
  6149. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  6150. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  6151. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6152. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  6153. pdev->stats.tx_i.dropped.desc_na.num);
  6154. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  6155. pdev->stats.tx_i.dropped.ring_full);
  6156. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  6157. pdev->stats.tx_i.dropped.enqueue_fail);
  6158. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  6159. pdev->stats.tx_i.dropped.dma_error);
  6160. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  6161. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  6162. pdev->stats.tx.tx_failed);
  6163. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  6164. pdev->stats.tx.dropped.age_out);
  6165. DP_TRACE_STATS(INFO_HIGH, "firmware removed: %u",
  6166. pdev->stats.tx.dropped.fw_rem);
  6167. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  6168. pdev->stats.tx.dropped.fw_rem_tx);
  6169. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  6170. pdev->stats.tx.dropped.fw_rem_notx);
  6171. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  6172. pdev->soc->stats.tx.tx_invalid_peer.num);
  6173. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  6174. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6175. pdev->stats.tx_comp_histogram.pkts_1);
  6176. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6177. pdev->stats.tx_comp_histogram.pkts_2_20);
  6178. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6179. pdev->stats.tx_comp_histogram.pkts_21_40);
  6180. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6181. pdev->stats.tx_comp_histogram.pkts_41_60);
  6182. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6183. pdev->stats.tx_comp_histogram.pkts_61_80);
  6184. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6185. pdev->stats.tx_comp_histogram.pkts_81_100);
  6186. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6187. pdev->stats.tx_comp_histogram.pkts_101_200);
  6188. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6189. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6190. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  6191. DP_TRACE_STATS(INFO_HIGH,
  6192. "delivered %u msdus ( %llu bytes),",
  6193. pdev->stats.rx.to_stack.num,
  6194. pdev->stats.rx.to_stack.bytes);
  6195. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6196. DP_TRACE_STATS(INFO_HIGH,
  6197. "received on reo[%d] %u msdus( %llu bytes),",
  6198. i, pdev->stats.rx.rcvd_reo[i].num,
  6199. pdev->stats.rx.rcvd_reo[i].bytes);
  6200. DP_TRACE_STATS(INFO_HIGH,
  6201. "intra-bss packets %u msdus ( %llu bytes),",
  6202. pdev->stats.rx.intra_bss.pkts.num,
  6203. pdev->stats.rx.intra_bss.pkts.bytes);
  6204. DP_TRACE_STATS(INFO_HIGH,
  6205. "intra-bss fails %u msdus ( %llu bytes),",
  6206. pdev->stats.rx.intra_bss.fail.num,
  6207. pdev->stats.rx.intra_bss.fail.bytes);
  6208. DP_TRACE_STATS(INFO_HIGH,
  6209. "raw packets %u msdus ( %llu bytes),",
  6210. pdev->stats.rx.raw.num,
  6211. pdev->stats.rx.raw.bytes);
  6212. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  6213. pdev->stats.rx.err.mic_err);
  6214. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  6215. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6216. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  6217. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  6218. pdev->soc->stats.rx.err.invalid_rbm);
  6219. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  6220. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6221. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6222. error_code++) {
  6223. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6224. continue;
  6225. DP_TRACE_STATS(INFO_HIGH,
  6226. "Reo error number (%u): %u msdus",
  6227. error_code,
  6228. pdev->soc->stats.rx.err
  6229. .reo_error[error_code]);
  6230. }
  6231. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6232. error_code++) {
  6233. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6234. continue;
  6235. DP_TRACE_STATS(INFO_HIGH,
  6236. "Rxdma error number (%u): %u msdus",
  6237. error_code,
  6238. pdev->soc->stats.rx.err
  6239. .rxdma_error[error_code]);
  6240. }
  6241. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  6242. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6243. pdev->stats.rx_ind_histogram.pkts_1);
  6244. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6245. pdev->stats.rx_ind_histogram.pkts_2_20);
  6246. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6247. pdev->stats.rx_ind_histogram.pkts_21_40);
  6248. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6249. pdev->stats.rx_ind_histogram.pkts_41_60);
  6250. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6251. pdev->stats.rx_ind_histogram.pkts_61_80);
  6252. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6253. pdev->stats.rx_ind_histogram.pkts_81_100);
  6254. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6255. pdev->stats.rx_ind_histogram.pkts_101_200);
  6256. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6257. pdev->stats.rx_ind_histogram.pkts_201_plus);
  6258. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  6259. __func__,
  6260. pdev->soc->wlan_cfg_ctx
  6261. ->tso_enabled,
  6262. pdev->soc->wlan_cfg_ctx
  6263. ->lro_enabled,
  6264. pdev->soc->wlan_cfg_ctx
  6265. ->rx_hash,
  6266. pdev->soc->wlan_cfg_ctx
  6267. ->napi_enabled);
  6268. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6269. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  6270. __func__,
  6271. pdev->soc->wlan_cfg_ctx
  6272. ->tx_flow_stop_queue_threshold,
  6273. pdev->soc->wlan_cfg_ctx
  6274. ->tx_flow_start_queue_offset);
  6275. #endif
  6276. }
  6277. }
  6278. /*
  6279. * dp_txrx_dump_stats() - Dump statistics
  6280. * @value - Statistics option
  6281. */
  6282. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  6283. enum qdf_stats_verbosity_level level)
  6284. {
  6285. struct dp_soc *soc =
  6286. (struct dp_soc *)psoc;
  6287. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6288. if (!soc) {
  6289. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6290. "%s: soc is NULL", __func__);
  6291. return QDF_STATUS_E_INVAL;
  6292. }
  6293. switch (value) {
  6294. case CDP_TXRX_PATH_STATS:
  6295. dp_txrx_path_stats(soc);
  6296. break;
  6297. case CDP_RX_RING_STATS:
  6298. dp_print_per_ring_stats(soc);
  6299. break;
  6300. case CDP_TXRX_TSO_STATS:
  6301. /* TODO: NOT IMPLEMENTED */
  6302. break;
  6303. case CDP_DUMP_TX_FLOW_POOL_INFO:
  6304. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  6305. break;
  6306. case CDP_DP_NAPI_STATS:
  6307. dp_print_napi_stats(soc);
  6308. break;
  6309. case CDP_TXRX_DESC_STATS:
  6310. /* TODO: NOT IMPLEMENTED */
  6311. break;
  6312. default:
  6313. status = QDF_STATUS_E_INVAL;
  6314. break;
  6315. }
  6316. return status;
  6317. }
  6318. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6319. /**
  6320. * dp_update_flow_control_parameters() - API to store datapath
  6321. * config parameters
  6322. * @soc: soc handle
  6323. * @cfg: ini parameter handle
  6324. *
  6325. * Return: void
  6326. */
  6327. static inline
  6328. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6329. struct cdp_config_params *params)
  6330. {
  6331. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  6332. params->tx_flow_stop_queue_threshold;
  6333. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  6334. params->tx_flow_start_queue_offset;
  6335. }
  6336. #else
  6337. static inline
  6338. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6339. struct cdp_config_params *params)
  6340. {
  6341. }
  6342. #endif
  6343. /**
  6344. * dp_update_config_parameters() - API to store datapath
  6345. * config parameters
  6346. * @soc: soc handle
  6347. * @cfg: ini parameter handle
  6348. *
  6349. * Return: status
  6350. */
  6351. static
  6352. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  6353. struct cdp_config_params *params)
  6354. {
  6355. struct dp_soc *soc = (struct dp_soc *)psoc;
  6356. if (!(soc)) {
  6357. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6358. "%s: Invalid handle", __func__);
  6359. return QDF_STATUS_E_INVAL;
  6360. }
  6361. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  6362. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  6363. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  6364. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  6365. params->tcp_udp_checksumoffload;
  6366. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  6367. dp_update_flow_control_parameters(soc, params);
  6368. return QDF_STATUS_SUCCESS;
  6369. }
  6370. /**
  6371. * dp_txrx_set_wds_rx_policy() - API to store datapath
  6372. * config parameters
  6373. * @vdev_handle - datapath vdev handle
  6374. * @cfg: ini parameter handle
  6375. *
  6376. * Return: status
  6377. */
  6378. #ifdef WDS_VENDOR_EXTENSION
  6379. void
  6380. dp_txrx_set_wds_rx_policy(
  6381. struct cdp_vdev *vdev_handle,
  6382. u_int32_t val)
  6383. {
  6384. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6385. struct dp_peer *peer;
  6386. if (vdev->opmode == wlan_op_mode_ap) {
  6387. /* for ap, set it on bss_peer */
  6388. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6389. if (peer->bss_peer) {
  6390. peer->wds_ecm.wds_rx_filter = 1;
  6391. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6392. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6393. break;
  6394. }
  6395. }
  6396. } else if (vdev->opmode == wlan_op_mode_sta) {
  6397. peer = TAILQ_FIRST(&vdev->peer_list);
  6398. peer->wds_ecm.wds_rx_filter = 1;
  6399. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6400. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6401. }
  6402. }
  6403. /**
  6404. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  6405. *
  6406. * @peer_handle - datapath peer handle
  6407. * @wds_tx_ucast: policy for unicast transmission
  6408. * @wds_tx_mcast: policy for multicast transmission
  6409. *
  6410. * Return: void
  6411. */
  6412. void
  6413. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  6414. int wds_tx_ucast, int wds_tx_mcast)
  6415. {
  6416. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6417. if (wds_tx_ucast || wds_tx_mcast) {
  6418. peer->wds_enabled = 1;
  6419. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  6420. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  6421. } else {
  6422. peer->wds_enabled = 0;
  6423. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  6424. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  6425. }
  6426. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6427. FL("Policy Update set to :\
  6428. peer->wds_enabled %d\
  6429. peer->wds_ecm.wds_tx_ucast_4addr %d\
  6430. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  6431. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  6432. peer->wds_ecm.wds_tx_mcast_4addr);
  6433. return;
  6434. }
  6435. #endif
  6436. static struct cdp_wds_ops dp_ops_wds = {
  6437. .vdev_set_wds = dp_vdev_set_wds,
  6438. #ifdef WDS_VENDOR_EXTENSION
  6439. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  6440. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  6441. #endif
  6442. };
  6443. /*
  6444. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  6445. * @vdev_handle - datapath vdev handle
  6446. * @callback - callback function
  6447. * @ctxt: callback context
  6448. *
  6449. */
  6450. static void
  6451. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  6452. ol_txrx_data_tx_cb callback, void *ctxt)
  6453. {
  6454. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6455. vdev->tx_non_std_data_callback.func = callback;
  6456. vdev->tx_non_std_data_callback.ctxt = ctxt;
  6457. }
  6458. /**
  6459. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  6460. * @pdev_hdl: datapath pdev handle
  6461. *
  6462. * Return: opaque pointer to dp txrx handle
  6463. */
  6464. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  6465. {
  6466. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6467. return pdev->dp_txrx_handle;
  6468. }
  6469. /**
  6470. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  6471. * @pdev_hdl: datapath pdev handle
  6472. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  6473. *
  6474. * Return: void
  6475. */
  6476. static void
  6477. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  6478. {
  6479. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6480. pdev->dp_txrx_handle = dp_txrx_hdl;
  6481. }
  6482. /**
  6483. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  6484. * @soc_handle: datapath soc handle
  6485. *
  6486. * Return: opaque pointer to external dp (non-core DP)
  6487. */
  6488. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  6489. {
  6490. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6491. return soc->external_txrx_handle;
  6492. }
  6493. /**
  6494. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  6495. * @soc_handle: datapath soc handle
  6496. * @txrx_handle: opaque pointer to external dp (non-core DP)
  6497. *
  6498. * Return: void
  6499. */
  6500. static void
  6501. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  6502. {
  6503. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6504. soc->external_txrx_handle = txrx_handle;
  6505. }
  6506. /**
  6507. * dp_get_cfg_capabilities() - get dp capabilities
  6508. * @soc_handle: datapath soc handle
  6509. * @dp_caps: enum for dp capabilities
  6510. *
  6511. * Return: bool to determine if dp caps is enabled
  6512. */
  6513. static bool
  6514. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  6515. enum cdp_capabilities dp_caps)
  6516. {
  6517. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6518. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  6519. }
  6520. #ifdef FEATURE_AST
  6521. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  6522. {
  6523. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  6524. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  6525. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6526. /*
  6527. * For BSS peer, new peer is not created on alloc_node if the
  6528. * peer with same address already exists , instead refcnt is
  6529. * increased for existing peer. Correspondingly in delete path,
  6530. * only refcnt is decreased; and peer is only deleted , when all
  6531. * references are deleted. So delete_in_progress should not be set
  6532. * for bss_peer, unless only 2 reference remains (peer map reference
  6533. * and peer hash table reference).
  6534. */
  6535. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  6536. return;
  6537. }
  6538. peer->delete_in_progress = true;
  6539. dp_peer_delete_ast_entries(soc, peer);
  6540. }
  6541. #endif
  6542. #ifdef ATH_SUPPORT_NAC_RSSI
  6543. /**
  6544. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  6545. * @vdev_hdl: DP vdev handle
  6546. * @rssi: rssi value
  6547. *
  6548. * Return: 0 for success. nonzero for failure.
  6549. */
  6550. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  6551. char *mac_addr,
  6552. uint8_t *rssi)
  6553. {
  6554. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  6555. struct dp_pdev *pdev = vdev->pdev;
  6556. struct dp_neighbour_peer *peer = NULL;
  6557. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  6558. *rssi = 0;
  6559. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  6560. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  6561. neighbour_peer_list_elem) {
  6562. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  6563. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  6564. *rssi = peer->rssi;
  6565. status = QDF_STATUS_SUCCESS;
  6566. break;
  6567. }
  6568. }
  6569. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  6570. return status;
  6571. }
  6572. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  6573. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  6574. uint8_t chan_num)
  6575. {
  6576. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6577. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6578. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6579. pdev->nac_rssi_filtering = 1;
  6580. /* Store address of NAC (neighbour peer) which will be checked
  6581. * against TA of received packets.
  6582. */
  6583. if (cmd == CDP_NAC_PARAM_ADD) {
  6584. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  6585. client_macaddr);
  6586. } else if (cmd == CDP_NAC_PARAM_DEL) {
  6587. dp_update_filter_neighbour_peers(vdev_handle,
  6588. DP_NAC_PARAM_DEL,
  6589. client_macaddr);
  6590. }
  6591. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  6592. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  6593. ((void *)vdev->pdev->ctrl_pdev,
  6594. vdev->vdev_id, cmd, bssid);
  6595. return QDF_STATUS_SUCCESS;
  6596. }
  6597. #endif
  6598. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  6599. uint32_t max_peers,
  6600. bool peer_map_unmap_v2)
  6601. {
  6602. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6603. soc->max_peers = max_peers;
  6604. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  6605. if (dp_peer_find_attach(soc))
  6606. return QDF_STATUS_E_FAILURE;
  6607. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  6608. return QDF_STATUS_SUCCESS;
  6609. }
  6610. /**
  6611. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  6612. * @dp_pdev: dp pdev handle
  6613. * @ctrl_pdev: UMAC ctrl pdev handle
  6614. *
  6615. * Return: void
  6616. */
  6617. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  6618. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  6619. {
  6620. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  6621. pdev->ctrl_pdev = ctrl_pdev;
  6622. }
  6623. /*
  6624. * dp_get_cfg() - get dp cfg
  6625. * @soc: cdp soc handle
  6626. * @cfg: cfg enum
  6627. *
  6628. * Return: cfg value
  6629. */
  6630. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  6631. {
  6632. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  6633. uint32_t value = 0;
  6634. switch (cfg) {
  6635. case cfg_dp_enable_data_stall:
  6636. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  6637. break;
  6638. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  6639. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  6640. break;
  6641. case cfg_dp_tso_enable:
  6642. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  6643. break;
  6644. case cfg_dp_lro_enable:
  6645. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  6646. break;
  6647. case cfg_dp_gro_enable:
  6648. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  6649. break;
  6650. case cfg_dp_tx_flow_start_queue_offset:
  6651. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  6652. break;
  6653. case cfg_dp_tx_flow_stop_queue_threshold:
  6654. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  6655. break;
  6656. case cfg_dp_disable_intra_bss_fwd:
  6657. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  6658. break;
  6659. default:
  6660. value = 0;
  6661. }
  6662. return value;
  6663. }
  6664. static struct cdp_cmn_ops dp_ops_cmn = {
  6665. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  6666. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  6667. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  6668. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  6669. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  6670. .txrx_peer_create = dp_peer_create_wifi3,
  6671. .txrx_peer_setup = dp_peer_setup_wifi3,
  6672. #ifdef FEATURE_AST
  6673. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  6674. #else
  6675. .txrx_peer_teardown = NULL,
  6676. #endif
  6677. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  6678. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  6679. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  6680. .txrx_peer_ast_hash_find_soc = dp_peer_ast_hash_find_soc_wifi3,
  6681. .txrx_peer_ast_hash_find_by_pdevid =
  6682. dp_peer_ast_hash_find_by_pdevid_wifi3,
  6683. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  6684. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  6685. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  6686. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  6687. .txrx_peer_ast_get_peer = dp_peer_ast_get_peer_wifi3,
  6688. .txrx_peer_ast_get_nexthop_peer_id =
  6689. dp_peer_ast_get_nexhop_peer_id_wifi3,
  6690. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  6691. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  6692. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  6693. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  6694. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  6695. #endif
  6696. .txrx_peer_delete = dp_peer_delete_wifi3,
  6697. .txrx_vdev_register = dp_vdev_register_wifi3,
  6698. .txrx_soc_detach = dp_soc_detach_wifi3,
  6699. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  6700. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  6701. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  6702. .txrx_ath_getstats = dp_get_device_stats,
  6703. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  6704. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  6705. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  6706. .delba_process = dp_delba_process_wifi3,
  6707. .set_addba_response = dp_set_addba_response,
  6708. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  6709. .flush_cache_rx_queue = NULL,
  6710. /* TODO: get API's for dscp-tid need to be added*/
  6711. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  6712. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  6713. .txrx_get_total_per = dp_get_total_per,
  6714. .txrx_stats_request = dp_txrx_stats_request,
  6715. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  6716. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  6717. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  6718. .txrx_set_nac = dp_set_nac,
  6719. .txrx_get_tx_pending = dp_get_tx_pending,
  6720. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  6721. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  6722. .display_stats = dp_txrx_dump_stats,
  6723. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  6724. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  6725. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  6726. .txrx_intr_detach = dp_soc_interrupt_detach,
  6727. .set_pn_check = dp_set_pn_check_wifi3,
  6728. .update_config_parameters = dp_update_config_parameters,
  6729. /* TODO: Add other functions */
  6730. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  6731. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  6732. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  6733. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  6734. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  6735. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  6736. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  6737. .tx_send = dp_tx_send,
  6738. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  6739. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  6740. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  6741. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  6742. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  6743. .txrx_get_os_rx_handles_from_vdev =
  6744. dp_get_os_rx_handles_from_vdev_wifi3,
  6745. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  6746. .get_dp_capabilities = dp_get_cfg_capabilities,
  6747. .txrx_get_cfg = dp_get_cfg,
  6748. };
  6749. static struct cdp_ctrl_ops dp_ops_ctrl = {
  6750. .txrx_peer_authorize = dp_peer_authorize,
  6751. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  6752. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  6753. #ifdef MESH_MODE_SUPPORT
  6754. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  6755. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  6756. #endif
  6757. .txrx_set_vdev_param = dp_set_vdev_param,
  6758. .txrx_peer_set_nawds = dp_peer_set_nawds,
  6759. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  6760. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  6761. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  6762. .txrx_update_filter_neighbour_peers =
  6763. dp_update_filter_neighbour_peers,
  6764. .txrx_get_sec_type = dp_get_sec_type,
  6765. /* TODO: Add other functions */
  6766. .txrx_wdi_event_sub = dp_wdi_event_sub,
  6767. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  6768. #ifdef WDI_EVENT_ENABLE
  6769. .txrx_get_pldev = dp_get_pldev,
  6770. #endif
  6771. .txrx_set_pdev_param = dp_set_pdev_param,
  6772. #ifdef ATH_SUPPORT_NAC_RSSI
  6773. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  6774. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  6775. #endif
  6776. .set_key = dp_set_michael_key,
  6777. };
  6778. static struct cdp_me_ops dp_ops_me = {
  6779. #ifdef ATH_SUPPORT_IQUE
  6780. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  6781. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  6782. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  6783. #endif
  6784. };
  6785. static struct cdp_mon_ops dp_ops_mon = {
  6786. .txrx_monitor_set_filter_ucast_data = NULL,
  6787. .txrx_monitor_set_filter_mcast_data = NULL,
  6788. .txrx_monitor_set_filter_non_data = NULL,
  6789. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  6790. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  6791. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  6792. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  6793. /* Added support for HK advance filter */
  6794. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  6795. };
  6796. static struct cdp_host_stats_ops dp_ops_host_stats = {
  6797. .txrx_per_peer_stats = dp_get_host_peer_stats,
  6798. .get_fw_peer_stats = dp_get_fw_peer_stats,
  6799. .get_htt_stats = dp_get_htt_stats,
  6800. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  6801. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  6802. .txrx_stats_publish = dp_txrx_stats_publish,
  6803. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  6804. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  6805. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  6806. /* TODO */
  6807. };
  6808. static struct cdp_raw_ops dp_ops_raw = {
  6809. /* TODO */
  6810. };
  6811. #ifdef CONFIG_WIN
  6812. static struct cdp_pflow_ops dp_ops_pflow = {
  6813. /* TODO */
  6814. };
  6815. #endif /* CONFIG_WIN */
  6816. #ifdef FEATURE_RUNTIME_PM
  6817. /**
  6818. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  6819. * @opaque_pdev: DP pdev context
  6820. *
  6821. * DP is ready to runtime suspend if there are no pending TX packets.
  6822. *
  6823. * Return: QDF_STATUS
  6824. */
  6825. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  6826. {
  6827. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6828. struct dp_soc *soc = pdev->soc;
  6829. /* Abort if there are any pending TX packets */
  6830. if (dp_get_tx_pending(opaque_pdev) > 0) {
  6831. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6832. FL("Abort suspend due to pending TX packets"));
  6833. return QDF_STATUS_E_AGAIN;
  6834. }
  6835. if (soc->intr_mode == DP_INTR_POLL)
  6836. qdf_timer_stop(&soc->int_timer);
  6837. return QDF_STATUS_SUCCESS;
  6838. }
  6839. /**
  6840. * dp_runtime_resume() - ensure DP is ready to runtime resume
  6841. * @opaque_pdev: DP pdev context
  6842. *
  6843. * Resume DP for runtime PM.
  6844. *
  6845. * Return: QDF_STATUS
  6846. */
  6847. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  6848. {
  6849. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6850. struct dp_soc *soc = pdev->soc;
  6851. void *hal_srng;
  6852. int i;
  6853. if (soc->intr_mode == DP_INTR_POLL)
  6854. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6855. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  6856. hal_srng = soc->tcl_data_ring[i].hal_srng;
  6857. if (hal_srng) {
  6858. /* We actually only need to acquire the lock */
  6859. hal_srng_access_start(soc->hal_soc, hal_srng);
  6860. /* Update SRC ring head pointer for HW to send
  6861. all pending packets */
  6862. hal_srng_access_end(soc->hal_soc, hal_srng);
  6863. }
  6864. }
  6865. return QDF_STATUS_SUCCESS;
  6866. }
  6867. #endif /* FEATURE_RUNTIME_PM */
  6868. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  6869. {
  6870. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6871. struct dp_soc *soc = pdev->soc;
  6872. if (soc->intr_mode == DP_INTR_POLL)
  6873. qdf_timer_stop(&soc->int_timer);
  6874. return QDF_STATUS_SUCCESS;
  6875. }
  6876. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  6877. {
  6878. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6879. struct dp_soc *soc = pdev->soc;
  6880. if (soc->intr_mode == DP_INTR_POLL)
  6881. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6882. return QDF_STATUS_SUCCESS;
  6883. }
  6884. #ifndef CONFIG_WIN
  6885. static struct cdp_misc_ops dp_ops_misc = {
  6886. .tx_non_std = dp_tx_non_std,
  6887. .get_opmode = dp_get_opmode,
  6888. #ifdef FEATURE_RUNTIME_PM
  6889. .runtime_suspend = dp_runtime_suspend,
  6890. .runtime_resume = dp_runtime_resume,
  6891. #endif /* FEATURE_RUNTIME_PM */
  6892. .pkt_log_init = dp_pkt_log_init,
  6893. .pkt_log_con_service = dp_pkt_log_con_service,
  6894. };
  6895. static struct cdp_flowctl_ops dp_ops_flowctl = {
  6896. /* WIFI 3.0 DP implement as required. */
  6897. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6898. .flow_pool_map_handler = dp_tx_flow_pool_map,
  6899. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  6900. .register_pause_cb = dp_txrx_register_pause_cb,
  6901. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  6902. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  6903. };
  6904. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  6905. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6906. };
  6907. #ifdef IPA_OFFLOAD
  6908. static struct cdp_ipa_ops dp_ops_ipa = {
  6909. .ipa_get_resource = dp_ipa_get_resource,
  6910. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  6911. .ipa_op_response = dp_ipa_op_response,
  6912. .ipa_register_op_cb = dp_ipa_register_op_cb,
  6913. .ipa_get_stat = dp_ipa_get_stat,
  6914. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  6915. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  6916. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  6917. .ipa_setup = dp_ipa_setup,
  6918. .ipa_cleanup = dp_ipa_cleanup,
  6919. .ipa_setup_iface = dp_ipa_setup_iface,
  6920. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  6921. .ipa_enable_pipes = dp_ipa_enable_pipes,
  6922. .ipa_disable_pipes = dp_ipa_disable_pipes,
  6923. .ipa_set_perf_level = dp_ipa_set_perf_level
  6924. };
  6925. #endif
  6926. static struct cdp_bus_ops dp_ops_bus = {
  6927. .bus_suspend = dp_bus_suspend,
  6928. .bus_resume = dp_bus_resume
  6929. };
  6930. static struct cdp_ocb_ops dp_ops_ocb = {
  6931. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6932. };
  6933. static struct cdp_throttle_ops dp_ops_throttle = {
  6934. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6935. };
  6936. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  6937. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6938. };
  6939. static struct cdp_cfg_ops dp_ops_cfg = {
  6940. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6941. };
  6942. /*
  6943. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  6944. * @dev: physical device instance
  6945. * @peer_mac_addr: peer mac address
  6946. * @local_id: local id for the peer
  6947. * @debug_id: to track enum peer access
  6948. *
  6949. * Return: peer instance pointer
  6950. */
  6951. static inline void *
  6952. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  6953. uint8_t *local_id,
  6954. enum peer_debug_id_type debug_id)
  6955. {
  6956. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  6957. struct dp_peer *peer;
  6958. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  6959. if (!peer)
  6960. return NULL;
  6961. *local_id = peer->local_id;
  6962. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  6963. return peer;
  6964. }
  6965. /*
  6966. * dp_peer_release_ref - release peer ref count
  6967. * @peer: peer handle
  6968. * @debug_id: to track enum peer access
  6969. *
  6970. * Return: None
  6971. */
  6972. static inline
  6973. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  6974. {
  6975. dp_peer_unref_delete(peer);
  6976. }
  6977. static struct cdp_peer_ops dp_ops_peer = {
  6978. .register_peer = dp_register_peer,
  6979. .clear_peer = dp_clear_peer,
  6980. .find_peer_by_addr = dp_find_peer_by_addr,
  6981. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  6982. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  6983. .peer_release_ref = dp_peer_release_ref,
  6984. .local_peer_id = dp_local_peer_id,
  6985. .peer_find_by_local_id = dp_peer_find_by_local_id,
  6986. .peer_state_update = dp_peer_state_update,
  6987. .get_vdevid = dp_get_vdevid,
  6988. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  6989. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  6990. .get_vdev_for_peer = dp_get_vdev_for_peer,
  6991. .get_peer_state = dp_get_peer_state,
  6992. };
  6993. #endif
  6994. static struct cdp_ops dp_txrx_ops = {
  6995. .cmn_drv_ops = &dp_ops_cmn,
  6996. .ctrl_ops = &dp_ops_ctrl,
  6997. .me_ops = &dp_ops_me,
  6998. .mon_ops = &dp_ops_mon,
  6999. .host_stats_ops = &dp_ops_host_stats,
  7000. .wds_ops = &dp_ops_wds,
  7001. .raw_ops = &dp_ops_raw,
  7002. #ifdef CONFIG_WIN
  7003. .pflow_ops = &dp_ops_pflow,
  7004. #endif /* CONFIG_WIN */
  7005. #ifndef CONFIG_WIN
  7006. .misc_ops = &dp_ops_misc,
  7007. .cfg_ops = &dp_ops_cfg,
  7008. .flowctl_ops = &dp_ops_flowctl,
  7009. .l_flowctl_ops = &dp_ops_l_flowctl,
  7010. #ifdef IPA_OFFLOAD
  7011. .ipa_ops = &dp_ops_ipa,
  7012. #endif
  7013. .bus_ops = &dp_ops_bus,
  7014. .ocb_ops = &dp_ops_ocb,
  7015. .peer_ops = &dp_ops_peer,
  7016. .throttle_ops = &dp_ops_throttle,
  7017. .mob_stats_ops = &dp_ops_mob_stats,
  7018. #endif
  7019. };
  7020. /*
  7021. * dp_soc_set_txrx_ring_map()
  7022. * @dp_soc: DP handler for soc
  7023. *
  7024. * Return: Void
  7025. */
  7026. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  7027. {
  7028. uint32_t i;
  7029. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  7030. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  7031. }
  7032. }
  7033. #ifdef QCA_WIFI_QCA8074
  7034. /**
  7035. * dp_soc_attach_wifi3() - Attach txrx SOC
  7036. * @ctrl_psoc: Opaque SOC handle from control plane
  7037. * @htc_handle: Opaque HTC handle
  7038. * @hif_handle: Opaque HIF handle
  7039. * @qdf_osdev: QDF device
  7040. * @ol_ops: Offload Operations
  7041. * @device_id: Device ID
  7042. *
  7043. * Return: DP SOC handle on success, NULL on failure
  7044. */
  7045. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  7046. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  7047. struct ol_if_ops *ol_ops, uint16_t device_id)
  7048. {
  7049. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  7050. int target_type;
  7051. if (!soc) {
  7052. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7053. FL("DP SOC memory allocation failed"));
  7054. goto fail0;
  7055. }
  7056. soc->device_id = device_id;
  7057. soc->cdp_soc.ops = &dp_txrx_ops;
  7058. soc->cdp_soc.ol_ops = ol_ops;
  7059. soc->ctrl_psoc = ctrl_psoc;
  7060. soc->osdev = qdf_osdev;
  7061. soc->hif_handle = hif_handle;
  7062. soc->hal_soc = hif_get_hal_handle(hif_handle);
  7063. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  7064. soc->hal_soc, qdf_osdev);
  7065. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  7066. if (!soc->htt_handle) {
  7067. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7068. FL("HTT attach failed"));
  7069. goto fail1;
  7070. }
  7071. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  7072. if (!soc->wlan_cfg_ctx) {
  7073. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7074. FL("wlan_cfg_soc_attach failed"));
  7075. goto fail2;
  7076. }
  7077. target_type = hal_get_target_type(soc->hal_soc);
  7078. switch (target_type) {
  7079. case TARGET_TYPE_QCA6290:
  7080. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7081. REO_DST_RING_SIZE_QCA6290);
  7082. soc->ast_override_support = 1;
  7083. break;
  7084. #ifdef QCA_WIFI_QCA6390
  7085. case TARGET_TYPE_QCA6390:
  7086. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7087. REO_DST_RING_SIZE_QCA6290);
  7088. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7089. soc->ast_override_support = 1;
  7090. break;
  7091. #endif
  7092. case TARGET_TYPE_QCA8074:
  7093. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7094. REO_DST_RING_SIZE_QCA8074);
  7095. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7096. soc->hw_nac_monitor_support = 1;
  7097. break;
  7098. case TARGET_TYPE_QCA8074V2:
  7099. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7100. REO_DST_RING_SIZE_QCA8074);
  7101. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  7102. soc->hw_nac_monitor_support = 1;
  7103. soc->ast_override_support = 1;
  7104. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  7105. break;
  7106. default:
  7107. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  7108. qdf_assert_always(0);
  7109. break;
  7110. }
  7111. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  7112. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  7113. soc->cce_disable = false;
  7114. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  7115. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7116. CDP_CFG_MAX_PEER_ID);
  7117. if (ret != -EINVAL) {
  7118. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  7119. }
  7120. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7121. CDP_CFG_CCE_DISABLE);
  7122. if (ret == 1)
  7123. soc->cce_disable = true;
  7124. }
  7125. qdf_spinlock_create(&soc->peer_ref_mutex);
  7126. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  7127. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  7128. /* fill the tx/rx cpu ring map*/
  7129. dp_soc_set_txrx_ring_map(soc);
  7130. qdf_spinlock_create(&soc->htt_stats.lock);
  7131. /* initialize work queue for stats processing */
  7132. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  7133. return (void *)soc;
  7134. fail2:
  7135. htt_soc_detach(soc->htt_handle);
  7136. fail1:
  7137. qdf_mem_free(soc);
  7138. fail0:
  7139. return NULL;
  7140. }
  7141. #endif
  7142. /*
  7143. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  7144. *
  7145. * @soc: handle to DP soc
  7146. * @mac_id: MAC id
  7147. *
  7148. * Return: Return pdev corresponding to MAC
  7149. */
  7150. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  7151. {
  7152. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  7153. return soc->pdev_list[mac_id];
  7154. /* Typically for MCL as there only 1 PDEV*/
  7155. return soc->pdev_list[0];
  7156. }
  7157. /*
  7158. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  7159. * @soc: DP SoC context
  7160. * @max_mac_rings: No of MAC rings
  7161. *
  7162. * Return: None
  7163. */
  7164. static
  7165. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  7166. int *max_mac_rings)
  7167. {
  7168. bool dbs_enable = false;
  7169. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  7170. dbs_enable = soc->cdp_soc.ol_ops->
  7171. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  7172. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  7173. }
  7174. /*
  7175. * dp_set_pktlog_wifi3() - attach txrx vdev
  7176. * @pdev: Datapath PDEV handle
  7177. * @event: which event's notifications are being subscribed to
  7178. * @enable: WDI event subscribe or not. (True or False)
  7179. *
  7180. * Return: Success, NULL on failure
  7181. */
  7182. #ifdef WDI_EVENT_ENABLE
  7183. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  7184. bool enable)
  7185. {
  7186. struct dp_soc *soc = pdev->soc;
  7187. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7188. int max_mac_rings = wlan_cfg_get_num_mac_rings
  7189. (pdev->wlan_cfg_ctx);
  7190. uint8_t mac_id = 0;
  7191. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  7192. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7193. FL("Max_mac_rings %d "),
  7194. max_mac_rings);
  7195. if (enable) {
  7196. switch (event) {
  7197. case WDI_EVENT_RX_DESC:
  7198. if (pdev->monitor_vdev) {
  7199. /* Nothing needs to be done if monitor mode is
  7200. * enabled
  7201. */
  7202. return 0;
  7203. }
  7204. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  7205. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  7206. htt_tlv_filter.mpdu_start = 1;
  7207. htt_tlv_filter.msdu_start = 1;
  7208. htt_tlv_filter.msdu_end = 1;
  7209. htt_tlv_filter.mpdu_end = 1;
  7210. htt_tlv_filter.packet_header = 1;
  7211. htt_tlv_filter.attention = 1;
  7212. htt_tlv_filter.ppdu_start = 1;
  7213. htt_tlv_filter.ppdu_end = 1;
  7214. htt_tlv_filter.ppdu_end_user_stats = 1;
  7215. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7216. htt_tlv_filter.ppdu_end_status_done = 1;
  7217. htt_tlv_filter.enable_fp = 1;
  7218. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7219. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7220. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7221. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7222. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7223. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7224. for (mac_id = 0; mac_id < max_mac_rings;
  7225. mac_id++) {
  7226. int mac_for_pdev =
  7227. dp_get_mac_id_for_pdev(mac_id,
  7228. pdev->pdev_id);
  7229. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7230. mac_for_pdev,
  7231. pdev->rxdma_mon_status_ring[mac_id]
  7232. .hal_srng,
  7233. RXDMA_MONITOR_STATUS,
  7234. RX_BUFFER_SIZE,
  7235. &htt_tlv_filter);
  7236. }
  7237. if (soc->reap_timer_init)
  7238. qdf_timer_mod(&soc->mon_reap_timer,
  7239. DP_INTR_POLL_TIMER_MS);
  7240. }
  7241. break;
  7242. case WDI_EVENT_LITE_RX:
  7243. if (pdev->monitor_vdev) {
  7244. /* Nothing needs to be done if monitor mode is
  7245. * enabled
  7246. */
  7247. return 0;
  7248. }
  7249. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  7250. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  7251. htt_tlv_filter.ppdu_start = 1;
  7252. htt_tlv_filter.ppdu_end = 1;
  7253. htt_tlv_filter.ppdu_end_user_stats = 1;
  7254. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7255. htt_tlv_filter.ppdu_end_status_done = 1;
  7256. htt_tlv_filter.mpdu_start = 1;
  7257. htt_tlv_filter.enable_fp = 1;
  7258. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7259. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7260. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7261. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7262. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7263. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7264. for (mac_id = 0; mac_id < max_mac_rings;
  7265. mac_id++) {
  7266. int mac_for_pdev =
  7267. dp_get_mac_id_for_pdev(mac_id,
  7268. pdev->pdev_id);
  7269. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7270. mac_for_pdev,
  7271. pdev->rxdma_mon_status_ring[mac_id]
  7272. .hal_srng,
  7273. RXDMA_MONITOR_STATUS,
  7274. RX_BUFFER_SIZE_PKTLOG_LITE,
  7275. &htt_tlv_filter);
  7276. }
  7277. if (soc->reap_timer_init)
  7278. qdf_timer_mod(&soc->mon_reap_timer,
  7279. DP_INTR_POLL_TIMER_MS);
  7280. }
  7281. break;
  7282. case WDI_EVENT_LITE_T2H:
  7283. if (pdev->monitor_vdev) {
  7284. /* Nothing needs to be done if monitor mode is
  7285. * enabled
  7286. */
  7287. return 0;
  7288. }
  7289. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7290. int mac_for_pdev = dp_get_mac_id_for_pdev(
  7291. mac_id, pdev->pdev_id);
  7292. pdev->pktlog_ppdu_stats = true;
  7293. dp_h2t_cfg_stats_msg_send(pdev,
  7294. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  7295. mac_for_pdev);
  7296. }
  7297. break;
  7298. default:
  7299. /* Nothing needs to be done for other pktlog types */
  7300. break;
  7301. }
  7302. } else {
  7303. switch (event) {
  7304. case WDI_EVENT_RX_DESC:
  7305. case WDI_EVENT_LITE_RX:
  7306. if (pdev->monitor_vdev) {
  7307. /* Nothing needs to be done if monitor mode is
  7308. * enabled
  7309. */
  7310. return 0;
  7311. }
  7312. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  7313. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  7314. for (mac_id = 0; mac_id < max_mac_rings;
  7315. mac_id++) {
  7316. int mac_for_pdev =
  7317. dp_get_mac_id_for_pdev(mac_id,
  7318. pdev->pdev_id);
  7319. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7320. mac_for_pdev,
  7321. pdev->rxdma_mon_status_ring[mac_id]
  7322. .hal_srng,
  7323. RXDMA_MONITOR_STATUS,
  7324. RX_BUFFER_SIZE,
  7325. &htt_tlv_filter);
  7326. }
  7327. if (soc->reap_timer_init)
  7328. qdf_timer_stop(&soc->mon_reap_timer);
  7329. }
  7330. break;
  7331. case WDI_EVENT_LITE_T2H:
  7332. if (pdev->monitor_vdev) {
  7333. /* Nothing needs to be done if monitor mode is
  7334. * enabled
  7335. */
  7336. return 0;
  7337. }
  7338. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  7339. * passing value 0. Once these macros will define in htt
  7340. * header file will use proper macros
  7341. */
  7342. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7343. int mac_for_pdev =
  7344. dp_get_mac_id_for_pdev(mac_id,
  7345. pdev->pdev_id);
  7346. pdev->pktlog_ppdu_stats = false;
  7347. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  7348. dp_h2t_cfg_stats_msg_send(pdev, 0,
  7349. mac_for_pdev);
  7350. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  7351. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  7352. mac_for_pdev);
  7353. } else if (pdev->enhanced_stats_en) {
  7354. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  7355. mac_for_pdev);
  7356. }
  7357. }
  7358. break;
  7359. default:
  7360. /* Nothing needs to be done for other pktlog types */
  7361. break;
  7362. }
  7363. }
  7364. return 0;
  7365. }
  7366. #endif