| .. |
|
dsi_catalog.c
|
f206e6f921
disp: msm: dsi: remove unsupported PHY versions
|
4 年之前 |
|
dsi_catalog.h
|
98767bf22b
disp: msm: clear dma done interrupt status for slave controller
|
4 年之前 |
|
dsi_clk.h
|
0a93edbae6
disp: msm: dsi: rework DSI PLL to be configured within PHY
|
4 年之前 |
|
dsi_clk_manager.c
|
7471069739
disp: msm: dsi: fix DSI PLL configuring sequence
|
4 年之前 |
|
dsi_ctrl.c
|
986c7b1028
disp: msm: dsi: Logging Improvement in dsi driver
|
3 年之前 |
|
dsi_ctrl.h
|
1317b11bc2
disp: msm: dsi: implement ESD recovery cleanup
|
3 年之前 |
|
dsi_ctrl_hw.h
|
f470ecf038
disp: msm: dsi: consolidate DSI HW register macros
|
4 年之前 |
|
dsi_ctrl_hw_2_2.c
|
43697d6331
disp: msm: dsi: limit dma read commands to sublink 0
|
3 年之前 |
|
dsi_ctrl_hw_cmn.c
|
986c7b1028
disp: msm: dsi: Logging Improvement in dsi driver
|
3 年之前 |
|
dsi_ctrl_reg.h
|
5139cad2d4
disp: msm: dsi: update PHY configuration to support cphy
|
5 年之前 |
|
dsi_defs.h
|
213d490593
disp: msm: dsi: fix pll lane count in split link usecase
|
3 年之前 |
|
dsi_display.c
|
c079b51c81
disp: msm: dsi: allocate priv info and bit clk list per fps
|
3 年之前 |
|
dsi_display.h
|
64b732f335
disp: msm: add qsync refresh rate support per mode
|
3 年之前 |
|
dsi_display_test.c
|
6c483e3b23
disp: msm: dsi: adding prefix for logs
|
6 年之前 |
|
dsi_display_test.h
|
3709853456
Display drivers kernel project initial snapshot
|
6 年之前 |
|
dsi_drm.c
|
c0dad8fa08
Merge "disp: msm: dsi: add qsync min fps val in dsi display mode priv info"
|
3 年之前 |
|
dsi_drm.h
|
6619470eb6
disp: msm: dsi: add qsync min fps val in dsi display mode priv info
|
3 年之前 |
|
dsi_hw.h
|
f3c66e9c1b
disp: msm: dsi: create generic interface for read poll timeout
|
4 年之前 |
|
dsi_panel.c
|
e0d90143fd
disp: msm: dsi: set qsync min fps list length to zero
|
3 年之前 |
|
dsi_panel.h
|
dd2e1fd03f
disp: msm: sde: add check for sunlight visibility scale
|
3 年之前 |
|
dsi_parser.c
|
4413e3bb7e
disp: msm: dsi: terminate buffer with NULL character
|
3 年之前 |
|
dsi_parser.h
|
d38a8c0c19
disp: msm: dsi: mark signature for stub appropriately
|
3 年之前 |
|
dsi_phy.c
|
213d490593
disp: msm: dsi: fix pll lane count in split link usecase
|
3 年之前 |
|
dsi_phy.h
|
3f8ac6983f
disp: msm: dsi: add check for DSI resources during display probe
|
4 年之前 |
|
dsi_phy_hw.h
|
f470ecf038
disp: msm: dsi: consolidate DSI HW register macros
|
4 年之前 |
|
dsi_phy_hw_v3_0.c
|
f3c66e9c1b
disp: msm: dsi: create generic interface for read poll timeout
|
4 年之前 |
|
dsi_phy_hw_v4_0.c
|
6fc34a0613
disp: msm: dsi: remove vote on refgen when PHY is turned off
|
3 年之前 |
|
dsi_phy_timing_calc.c
|
f206e6f921
disp: msm: dsi: remove unsupported PHY versions
|
4 年之前 |
|
dsi_phy_timing_calc.h
|
662ac3ab89
disp: msm: dsi: Add support for C-PHY dynamic clock switch
|
4 年之前 |
|
dsi_phy_timing_v3_0.c
|
662ac3ab89
disp: msm: dsi: Add support for C-PHY dynamic clock switch
|
4 年之前 |
|
dsi_phy_timing_v4_0.c
|
662ac3ab89
disp: msm: dsi: Add support for C-PHY dynamic clock switch
|
4 年之前 |
|
dsi_pll.c
|
18d245cad8
disp: msm: dsi: parse PLL dfps data only if dynamic clock is enabled
|
4 年之前 |
|
dsi_pll.h
|
f470ecf038
disp: msm: dsi: consolidate DSI HW register macros
|
4 年之前 |
|
dsi_pll_5nm.c
|
b53b12b1ad
disp: msm: dsi: add support for non 1/1 MND dividers
|
3 年之前 |
|
dsi_pll_5nm.h
|
6add9d0fc0
disp: msm: dsi: fix dsi pll dividers
|
4 年之前 |
|
dsi_pwr.c
|
d9c2a8d3a6
disp: msm: disable regulator load after the regulator was disabled
|
4 年之前 |
|
dsi_pwr.h
|
2da9889075
disp: msm: config AB/IBB power when AOD mode enter/exit
|
5 年之前 |
qctecmdr
d9a891d5ff
Merge "disp: msm: dsi: set qsync min fps list length to zero"