dp_rx_err.c 90 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2024 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "dp_internal.h"
  25. #include "hal_api.h"
  26. #include "qdf_trace.h"
  27. #include "qdf_nbuf.h"
  28. #include "dp_rx_defrag.h"
  29. #include "dp_ipa.h"
  30. #include "dp_internal.h"
  31. #ifdef WIFI_MONITOR_SUPPORT
  32. #include "dp_htt.h"
  33. #include <dp_mon.h>
  34. #endif
  35. #ifdef FEATURE_WDS
  36. #include "dp_txrx_wds.h"
  37. #endif
  38. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  39. #include "qdf_net_types.h"
  40. #include "dp_rx_buffer_pool.h"
  41. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  42. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  43. #define dp_rx_err_info(params...) \
  44. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  45. #define dp_rx_err_info_rl(params...) \
  46. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  47. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  48. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  49. /* Max regular Rx packet routing error */
  50. #define DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD 20
  51. #define DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT 10
  52. #define DP_RX_ERR_ROUTE_TIMEOUT_US (5 * 1000 * 1000) /* micro seconds */
  53. #ifdef FEATURE_MEC
  54. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  55. struct dp_txrx_peer *txrx_peer,
  56. uint8_t *rx_tlv_hdr,
  57. qdf_nbuf_t nbuf)
  58. {
  59. struct dp_vdev *vdev = txrx_peer->vdev;
  60. struct dp_pdev *pdev = vdev->pdev;
  61. struct dp_mec_entry *mecentry = NULL;
  62. struct dp_ast_entry *ase = NULL;
  63. uint16_t sa_idx = 0;
  64. uint8_t *data;
  65. /*
  66. * Multicast Echo Check is required only if vdev is STA and
  67. * received pkt is a multicast/broadcast pkt. otherwise
  68. * skip the MEC check.
  69. */
  70. if (vdev->opmode != wlan_op_mode_sta)
  71. return false;
  72. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  73. return false;
  74. data = qdf_nbuf_data(nbuf);
  75. /*
  76. * if the received pkts src mac addr matches with vdev
  77. * mac address then drop the pkt as it is looped back
  78. */
  79. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  80. vdev->mac_addr.raw,
  81. QDF_MAC_ADDR_SIZE)))
  82. return true;
  83. /*
  84. * In case of qwrap isolation mode, donot drop loopback packets.
  85. * In isolation mode, all packets from the wired stations need to go
  86. * to rootap and loop back to reach the wireless stations and
  87. * vice-versa.
  88. */
  89. if (qdf_unlikely(vdev->isolation_vdev))
  90. return false;
  91. /*
  92. * if the received pkts src mac addr matches with the
  93. * wired PCs MAC addr which is behind the STA or with
  94. * wireless STAs MAC addr which are behind the Repeater,
  95. * then drop the pkt as it is looped back
  96. */
  97. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  98. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  99. if ((sa_idx < 0) ||
  100. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  101. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  102. "invalid sa_idx: %d", sa_idx);
  103. qdf_assert_always(0);
  104. }
  105. qdf_spin_lock_bh(&soc->ast_lock);
  106. ase = soc->ast_table[sa_idx];
  107. /*
  108. * this check was not needed since MEC is not dependent on AST,
  109. * but if we dont have this check SON has some issues in
  110. * dual backhaul scenario. in APS SON mode, client connected
  111. * to RE 2G and sends multicast packets. the RE sends it to CAP
  112. * over 5G backhaul. the CAP loopback it on 2G to RE.
  113. * On receiving in 2G STA vap, we assume that client has roamed
  114. * and kickout the client.
  115. */
  116. if (ase && (ase->peer_id != txrx_peer->peer_id)) {
  117. qdf_spin_unlock_bh(&soc->ast_lock);
  118. goto drop;
  119. }
  120. qdf_spin_unlock_bh(&soc->ast_lock);
  121. }
  122. qdf_spin_lock_bh(&soc->mec_lock);
  123. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  124. &data[QDF_MAC_ADDR_SIZE]);
  125. if (!mecentry) {
  126. qdf_spin_unlock_bh(&soc->mec_lock);
  127. return false;
  128. }
  129. qdf_spin_unlock_bh(&soc->mec_lock);
  130. drop:
  131. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  132. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  133. return true;
  134. }
  135. #endif
  136. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  137. void dp_rx_link_desc_refill_duplicate_check(
  138. struct dp_soc *soc,
  139. struct hal_buf_info *buf_info,
  140. hal_buff_addrinfo_t ring_buf_info)
  141. {
  142. struct hal_buf_info current_link_desc_buf_info = { 0 };
  143. /* do duplicate link desc address check */
  144. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  145. &current_link_desc_buf_info);
  146. /*
  147. * TODO - Check if the hal soc api call can be removed
  148. * since the cookie is just used for print.
  149. * buffer_addr_info is the first element of ring_desc
  150. */
  151. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  152. (uint32_t *)ring_buf_info,
  153. &current_link_desc_buf_info);
  154. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  155. buf_info->paddr)) {
  156. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  157. current_link_desc_buf_info.paddr,
  158. current_link_desc_buf_info.sw_cookie);
  159. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  160. }
  161. *buf_info = current_link_desc_buf_info;
  162. }
  163. QDF_STATUS
  164. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  165. hal_buff_addrinfo_t link_desc_addr,
  166. uint8_t bm_action)
  167. {
  168. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  169. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  170. hal_soc_handle_t hal_soc = soc->hal_soc;
  171. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  172. void *src_srng_desc;
  173. if (!wbm_rel_srng) {
  174. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  175. return status;
  176. }
  177. /* do duplicate link desc address check */
  178. dp_rx_link_desc_refill_duplicate_check(
  179. soc,
  180. &soc->last_op_info.wbm_rel_link_desc,
  181. link_desc_addr);
  182. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  183. /* TODO */
  184. /*
  185. * Need API to convert from hal_ring pointer to
  186. * Ring Type / Ring Id combo
  187. */
  188. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  189. soc, wbm_rel_srng);
  190. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  191. goto done;
  192. }
  193. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  194. if (qdf_likely(src_srng_desc)) {
  195. /* Return link descriptor through WBM ring (SW2WBM)*/
  196. hal_rx_msdu_link_desc_set(hal_soc,
  197. src_srng_desc, link_desc_addr, bm_action);
  198. status = QDF_STATUS_SUCCESS;
  199. } else {
  200. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  201. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  202. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  203. srng->ring_id,
  204. soc->stats.rx.err.hal_ring_access_full_fail);
  205. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  206. *srng->u.src_ring.hp_addr,
  207. srng->u.src_ring.reap_hp,
  208. *srng->u.src_ring.tp_addr,
  209. srng->u.src_ring.cached_tp);
  210. QDF_BUG(0);
  211. }
  212. done:
  213. hal_srng_access_end(hal_soc, wbm_rel_srng);
  214. return status;
  215. }
  216. qdf_export_symbol(dp_rx_link_desc_return_by_addr);
  217. QDF_STATUS
  218. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  219. uint8_t bm_action)
  220. {
  221. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  222. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  223. }
  224. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  225. /**
  226. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  227. *
  228. * @soc: core txrx main context
  229. * @ring_desc: opaque pointer to the REO error ring descriptor
  230. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  231. * @mac_id: mac ID
  232. * @quota: No. of units (packets) that can be serviced in one shot.
  233. *
  234. * This function is used to drop all MSDU in an MPDU
  235. *
  236. * Return: uint32_t: No. of elements processed
  237. */
  238. static uint32_t
  239. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  240. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  241. uint8_t *mac_id,
  242. uint32_t quota)
  243. {
  244. uint32_t rx_bufs_used = 0;
  245. void *link_desc_va;
  246. struct hal_buf_info buf_info;
  247. struct dp_pdev *pdev;
  248. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  249. int i;
  250. uint8_t *rx_tlv_hdr;
  251. uint32_t tid;
  252. struct rx_desc_pool *rx_desc_pool;
  253. struct dp_rx_desc *rx_desc;
  254. /* First field in REO Dst ring Desc is buffer_addr_info */
  255. void *buf_addr_info = ring_desc;
  256. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  257. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  258. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  259. /* buffer_addr_info is the first element of ring_desc */
  260. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  261. (uint32_t *)ring_desc,
  262. &buf_info);
  263. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  264. if (!link_desc_va) {
  265. dp_rx_err_debug("link desc va is null, soc %pk", soc);
  266. return rx_bufs_used;
  267. }
  268. more_msdu_link_desc:
  269. /* No UNMAP required -- this is "malloc_consistent" memory */
  270. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  271. &mpdu_desc_info->msdu_count);
  272. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  273. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  274. soc, msdu_list.sw_cookie[i]);
  275. qdf_assert_always(rx_desc);
  276. /* all buffers from a MSDU link link belong to same pdev */
  277. *mac_id = rx_desc->pool_id;
  278. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  279. if (!pdev) {
  280. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  281. soc, rx_desc->pool_id);
  282. return rx_bufs_used;
  283. }
  284. if (!dp_rx_desc_check_magic(rx_desc)) {
  285. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  286. soc, msdu_list.sw_cookie[i]);
  287. return rx_bufs_used;
  288. }
  289. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  290. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  291. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  292. rx_desc->unmapped = 1;
  293. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  294. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  295. rx_bufs_used++;
  296. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  297. rx_desc->rx_buf_start);
  298. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  299. soc, tid);
  300. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  301. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  302. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  303. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info,
  304. rx_desc->nbuf,
  305. QDF_TX_RX_STATUS_DROP, true);
  306. /* Just free the buffers */
  307. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  308. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  309. &pdev->free_list_tail, rx_desc);
  310. }
  311. /*
  312. * If the msdu's are spread across multiple link-descriptors,
  313. * we cannot depend solely on the msdu_count(e.g., if msdu is
  314. * spread across multiple buffers).Hence, it is
  315. * necessary to check the next link_descriptor and release
  316. * all the msdu's that are part of it.
  317. */
  318. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  319. link_desc_va,
  320. &next_link_desc_addr_info);
  321. if (hal_rx_is_buf_addr_info_valid(
  322. &next_link_desc_addr_info)) {
  323. /* Clear the next link desc info for the current link_desc */
  324. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  325. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  326. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  327. hal_rx_buffer_addr_info_get_paddr(
  328. &next_link_desc_addr_info,
  329. &buf_info);
  330. /* buffer_addr_info is the first element of ring_desc */
  331. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  332. (uint32_t *)&next_link_desc_addr_info,
  333. &buf_info);
  334. cur_link_desc_addr_info = next_link_desc_addr_info;
  335. buf_addr_info = &cur_link_desc_addr_info;
  336. link_desc_va =
  337. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  338. goto more_msdu_link_desc;
  339. }
  340. quota--;
  341. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  342. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  343. return rx_bufs_used;
  344. }
  345. /**
  346. * dp_rx_pn_error_handle() - Handles PN check errors
  347. *
  348. * @soc: core txrx main context
  349. * @ring_desc: opaque pointer to the REO error ring descriptor
  350. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  351. * @mac_id: mac ID
  352. * @quota: No. of units (packets) that can be serviced in one shot.
  353. *
  354. * This function implements PN error handling
  355. * If the peer is configured to ignore the PN check errors
  356. * or if DP feels, that this frame is still OK, the frame can be
  357. * re-injected back to REO to use some of the other features
  358. * of REO e.g. duplicate detection/routing to other cores
  359. *
  360. * Return: uint32_t: No. of elements processed
  361. */
  362. static uint32_t
  363. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  364. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  365. uint8_t *mac_id,
  366. uint32_t quota)
  367. {
  368. uint16_t peer_id;
  369. uint32_t rx_bufs_used = 0;
  370. struct dp_txrx_peer *txrx_peer;
  371. bool peer_pn_policy = false;
  372. dp_txrx_ref_handle txrx_ref_handle = NULL;
  373. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  374. mpdu_desc_info->peer_meta_data);
  375. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  376. &txrx_ref_handle,
  377. DP_MOD_ID_RX_ERR);
  378. if (qdf_likely(txrx_peer)) {
  379. /*
  380. * TODO: Check for peer specific policies & set peer_pn_policy
  381. */
  382. dp_err_rl("discard rx due to PN error for peer %pK",
  383. txrx_peer);
  384. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  385. }
  386. dp_rx_err_err("%pK: Packet received with PN error", soc);
  387. /* No peer PN policy -- definitely drop */
  388. if (!peer_pn_policy)
  389. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  390. mpdu_desc_info,
  391. mac_id, quota);
  392. return rx_bufs_used;
  393. }
  394. #ifdef DP_RX_DELIVER_ALL_OOR_FRAMES
  395. /**
  396. * dp_rx_deliver_oor_frame() - deliver OOR frames to stack
  397. * @soc: Datapath soc handler
  398. * @txrx_peer: pointer to DP peer
  399. * @nbuf: pointer to the skb of RX frame
  400. * @frame_mask: the mask for special frame needed
  401. * @rx_tlv_hdr: start of rx tlv header
  402. *
  403. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  404. * single nbuf is expected.
  405. *
  406. * return: true - nbuf has been delivered to stack, false - not.
  407. */
  408. static bool
  409. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  410. struct dp_txrx_peer *txrx_peer,
  411. qdf_nbuf_t nbuf, uint32_t frame_mask,
  412. uint8_t *rx_tlv_hdr)
  413. {
  414. uint32_t l2_hdr_offset = 0;
  415. uint16_t msdu_len = 0;
  416. uint32_t skip_len;
  417. l2_hdr_offset =
  418. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  419. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  420. skip_len = l2_hdr_offset;
  421. } else {
  422. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  423. skip_len = l2_hdr_offset + soc->rx_pkt_tlv_size;
  424. qdf_nbuf_set_pktlen(nbuf, msdu_len + skip_len);
  425. }
  426. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  427. dp_rx_set_hdr_pad(nbuf, l2_hdr_offset);
  428. qdf_nbuf_pull_head(nbuf, skip_len);
  429. qdf_nbuf_set_exc_frame(nbuf, 1);
  430. dp_info_rl("OOR frame, mpdu sn 0x%x",
  431. hal_rx_get_rx_sequence(soc->hal_soc, rx_tlv_hdr));
  432. dp_rx_deliver_to_stack(soc, txrx_peer->vdev, txrx_peer, nbuf, NULL);
  433. return true;
  434. }
  435. #else
  436. static bool
  437. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  438. struct dp_txrx_peer *txrx_peer,
  439. qdf_nbuf_t nbuf, uint32_t frame_mask,
  440. uint8_t *rx_tlv_hdr)
  441. {
  442. return dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  443. rx_tlv_hdr);
  444. }
  445. #endif
  446. /**
  447. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  448. *
  449. * @soc: core txrx main context
  450. * @nbuf: pointer to msdu skb
  451. * @peer_id: dp peer ID
  452. * @rx_tlv_hdr: start of rx tlv header
  453. *
  454. * This function process the msdu delivered from REO2TCL
  455. * ring with error type OOR
  456. *
  457. * Return: None
  458. */
  459. static void
  460. dp_rx_oor_handle(struct dp_soc *soc,
  461. qdf_nbuf_t nbuf,
  462. uint16_t peer_id,
  463. uint8_t *rx_tlv_hdr)
  464. {
  465. uint32_t frame_mask = wlan_cfg_get_special_frame_cfg(soc->wlan_cfg_ctx);
  466. struct dp_txrx_peer *txrx_peer = NULL;
  467. dp_txrx_ref_handle txrx_ref_handle = NULL;
  468. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  469. &txrx_ref_handle,
  470. DP_MOD_ID_RX_ERR);
  471. if (!txrx_peer) {
  472. dp_info_rl("peer not found");
  473. goto free_nbuf;
  474. }
  475. if (dp_rx_deliver_oor_frame(soc, txrx_peer, nbuf, frame_mask,
  476. rx_tlv_hdr)) {
  477. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  478. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  479. return;
  480. }
  481. free_nbuf:
  482. if (txrx_peer)
  483. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  484. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  485. dp_rx_nbuf_free(nbuf);
  486. }
  487. /**
  488. * dp_rx_err_nbuf_pn_check() - Check if the PN number of this current packet
  489. * is a monotonous increment of packet number
  490. * from the previous successfully re-ordered
  491. * frame.
  492. * @soc: Datapath SOC handle
  493. * @ring_desc: REO ring descriptor
  494. * @nbuf: Current packet
  495. *
  496. * Return: QDF_STATUS_SUCCESS, if the pn check passes, else QDF_STATUS_E_FAILURE
  497. */
  498. static inline QDF_STATUS
  499. dp_rx_err_nbuf_pn_check(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  500. qdf_nbuf_t nbuf)
  501. {
  502. uint64_t prev_pn, curr_pn[2];
  503. if (!hal_rx_encryption_info_valid(soc->hal_soc, qdf_nbuf_data(nbuf)))
  504. return QDF_STATUS_SUCCESS;
  505. hal_rx_reo_prev_pn_get(soc->hal_soc, ring_desc, &prev_pn);
  506. hal_rx_tlv_get_pn_num(soc->hal_soc, qdf_nbuf_data(nbuf), curr_pn);
  507. if (curr_pn[0] > prev_pn)
  508. return QDF_STATUS_SUCCESS;
  509. return QDF_STATUS_E_FAILURE;
  510. }
  511. #ifdef WLAN_SKIP_BAR_UPDATE
  512. static
  513. void dp_rx_err_handle_bar(struct dp_soc *soc,
  514. struct dp_peer *peer,
  515. qdf_nbuf_t nbuf)
  516. {
  517. dp_info_rl("BAR update to H.W is skipped");
  518. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  519. }
  520. #else
  521. static
  522. void dp_rx_err_handle_bar(struct dp_soc *soc,
  523. struct dp_peer *peer,
  524. qdf_nbuf_t nbuf)
  525. {
  526. uint8_t *rx_tlv_hdr;
  527. unsigned char type, subtype;
  528. uint16_t start_seq_num;
  529. uint32_t tid;
  530. QDF_STATUS status;
  531. struct ieee80211_frame_bar *bar;
  532. /*
  533. * 1. Is this a BAR frame. If not Discard it.
  534. * 2. If it is, get the peer id, tid, ssn
  535. * 2a Do a tid update
  536. */
  537. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  538. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  539. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  540. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  541. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  542. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  543. dp_err_rl("Not a BAR frame!");
  544. return;
  545. }
  546. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  547. qdf_assert_always(tid < DP_MAX_TIDS);
  548. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  549. dp_info_rl("tid %u window_size %u start_seq_num %u",
  550. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  551. status = dp_rx_tid_update_wifi3(peer, tid,
  552. peer->rx_tid[tid].ba_win_size,
  553. start_seq_num,
  554. true);
  555. if (status != QDF_STATUS_SUCCESS) {
  556. dp_err_rl("failed to handle bar frame update rx tid");
  557. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  558. } else {
  559. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  560. }
  561. }
  562. #endif
  563. /**
  564. * _dp_rx_bar_frame_handle(): Core of the BAR frame handling
  565. * @soc: Datapath SoC handle
  566. * @nbuf: packet being processed
  567. * @mpdu_desc_info: mpdu desc info for the current packet
  568. * @tid: tid on which the packet arrived
  569. * @err_status: Flag to indicate if REO encountered an error while routing this
  570. * frame
  571. * @error_code: REO error code
  572. *
  573. * Return: None
  574. */
  575. static void
  576. _dp_rx_bar_frame_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  577. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  578. uint32_t tid, uint8_t err_status, uint32_t error_code)
  579. {
  580. uint16_t peer_id;
  581. struct dp_peer *peer;
  582. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  583. mpdu_desc_info->peer_meta_data);
  584. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  585. if (!peer)
  586. return;
  587. dp_info_rl("BAR frame: "
  588. " peer_id = %d"
  589. " tid = %u"
  590. " SSN = %d"
  591. " error status = %d",
  592. peer->peer_id,
  593. tid,
  594. mpdu_desc_info->mpdu_seq,
  595. err_status);
  596. if (err_status == HAL_REO_ERROR_DETECTED) {
  597. switch (error_code) {
  598. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  599. case HAL_REO_ERR_BAR_FRAME_OOR:
  600. dp_rx_err_handle_bar(soc, peer, nbuf);
  601. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  602. break;
  603. default:
  604. DP_STATS_INC(soc, rx.bar_frame, 1);
  605. }
  606. }
  607. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  608. }
  609. /**
  610. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  611. * @soc: core DP main context
  612. * @ring_desc: Hal ring desc
  613. * @rx_desc: dp rx desc
  614. * @mpdu_desc_info: mpdu desc info
  615. * @err_status: error status
  616. * @err_code: error code
  617. *
  618. * Handle the error BAR frames received. Ensure the SOC level
  619. * stats are updated based on the REO error code. The BAR frames
  620. * are further processed by updating the Rx tids with the start
  621. * sequence number (SSN) and BA window size. Desc is returned
  622. * to the free desc list
  623. *
  624. * Return: none
  625. */
  626. static void
  627. dp_rx_bar_frame_handle(struct dp_soc *soc,
  628. hal_ring_desc_t ring_desc,
  629. struct dp_rx_desc *rx_desc,
  630. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  631. uint8_t err_status,
  632. uint32_t err_code)
  633. {
  634. qdf_nbuf_t nbuf;
  635. struct dp_pdev *pdev;
  636. struct rx_desc_pool *rx_desc_pool;
  637. uint8_t *rx_tlv_hdr;
  638. uint32_t tid;
  639. nbuf = rx_desc->nbuf;
  640. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  641. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  642. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  643. rx_desc->unmapped = 1;
  644. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  645. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  646. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  647. rx_tlv_hdr);
  648. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  649. if (!pdev) {
  650. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  651. soc, rx_desc->pool_id);
  652. return;
  653. }
  654. _dp_rx_bar_frame_handle(soc, nbuf, mpdu_desc_info, tid, err_status,
  655. err_code);
  656. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info, nbuf,
  657. QDF_TX_RX_STATUS_DROP, true);
  658. dp_rx_link_desc_return(soc, ring_desc,
  659. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  660. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  661. rx_desc->pool_id);
  662. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  663. &pdev->free_list_tail,
  664. rx_desc);
  665. }
  666. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  667. void dp_2k_jump_handle(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  668. uint16_t peer_id, uint8_t tid)
  669. {
  670. struct dp_peer *peer = NULL;
  671. struct dp_rx_tid *rx_tid = NULL;
  672. struct dp_txrx_peer *txrx_peer;
  673. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  674. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  675. if (!peer) {
  676. dp_rx_err_info_rl("%pK: peer not found", soc);
  677. goto free_nbuf;
  678. }
  679. txrx_peer = dp_get_txrx_peer(peer);
  680. if (!txrx_peer) {
  681. dp_rx_err_info_rl("%pK: txrx_peer not found", soc);
  682. goto free_nbuf;
  683. }
  684. if (tid >= DP_MAX_TIDS) {
  685. dp_info_rl("invalid tid");
  686. goto nbuf_deliver;
  687. }
  688. rx_tid = &peer->rx_tid[tid];
  689. qdf_spin_lock_bh(&rx_tid->tid_lock);
  690. /* only if BA session is active, allow send Delba */
  691. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  692. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  693. goto nbuf_deliver;
  694. }
  695. if (!rx_tid->delba_tx_status) {
  696. rx_tid->delba_tx_retry++;
  697. rx_tid->delba_tx_status = 1;
  698. rx_tid->delba_rcode =
  699. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  700. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  701. if (soc->cdp_soc.ol_ops->send_delba) {
  702. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent,
  703. 1);
  704. soc->cdp_soc.ol_ops->send_delba(
  705. peer->vdev->pdev->soc->ctrl_psoc,
  706. peer->vdev->vdev_id,
  707. peer->mac_addr.raw,
  708. tid,
  709. rx_tid->delba_rcode,
  710. CDP_DELBA_2K_JUMP);
  711. }
  712. } else {
  713. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  714. }
  715. nbuf_deliver:
  716. if (dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  717. rx_tlv_hdr)) {
  718. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  719. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  720. return;
  721. }
  722. free_nbuf:
  723. if (peer)
  724. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  725. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  726. dp_rx_nbuf_free(nbuf);
  727. }
  728. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  729. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  730. bool
  731. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  732. uint8_t pool_id,
  733. uint8_t *rx_tlv_hdr,
  734. qdf_nbuf_t nbuf)
  735. {
  736. struct dp_peer *peer = NULL;
  737. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  738. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  739. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  740. if (!pdev) {
  741. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  742. soc, pool_id);
  743. return false;
  744. }
  745. /*
  746. * WAR- In certain types of packets if peer_id is not correct then
  747. * driver may not be able find. Try finding peer by addr_2 of
  748. * received MPDU
  749. */
  750. if (wh)
  751. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  752. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  753. if (peer) {
  754. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  755. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  756. QDF_TRACE_LEVEL_DEBUG);
  757. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  758. 1, qdf_nbuf_len(nbuf));
  759. dp_rx_nbuf_free(nbuf);
  760. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  761. return true;
  762. }
  763. return false;
  764. }
  765. #else
  766. bool
  767. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  768. uint8_t pool_id,
  769. uint8_t *rx_tlv_hdr,
  770. qdf_nbuf_t nbuf)
  771. {
  772. return false;
  773. }
  774. #endif
  775. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  776. {
  777. uint16_t buf_size;
  778. buf_size = wlan_cfg_rx_buffer_size(soc->wlan_cfg_ctx);
  779. if (qdf_unlikely(pkt_len > buf_size)) {
  780. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  781. 1, pkt_len);
  782. return true;
  783. } else {
  784. return false;
  785. }
  786. }
  787. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  788. void
  789. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  790. struct dp_vdev *vdev,
  791. struct dp_txrx_peer *txrx_peer,
  792. qdf_nbuf_t nbuf,
  793. qdf_nbuf_t tail,
  794. bool is_eapol)
  795. {
  796. if (is_eapol && soc->eapol_over_control_port)
  797. dp_rx_eapol_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  798. else
  799. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  800. }
  801. #else
  802. void
  803. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  804. struct dp_vdev *vdev,
  805. struct dp_txrx_peer *txrx_peer,
  806. qdf_nbuf_t nbuf,
  807. qdf_nbuf_t tail,
  808. bool is_eapol)
  809. {
  810. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  811. }
  812. #endif
  813. #ifdef WLAN_FEATURE_11BE_MLO
  814. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  815. {
  816. return ((qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  817. QDF_MAC_ADDR_SIZE) == 0) ||
  818. (qdf_mem_cmp(eh->ether_dhost, &vdev->mld_mac_addr.raw[0],
  819. QDF_MAC_ADDR_SIZE) == 0));
  820. }
  821. #else
  822. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  823. {
  824. return (qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  825. QDF_MAC_ADDR_SIZE) == 0);
  826. }
  827. #endif
  828. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  829. bool
  830. dp_rx_err_drop_3addr_mcast(struct dp_vdev *vdev, uint8_t *rx_tlv_hdr)
  831. {
  832. struct dp_soc *soc = vdev->pdev->soc;
  833. if (!vdev->drop_3addr_mcast)
  834. return false;
  835. if (vdev->opmode != wlan_op_mode_sta)
  836. return false;
  837. if (hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  838. return true;
  839. return false;
  840. }
  841. /**
  842. * dp_rx_err_is_pn_check_needed() - Check if the packet number check is needed
  843. * for this frame received in REO error ring.
  844. * @soc: Datapath SOC handle
  845. * @error: REO error detected or not
  846. * @error_code: Error code in case of REO error
  847. *
  848. * Return: true if pn check if needed in software,
  849. * false, if pn check if not needed.
  850. */
  851. static inline bool
  852. dp_rx_err_is_pn_check_needed(struct dp_soc *soc, uint8_t error,
  853. uint32_t error_code)
  854. {
  855. return (soc->features.pn_in_reo_dest &&
  856. (error == HAL_REO_ERROR_DETECTED &&
  857. (hal_rx_reo_is_2k_jump(error_code) ||
  858. hal_rx_reo_is_oor_error(error_code) ||
  859. hal_rx_reo_is_bar_oor_2k_jump(error_code))));
  860. }
  861. #ifdef DP_WAR_INVALID_FIRST_MSDU_FLAG
  862. static inline void
  863. dp_rx_err_populate_mpdu_desc_info(struct dp_soc *soc, qdf_nbuf_t nbuf,
  864. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  865. bool first_msdu_in_mpdu_processed)
  866. {
  867. if (first_msdu_in_mpdu_processed) {
  868. /*
  869. * This is the 2nd indication of first_msdu in the same mpdu.
  870. * Skip re-parsing the mdpu_desc_info and use the cached one,
  871. * since this msdu is most probably from the current mpdu
  872. * which is being processed
  873. */
  874. } else {
  875. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc,
  876. qdf_nbuf_data(nbuf),
  877. mpdu_desc_info);
  878. }
  879. }
  880. #else
  881. static inline void
  882. dp_rx_err_populate_mpdu_desc_info(struct dp_soc *soc, qdf_nbuf_t nbuf,
  883. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  884. bool first_msdu_in_mpdu_processed)
  885. {
  886. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc, qdf_nbuf_data(nbuf),
  887. mpdu_desc_info);
  888. }
  889. #endif
  890. /**
  891. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  892. *
  893. * @soc: core txrx main context
  894. * @ring_desc: opaque pointer to the REO error ring descriptor
  895. * @mpdu_desc_info: pointer to mpdu level description info
  896. * @link_desc_va: pointer to msdu_link_desc virtual address
  897. * @err_code: reo error code fetched from ring entry
  898. *
  899. * Function to handle msdus fetched from msdu link desc, currently
  900. * support REO error NULL queue, 2K jump, OOR.
  901. *
  902. * Return: msdu count processed
  903. */
  904. static uint32_t
  905. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  906. void *ring_desc,
  907. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  908. void *link_desc_va,
  909. enum hal_reo_error_code err_code)
  910. {
  911. uint32_t rx_bufs_used = 0;
  912. struct dp_pdev *pdev;
  913. int i;
  914. uint8_t *rx_tlv_hdr_first;
  915. uint8_t *rx_tlv_hdr_last;
  916. uint32_t tid = DP_MAX_TIDS;
  917. uint16_t peer_id;
  918. struct dp_rx_desc *rx_desc;
  919. struct rx_desc_pool *rx_desc_pool;
  920. qdf_nbuf_t nbuf;
  921. qdf_nbuf_t next_nbuf;
  922. struct hal_buf_info buf_info;
  923. struct hal_rx_msdu_list msdu_list;
  924. uint16_t num_msdus;
  925. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  926. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  927. /* First field in REO Dst ring Desc is buffer_addr_info */
  928. void *buf_addr_info = ring_desc;
  929. qdf_nbuf_t head_nbuf = NULL;
  930. qdf_nbuf_t tail_nbuf = NULL;
  931. uint16_t msdu_processed = 0;
  932. QDF_STATUS status;
  933. bool ret, is_pn_check_needed;
  934. uint8_t rx_desc_pool_id;
  935. struct dp_txrx_peer *txrx_peer = NULL;
  936. dp_txrx_ref_handle txrx_ref_handle = NULL;
  937. hal_ring_handle_t hal_ring_hdl = soc->reo_exception_ring.hal_srng;
  938. bool first_msdu_in_mpdu_processed = false;
  939. bool msdu_dropped = false;
  940. uint8_t link_id = 0;
  941. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  942. mpdu_desc_info->peer_meta_data);
  943. is_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  944. HAL_REO_ERROR_DETECTED,
  945. err_code);
  946. more_msdu_link_desc:
  947. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  948. &num_msdus);
  949. for (i = 0; i < num_msdus; i++) {
  950. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  951. soc,
  952. msdu_list.sw_cookie[i]);
  953. if (dp_assert_always_internal_stat(rx_desc, soc,
  954. rx.err.reo_err_rx_desc_null))
  955. continue;
  956. nbuf = rx_desc->nbuf;
  957. /*
  958. * this is a unlikely scenario where the host is reaping
  959. * a descriptor which it already reaped just a while ago
  960. * but is yet to replenish it back to HW.
  961. * In this case host will dump the last 128 descriptors
  962. * including the software descriptor rx_desc and assert.
  963. */
  964. if (qdf_unlikely(!rx_desc->in_use) ||
  965. qdf_unlikely(!nbuf)) {
  966. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  967. dp_info_rl("Reaping rx_desc not in use!");
  968. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  969. ring_desc, rx_desc);
  970. /* ignore duplicate RX desc and continue to process */
  971. /* Pop out the descriptor */
  972. msdu_dropped = true;
  973. continue;
  974. }
  975. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  976. msdu_list.paddr[i]);
  977. if (!ret) {
  978. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  979. rx_desc->in_err_state = 1;
  980. msdu_dropped = true;
  981. continue;
  982. }
  983. rx_desc_pool_id = rx_desc->pool_id;
  984. /* all buffers from a MSDU link belong to same pdev */
  985. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc_pool_id);
  986. rx_desc_pool = &soc->rx_desc_buf[rx_desc_pool_id];
  987. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  988. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  989. rx_desc->unmapped = 1;
  990. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  991. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  992. rx_bufs_used++;
  993. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  994. &pdev->free_list_tail, rx_desc);
  995. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  996. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  997. HAL_MSDU_F_MSDU_CONTINUATION)) {
  998. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  999. continue;
  1000. }
  1001. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  1002. rx_desc_pool_id)) {
  1003. /* MSDU queued back to the pool */
  1004. msdu_dropped = true;
  1005. head_nbuf = NULL;
  1006. goto process_next_msdu;
  1007. }
  1008. if (is_pn_check_needed) {
  1009. if (msdu_list.msdu_info[i].msdu_flags &
  1010. HAL_MSDU_F_FIRST_MSDU_IN_MPDU) {
  1011. dp_rx_err_populate_mpdu_desc_info(soc, nbuf,
  1012. mpdu_desc_info,
  1013. first_msdu_in_mpdu_processed);
  1014. first_msdu_in_mpdu_processed = true;
  1015. } else {
  1016. if (!first_msdu_in_mpdu_processed) {
  1017. /*
  1018. * If no msdu in this mpdu was dropped
  1019. * due to failed sanity checks, then
  1020. * its not expected to hit this
  1021. * condition. Hence we assert here.
  1022. */
  1023. if (!msdu_dropped)
  1024. qdf_assert_always(0);
  1025. /*
  1026. * We do not have valid mpdu_desc_info
  1027. * to process this nbuf, hence drop it.
  1028. * TODO - Increment stats
  1029. */
  1030. goto process_next_msdu;
  1031. }
  1032. /*
  1033. * DO NOTHING -
  1034. * Continue using the same mpdu_desc_info
  1035. * details populated from the first msdu in
  1036. * the mpdu.
  1037. */
  1038. }
  1039. status = dp_rx_err_nbuf_pn_check(soc, ring_desc, nbuf);
  1040. if (QDF_IS_STATUS_ERROR(status)) {
  1041. DP_STATS_INC(soc, rx.err.pn_in_dest_check_fail,
  1042. 1);
  1043. goto process_next_msdu;
  1044. }
  1045. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1046. mpdu_desc_info->peer_meta_data);
  1047. if (mpdu_desc_info->bar_frame)
  1048. _dp_rx_bar_frame_handle(soc, nbuf,
  1049. mpdu_desc_info, tid,
  1050. HAL_REO_ERROR_DETECTED,
  1051. err_code);
  1052. }
  1053. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  1054. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  1055. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  1056. /*
  1057. * For SG case, only the length of last skb is valid
  1058. * as HW only populate the msdu_len for last msdu
  1059. * in rx link descriptor, use the length from
  1060. * last skb to overwrite the head skb for further
  1061. * SG processing.
  1062. */
  1063. QDF_NBUF_CB_RX_PKT_LEN(head_nbuf) =
  1064. QDF_NBUF_CB_RX_PKT_LEN(tail_nbuf);
  1065. nbuf = dp_rx_sg_create(soc, head_nbuf);
  1066. qdf_nbuf_set_is_frag(nbuf, 1);
  1067. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  1068. }
  1069. head_nbuf = NULL;
  1070. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(
  1071. soc, peer_id,
  1072. &txrx_ref_handle,
  1073. DP_MOD_ID_RX_ERR);
  1074. if (!txrx_peer)
  1075. dp_info_rl("txrx_peer is null peer_id %u",
  1076. peer_id);
  1077. dp_rx_nbuf_set_link_id_from_tlv(soc, qdf_nbuf_data(nbuf), nbuf);
  1078. if (pdev && pdev->link_peer_stats &&
  1079. txrx_peer && txrx_peer->is_mld_peer) {
  1080. link_id = dp_rx_get_stats_arr_idx_from_link_id(
  1081. nbuf,
  1082. txrx_peer);
  1083. }
  1084. if (txrx_peer)
  1085. dp_rx_set_nbuf_band(nbuf, txrx_peer, link_id);
  1086. switch (err_code) {
  1087. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1088. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1089. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1090. /*
  1091. * only first msdu, mpdu start description tlv valid?
  1092. * and use it for following msdu.
  1093. */
  1094. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1095. rx_tlv_hdr_last))
  1096. tid = hal_rx_mpdu_start_tid_get(
  1097. soc->hal_soc,
  1098. rx_tlv_hdr_first);
  1099. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  1100. peer_id, tid);
  1101. break;
  1102. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1103. case HAL_REO_ERR_BAR_FRAME_OOR:
  1104. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  1105. break;
  1106. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1107. soc->arch_ops.dp_rx_null_q_desc_handle(soc, nbuf,
  1108. rx_tlv_hdr_last,
  1109. rx_desc_pool_id,
  1110. txrx_peer,
  1111. TRUE,
  1112. link_id);
  1113. break;
  1114. default:
  1115. dp_err_rl("Non-support error code %d", err_code);
  1116. dp_rx_nbuf_free(nbuf);
  1117. }
  1118. if (txrx_peer)
  1119. dp_txrx_peer_unref_delete(txrx_ref_handle,
  1120. DP_MOD_ID_RX_ERR);
  1121. process_next_msdu:
  1122. nbuf = head_nbuf;
  1123. while (nbuf) {
  1124. next_nbuf = qdf_nbuf_next(nbuf);
  1125. dp_rx_nbuf_free(nbuf);
  1126. nbuf = next_nbuf;
  1127. }
  1128. msdu_processed++;
  1129. head_nbuf = NULL;
  1130. tail_nbuf = NULL;
  1131. }
  1132. /*
  1133. * If the msdu's are spread across multiple link-descriptors,
  1134. * we cannot depend solely on the msdu_count(e.g., if msdu is
  1135. * spread across multiple buffers).Hence, it is
  1136. * necessary to check the next link_descriptor and release
  1137. * all the msdu's that are part of it.
  1138. */
  1139. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  1140. link_desc_va,
  1141. &next_link_desc_addr_info);
  1142. if (hal_rx_is_buf_addr_info_valid(
  1143. &next_link_desc_addr_info)) {
  1144. /* Clear the next link desc info for the current link_desc */
  1145. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  1146. dp_rx_link_desc_return_by_addr(
  1147. soc,
  1148. buf_addr_info,
  1149. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1150. hal_rx_buffer_addr_info_get_paddr(
  1151. &next_link_desc_addr_info,
  1152. &buf_info);
  1153. /* buffer_addr_info is the first element of ring_desc */
  1154. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  1155. (uint32_t *)&next_link_desc_addr_info,
  1156. &buf_info);
  1157. link_desc_va =
  1158. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1159. cur_link_desc_addr_info = next_link_desc_addr_info;
  1160. buf_addr_info = &cur_link_desc_addr_info;
  1161. goto more_msdu_link_desc;
  1162. }
  1163. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  1164. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1165. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  1166. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  1167. return rx_bufs_used;
  1168. }
  1169. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1170. void
  1171. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1172. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  1173. uint8_t err_code, uint8_t mac_id, uint8_t link_id)
  1174. {
  1175. uint32_t pkt_len, l2_hdr_offset;
  1176. uint16_t msdu_len;
  1177. struct dp_vdev *vdev;
  1178. qdf_ether_header_t *eh;
  1179. bool is_broadcast;
  1180. /*
  1181. * Check if DMA completed -- msdu_done is the last bit
  1182. * to be written
  1183. */
  1184. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1185. dp_err_rl("MSDU DONE failure");
  1186. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1187. QDF_TRACE_LEVEL_INFO);
  1188. qdf_assert(0);
  1189. }
  1190. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1191. rx_tlv_hdr);
  1192. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1193. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1194. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1195. /* Drop & free packet */
  1196. dp_rx_nbuf_free(nbuf);
  1197. return;
  1198. }
  1199. /* Set length in nbuf */
  1200. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1201. qdf_nbuf_set_next(nbuf, NULL);
  1202. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1203. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1204. if (!txrx_peer) {
  1205. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "txrx_peer is NULL");
  1206. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1207. qdf_nbuf_len(nbuf));
  1208. /* Trigger invalid peer handler wrapper */
  1209. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1210. return;
  1211. }
  1212. vdev = txrx_peer->vdev;
  1213. if (!vdev) {
  1214. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1215. vdev);
  1216. /* Drop & free packet */
  1217. dp_rx_nbuf_free(nbuf);
  1218. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1219. return;
  1220. }
  1221. /*
  1222. * Advance the packet start pointer by total size of
  1223. * pre-header TLV's
  1224. */
  1225. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1226. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1227. uint8_t *pkt_type;
  1228. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1229. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1230. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1231. htons(QDF_LLC_STP)) {
  1232. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1233. goto process_mesh;
  1234. } else {
  1235. goto process_rx;
  1236. }
  1237. }
  1238. }
  1239. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1240. goto process_mesh;
  1241. /*
  1242. * WAPI cert AP sends rekey frames as unencrypted.
  1243. * Thus RXDMA will report unencrypted frame error.
  1244. * To pass WAPI cert case, SW needs to pass unencrypted
  1245. * rekey frame to stack.
  1246. */
  1247. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1248. goto process_rx;
  1249. }
  1250. /*
  1251. * In dynamic WEP case rekey frames are not encrypted
  1252. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1253. * key install is already done
  1254. */
  1255. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1256. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1257. goto process_rx;
  1258. process_mesh:
  1259. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1260. dp_rx_nbuf_free(nbuf);
  1261. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1262. return;
  1263. }
  1264. if (vdev->mesh_vdev) {
  1265. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1266. == QDF_STATUS_SUCCESS) {
  1267. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1268. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1269. dp_rx_nbuf_free(nbuf);
  1270. return;
  1271. }
  1272. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, txrx_peer);
  1273. }
  1274. process_rx:
  1275. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1276. rx_tlv_hdr) &&
  1277. (vdev->rx_decap_type ==
  1278. htt_cmn_pkt_type_ethernet))) {
  1279. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1280. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1281. (eh->ether_dhost)) ? 1 : 0 ;
  1282. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.multicast, 1,
  1283. qdf_nbuf_len(nbuf), link_id);
  1284. if (is_broadcast) {
  1285. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.bcast, 1,
  1286. qdf_nbuf_len(nbuf),
  1287. link_id);
  1288. }
  1289. } else {
  1290. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.unicast, 1,
  1291. qdf_nbuf_len(nbuf),
  1292. link_id);
  1293. }
  1294. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1295. dp_rx_deliver_raw(vdev, nbuf, txrx_peer, link_id);
  1296. } else {
  1297. /* Update the protocol tag in SKB based on CCE metadata */
  1298. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1299. EXCEPTION_DEST_RING_ID, true, true);
  1300. /* Update the flow tag in SKB based on FSE metadata */
  1301. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1302. DP_PEER_STATS_FLAT_INC(txrx_peer, to_stack.num, 1);
  1303. qdf_nbuf_set_exc_frame(nbuf, 1);
  1304. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1305. qdf_nbuf_is_ipv4_eapol_pkt(nbuf));
  1306. }
  1307. return;
  1308. }
  1309. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1310. uint8_t *rx_tlv_hdr,
  1311. struct dp_txrx_peer *txrx_peer)
  1312. {
  1313. struct dp_vdev *vdev = NULL;
  1314. struct dp_pdev *pdev = NULL;
  1315. struct ol_if_ops *tops = NULL;
  1316. uint16_t rx_seq, fragno;
  1317. uint8_t is_raw;
  1318. unsigned int tid;
  1319. QDF_STATUS status;
  1320. struct cdp_rx_mic_err_info mic_failure_info;
  1321. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1322. rx_tlv_hdr))
  1323. return;
  1324. if (!txrx_peer) {
  1325. dp_info_rl("txrx_peer not found");
  1326. goto fail;
  1327. }
  1328. vdev = txrx_peer->vdev;
  1329. if (!vdev) {
  1330. dp_info_rl("VDEV not found");
  1331. goto fail;
  1332. }
  1333. pdev = vdev->pdev;
  1334. if (!pdev) {
  1335. dp_info_rl("PDEV not found");
  1336. goto fail;
  1337. }
  1338. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1339. if (is_raw) {
  1340. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1341. qdf_nbuf_data(nbuf));
  1342. /* Can get only last fragment */
  1343. if (fragno) {
  1344. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1345. qdf_nbuf_data(nbuf));
  1346. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1347. qdf_nbuf_data(nbuf));
  1348. status = dp_rx_defrag_add_last_frag(soc, txrx_peer,
  1349. tid, rx_seq, nbuf);
  1350. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1351. "status %d !", rx_seq, fragno, status);
  1352. return;
  1353. }
  1354. }
  1355. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1356. &mic_failure_info.da_mac_addr.bytes[0])) {
  1357. dp_err_rl("Failed to get da_mac_addr");
  1358. goto fail;
  1359. }
  1360. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1361. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1362. dp_err_rl("Failed to get ta_mac_addr");
  1363. goto fail;
  1364. }
  1365. mic_failure_info.key_id = 0;
  1366. mic_failure_info.multicast =
  1367. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1368. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1369. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1370. mic_failure_info.data = NULL;
  1371. mic_failure_info.vdev_id = vdev->vdev_id;
  1372. tops = pdev->soc->cdp_soc.ol_ops;
  1373. if (tops->rx_mic_error)
  1374. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1375. &mic_failure_info);
  1376. fail:
  1377. dp_rx_nbuf_free(nbuf);
  1378. return;
  1379. }
  1380. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  1381. static void dp_rx_peek_trapped_packet(struct dp_soc *soc,
  1382. struct dp_vdev *vdev)
  1383. {
  1384. if (soc->cdp_soc.ol_ops->send_wakeup_trigger)
  1385. soc->cdp_soc.ol_ops->send_wakeup_trigger(soc->ctrl_psoc,
  1386. vdev->vdev_id);
  1387. }
  1388. #else
  1389. static void dp_rx_peek_trapped_packet(struct dp_soc *soc,
  1390. struct dp_vdev *vdev)
  1391. {
  1392. return;
  1393. }
  1394. #endif
  1395. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1396. defined(WLAN_MCAST_MLO)
  1397. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1398. struct dp_vdev *vdev,
  1399. struct dp_txrx_peer *peer,
  1400. qdf_nbuf_t nbuf,
  1401. uint8_t link_id)
  1402. {
  1403. if (soc->arch_ops.dp_rx_mcast_handler) {
  1404. if (soc->arch_ops.dp_rx_mcast_handler(soc, vdev, peer,
  1405. nbuf, link_id))
  1406. return true;
  1407. }
  1408. return false;
  1409. }
  1410. #else
  1411. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1412. struct dp_vdev *vdev,
  1413. struct dp_txrx_peer *peer,
  1414. qdf_nbuf_t nbuf,
  1415. uint8_t link_id)
  1416. {
  1417. return false;
  1418. }
  1419. #endif
  1420. /**
  1421. * dp_rx_err_route_hdl() - Function to send EAPOL frames to stack
  1422. * Free any other packet which comes in
  1423. * this path.
  1424. *
  1425. * @soc: core DP main context
  1426. * @nbuf: buffer pointer
  1427. * @txrx_peer: txrx peer handle
  1428. * @rx_tlv_hdr: start of rx tlv header
  1429. * @err_src: rxdma/reo
  1430. * @link_id: link id on which the packet is received
  1431. *
  1432. * This function indicates EAPOL frame received in wbm error ring to stack.
  1433. * Any other frame should be dropped.
  1434. *
  1435. * Return: SUCCESS if delivered to stack
  1436. */
  1437. static void
  1438. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1439. struct dp_txrx_peer *txrx_peer, uint8_t *rx_tlv_hdr,
  1440. enum hal_rx_wbm_error_source err_src,
  1441. uint8_t link_id)
  1442. {
  1443. uint32_t pkt_len;
  1444. uint16_t msdu_len;
  1445. struct dp_vdev *vdev;
  1446. struct hal_rx_msdu_metadata msdu_metadata;
  1447. bool is_eapol;
  1448. uint16_t buf_size;
  1449. buf_size = wlan_cfg_rx_buffer_size(soc->wlan_cfg_ctx);
  1450. qdf_nbuf_set_rx_chfrag_start(
  1451. nbuf,
  1452. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1453. rx_tlv_hdr));
  1454. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1455. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1456. rx_tlv_hdr));
  1457. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1458. rx_tlv_hdr));
  1459. qdf_nbuf_set_da_valid(nbuf,
  1460. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1461. rx_tlv_hdr));
  1462. qdf_nbuf_set_sa_valid(nbuf,
  1463. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1464. rx_tlv_hdr));
  1465. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1466. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1467. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1468. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1469. if (dp_rx_check_pkt_len(soc, pkt_len))
  1470. goto drop_nbuf;
  1471. /* Set length in nbuf */
  1472. qdf_nbuf_set_pktlen(nbuf, qdf_min(pkt_len, (uint32_t)buf_size));
  1473. }
  1474. /*
  1475. * Check if DMA completed -- msdu_done is the last bit
  1476. * to be written
  1477. */
  1478. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1479. dp_err_rl("MSDU DONE failure");
  1480. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1481. QDF_TRACE_LEVEL_INFO);
  1482. qdf_assert(0);
  1483. }
  1484. if (!txrx_peer)
  1485. goto drop_nbuf;
  1486. vdev = txrx_peer->vdev;
  1487. if (!vdev) {
  1488. dp_err_rl("Null vdev!");
  1489. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1490. goto drop_nbuf;
  1491. }
  1492. /*
  1493. * Advance the packet start pointer by total size of
  1494. * pre-header TLV's
  1495. */
  1496. if (qdf_nbuf_is_frag(nbuf))
  1497. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1498. else
  1499. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1500. soc->rx_pkt_tlv_size));
  1501. if (hal_rx_msdu_cce_metadata_get(soc->hal_soc, rx_tlv_hdr) ==
  1502. CDP_STANDBY_METADATA)
  1503. dp_rx_peek_trapped_packet(soc, vdev);
  1504. QDF_NBUF_CB_RX_PEER_ID(nbuf) = txrx_peer->peer_id;
  1505. if (dp_rx_igmp_handler(soc, vdev, txrx_peer, nbuf, link_id))
  1506. return;
  1507. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1508. /*
  1509. * Indicate EAPOL frame to stack only when vap mac address
  1510. * matches the destination address.
  1511. */
  1512. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1513. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1514. qdf_ether_header_t *eh =
  1515. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1516. if (dp_rx_err_match_dhost(eh, vdev)) {
  1517. DP_STATS_INC_PKT(vdev, rx_i.routed_eapol_pkt, 1,
  1518. qdf_nbuf_len(nbuf));
  1519. /*
  1520. * Update the protocol tag in SKB based on
  1521. * CCE metadata.
  1522. */
  1523. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1524. EXCEPTION_DEST_RING_ID,
  1525. true, true);
  1526. /* Update the flow tag in SKB based on FSE metadata */
  1527. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1528. true);
  1529. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  1530. qdf_nbuf_len(nbuf),
  1531. vdev->pdev->enhanced_stats_en);
  1532. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  1533. rx.rx_success, 1,
  1534. qdf_nbuf_len(nbuf),
  1535. link_id);
  1536. qdf_nbuf_set_exc_frame(nbuf, 1);
  1537. qdf_nbuf_set_next(nbuf, NULL);
  1538. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf,
  1539. NULL, is_eapol);
  1540. return;
  1541. }
  1542. }
  1543. drop_nbuf:
  1544. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1545. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1546. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1547. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1548. dp_rx_nbuf_free(nbuf);
  1549. }
  1550. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1551. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1552. /**
  1553. * dp_rx_link_cookie_check() - Validate link desc cookie
  1554. * @ring_desc: ring descriptor
  1555. *
  1556. * Return: qdf status
  1557. */
  1558. static inline QDF_STATUS
  1559. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1560. {
  1561. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1562. return QDF_STATUS_E_FAILURE;
  1563. return QDF_STATUS_SUCCESS;
  1564. }
  1565. /**
  1566. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1567. * @ring_desc: ring descriptor
  1568. *
  1569. * Return: None
  1570. */
  1571. static inline void
  1572. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1573. {
  1574. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1575. }
  1576. #else
  1577. static inline QDF_STATUS
  1578. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1579. {
  1580. return QDF_STATUS_SUCCESS;
  1581. }
  1582. static inline void
  1583. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1584. {
  1585. }
  1586. #endif
  1587. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1588. /**
  1589. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1590. * @soc: Datapath soc structure
  1591. * @paddr: paddr of the buffer in RX err ring
  1592. * @sw_cookie: SW cookie of the buffer in RX err ring
  1593. * @rbm: Return buffer manager of the buffer in RX err ring
  1594. *
  1595. * Return: None
  1596. */
  1597. static inline void
  1598. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1599. uint32_t sw_cookie, uint8_t rbm)
  1600. {
  1601. struct dp_buf_info_record *record;
  1602. uint32_t idx;
  1603. if (qdf_unlikely(!soc->rx_err_ring_history))
  1604. return;
  1605. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1606. DP_RX_ERR_HIST_MAX);
  1607. /* No NULL check needed for record since its an array */
  1608. record = &soc->rx_err_ring_history->entry[idx];
  1609. record->timestamp = qdf_get_log_timestamp();
  1610. record->hbi.paddr = paddr;
  1611. record->hbi.sw_cookie = sw_cookie;
  1612. record->hbi.rbm = rbm;
  1613. }
  1614. #else
  1615. static inline void
  1616. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1617. uint32_t sw_cookie, uint8_t rbm)
  1618. {
  1619. }
  1620. #endif
  1621. #if defined(HANDLE_RX_REROUTE_ERR) || defined(REO_EXCEPTION_MSDU_WAR)
  1622. static int dp_rx_err_handle_msdu_buf(struct dp_soc *soc,
  1623. hal_ring_desc_t ring_desc)
  1624. {
  1625. int lmac_id = DP_INVALID_LMAC_ID;
  1626. struct dp_rx_desc *rx_desc;
  1627. struct hal_buf_info hbi;
  1628. struct dp_pdev *pdev;
  1629. struct rx_desc_pool *rx_desc_pool;
  1630. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1631. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, hbi.sw_cookie);
  1632. /* sanity */
  1633. if (!rx_desc) {
  1634. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_invalid_cookie, 1);
  1635. goto assert_return;
  1636. }
  1637. if (!rx_desc->nbuf)
  1638. goto assert_return;
  1639. dp_rx_err_ring_record_entry(soc, hbi.paddr,
  1640. hbi.sw_cookie,
  1641. hal_rx_ret_buf_manager_get(soc->hal_soc,
  1642. ring_desc));
  1643. if (hbi.paddr != qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0)) {
  1644. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1645. rx_desc->in_err_state = 1;
  1646. goto assert_return;
  1647. }
  1648. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1649. /* After this point the rx_desc and nbuf are valid */
  1650. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1651. qdf_assert_always(!rx_desc->unmapped);
  1652. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  1653. rx_desc->unmapped = 1;
  1654. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1655. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  1656. rx_desc->pool_id);
  1657. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  1658. lmac_id = rx_desc->pool_id;
  1659. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1660. &pdev->free_list_tail,
  1661. rx_desc);
  1662. return lmac_id;
  1663. assert_return:
  1664. qdf_assert(0);
  1665. return lmac_id;
  1666. }
  1667. #endif
  1668. #ifdef HANDLE_RX_REROUTE_ERR
  1669. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1670. {
  1671. int ret;
  1672. uint64_t cur_time_stamp;
  1673. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_rcved, 1);
  1674. /* Recover if overall error count exceeds threshold */
  1675. if (soc->stats.rx.err.reo_err_msdu_buf_rcved >
  1676. DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD) {
  1677. dp_err("pkt threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1678. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1679. soc->rx_route_err_start_pkt_ts);
  1680. qdf_trigger_self_recovery(NULL, QDF_RX_REG_PKT_ROUTE_ERR);
  1681. }
  1682. cur_time_stamp = qdf_get_log_timestamp_usecs();
  1683. if (!soc->rx_route_err_start_pkt_ts)
  1684. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1685. /* Recover if threshold number of packets received in threshold time */
  1686. if ((cur_time_stamp - soc->rx_route_err_start_pkt_ts) >
  1687. DP_RX_ERR_ROUTE_TIMEOUT_US) {
  1688. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1689. if (soc->rx_route_err_in_window >
  1690. DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT) {
  1691. qdf_trigger_self_recovery(NULL,
  1692. QDF_RX_REG_PKT_ROUTE_ERR);
  1693. dp_err("rate threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1694. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1695. soc->rx_route_err_start_pkt_ts);
  1696. } else {
  1697. soc->rx_route_err_in_window = 1;
  1698. }
  1699. } else {
  1700. soc->rx_route_err_in_window++;
  1701. }
  1702. ret = dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1703. return ret;
  1704. }
  1705. #else /* HANDLE_RX_REROUTE_ERR */
  1706. #ifdef REO_EXCEPTION_MSDU_WAR
  1707. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1708. {
  1709. return dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1710. }
  1711. #else /* REO_EXCEPTION_MSDU_WAR */
  1712. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1713. {
  1714. qdf_assert_always(0);
  1715. return DP_INVALID_LMAC_ID;
  1716. }
  1717. #endif /* REO_EXCEPTION_MSDU_WAR */
  1718. #endif /* HANDLE_RX_REROUTE_ERR */
  1719. #ifdef WLAN_MLO_MULTI_CHIP
  1720. /**
  1721. * dp_idle_link_bm_id_check() - war for HW issue
  1722. *
  1723. * @soc: DP SOC handle
  1724. * @rbm: idle link RBM value
  1725. * @ring_desc: reo error link descriptor
  1726. *
  1727. * This is a war for HW issue where link descriptor
  1728. * of partner soc received due to packets wrongly
  1729. * interpreted as fragments
  1730. *
  1731. * Return: true in case link desc is consumed
  1732. * false in other cases
  1733. */
  1734. static bool dp_idle_link_bm_id_check(struct dp_soc *soc, uint8_t rbm,
  1735. void *ring_desc)
  1736. {
  1737. struct dp_soc *replenish_soc = NULL;
  1738. /* return ok incase of link desc of same soc */
  1739. if (rbm == soc->idle_link_bm_id)
  1740. return false;
  1741. if (soc->arch_ops.dp_soc_get_by_idle_bm_id)
  1742. replenish_soc =
  1743. soc->arch_ops.dp_soc_get_by_idle_bm_id(soc, rbm);
  1744. qdf_assert_always(replenish_soc);
  1745. /*
  1746. * For WIN usecase we should only get fragment packets in
  1747. * this ring as for MLO case fragmentation is not supported
  1748. * we should not see links from other soc.
  1749. *
  1750. * Drop all packets from partner soc and replenish the descriptors
  1751. */
  1752. dp_handle_wbm_internal_error(replenish_soc, ring_desc,
  1753. HAL_WBM_RELEASE_RING_2_DESC_TYPE);
  1754. return true;
  1755. }
  1756. #else
  1757. static bool dp_idle_link_bm_id_check(struct dp_soc *soc, uint8_t rbm,
  1758. void *ring_desc)
  1759. {
  1760. return false;
  1761. }
  1762. #endif
  1763. static inline void
  1764. dp_rx_err_dup_frame(struct dp_soc *soc,
  1765. struct hal_rx_mpdu_desc_info *mpdu_desc_info)
  1766. {
  1767. struct dp_txrx_peer *txrx_peer = NULL;
  1768. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1769. uint16_t peer_id;
  1770. peer_id =
  1771. dp_rx_peer_metadata_peer_id_get(soc,
  1772. mpdu_desc_info->peer_meta_data);
  1773. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  1774. &txrx_ref_handle,
  1775. DP_MOD_ID_RX_ERR);
  1776. if (txrx_peer) {
  1777. DP_STATS_INC(txrx_peer->vdev, rx.duplicate_count, 1);
  1778. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  1779. }
  1780. }
  1781. uint32_t
  1782. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1783. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  1784. {
  1785. hal_ring_desc_t ring_desc;
  1786. hal_soc_handle_t hal_soc;
  1787. uint32_t count = 0;
  1788. uint32_t rx_bufs_used = 0;
  1789. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  1790. uint8_t mac_id = 0;
  1791. uint8_t buf_type;
  1792. uint8_t err_status;
  1793. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  1794. struct hal_buf_info hbi;
  1795. struct dp_pdev *dp_pdev;
  1796. struct dp_srng *dp_rxdma_srng;
  1797. struct rx_desc_pool *rx_desc_pool;
  1798. void *link_desc_va;
  1799. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  1800. uint16_t num_msdus;
  1801. struct dp_rx_desc *rx_desc = NULL;
  1802. QDF_STATUS status;
  1803. bool ret;
  1804. uint32_t error_code = 0;
  1805. bool sw_pn_check_needed;
  1806. int max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  1807. int i, rx_bufs_reaped_total;
  1808. uint16_t peer_id;
  1809. struct dp_txrx_peer *txrx_peer = NULL;
  1810. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1811. uint32_t num_pending, num_entries;
  1812. bool near_full;
  1813. /* Debug -- Remove later */
  1814. qdf_assert(soc && hal_ring_hdl);
  1815. hal_soc = soc->hal_soc;
  1816. /* Debug -- Remove later */
  1817. qdf_assert(hal_soc);
  1818. num_entries = hal_srng_get_num_entries(hal_soc, hal_ring_hdl);
  1819. more_data:
  1820. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1821. /* TODO */
  1822. /*
  1823. * Need API to convert from hal_ring pointer to
  1824. * Ring Type / Ring Id combo
  1825. */
  1826. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  1827. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  1828. hal_ring_hdl);
  1829. goto done;
  1830. }
  1831. while (qdf_likely(quota-- && (ring_desc =
  1832. hal_srng_dst_peek(hal_soc,
  1833. hal_ring_hdl)))) {
  1834. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  1835. err_status = hal_rx_err_status_get(hal_soc, ring_desc);
  1836. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  1837. if (err_status == HAL_REO_ERROR_DETECTED)
  1838. error_code = hal_rx_get_reo_error_code(hal_soc,
  1839. ring_desc);
  1840. qdf_mem_set(&mpdu_desc_info, sizeof(mpdu_desc_info), 0);
  1841. sw_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1842. err_status,
  1843. error_code);
  1844. if (!sw_pn_check_needed) {
  1845. /*
  1846. * MPDU desc info will be present in the REO desc
  1847. * only in the below scenarios
  1848. * 1) pn_in_dest_disabled: always
  1849. * 2) pn_in_dest enabled: All cases except 2k-jup
  1850. * and OOR errors
  1851. */
  1852. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc,
  1853. &mpdu_desc_info);
  1854. }
  1855. if (HAL_RX_REO_DESC_MSDU_COUNT_GET(ring_desc) == 0)
  1856. goto next_entry;
  1857. /*
  1858. * For REO error ring, only MSDU LINK DESC is expected.
  1859. * Handle HAL_RX_REO_MSDU_BUF_ADDR_TYPE exception case.
  1860. */
  1861. if (qdf_unlikely(buf_type != HAL_RX_REO_MSDU_LINK_DESC_TYPE)) {
  1862. int lmac_id;
  1863. lmac_id = dp_rx_err_exception(soc, ring_desc);
  1864. if (lmac_id >= 0)
  1865. rx_bufs_reaped[lmac_id] += 1;
  1866. goto next_entry;
  1867. }
  1868. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  1869. &hbi);
  1870. /*
  1871. * check for the magic number in the sw cookie
  1872. */
  1873. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  1874. soc->link_desc_id_start);
  1875. if (dp_idle_link_bm_id_check(soc, hbi.rbm, ring_desc)) {
  1876. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  1877. goto next_entry;
  1878. }
  1879. status = dp_rx_link_cookie_check(ring_desc);
  1880. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1881. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  1882. break;
  1883. }
  1884. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1885. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  1886. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1887. &num_msdus);
  1888. if (!num_msdus ||
  1889. !dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[0])) {
  1890. dp_rx_err_info_rl("Invalid MSDU info num_msdus %u cookie: 0x%x",
  1891. num_msdus, msdu_list.sw_cookie[0]);
  1892. dp_rx_link_desc_return(soc, ring_desc,
  1893. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1894. goto next_entry;
  1895. }
  1896. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  1897. msdu_list.sw_cookie[0],
  1898. msdu_list.rbm[0]);
  1899. // TODO - BE- Check if the RBM is to be checked for all chips
  1900. if (qdf_unlikely((msdu_list.rbm[0] !=
  1901. dp_rx_get_rx_bm_id(soc)) &&
  1902. (msdu_list.rbm[0] !=
  1903. soc->idle_link_bm_id) &&
  1904. (msdu_list.rbm[0] !=
  1905. dp_rx_get_defrag_bm_id(soc)))) {
  1906. /* TODO */
  1907. /* Call appropriate handler */
  1908. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1909. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  1910. dp_rx_err_err("%pK: Invalid RBM %d",
  1911. soc, msdu_list.rbm[0]);
  1912. }
  1913. /* Return link descriptor through WBM ring (SW2WBM)*/
  1914. dp_rx_link_desc_return(soc, ring_desc,
  1915. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  1916. goto next_entry;
  1917. }
  1918. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  1919. soc,
  1920. msdu_list.sw_cookie[0]);
  1921. qdf_assert_always(rx_desc);
  1922. mac_id = rx_desc->pool_id;
  1923. if (sw_pn_check_needed) {
  1924. goto process_reo_error_code;
  1925. }
  1926. if (mpdu_desc_info.bar_frame) {
  1927. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  1928. dp_rx_bar_frame_handle(soc, ring_desc, rx_desc,
  1929. &mpdu_desc_info, err_status,
  1930. error_code);
  1931. rx_bufs_reaped[mac_id] += 1;
  1932. goto next_entry;
  1933. }
  1934. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  1935. /*
  1936. * We only handle one msdu per link desc for fragmented
  1937. * case. We drop the msdus and release the link desc
  1938. * back if there are more than one msdu in link desc.
  1939. */
  1940. if (qdf_unlikely(num_msdus > 1)) {
  1941. count = dp_rx_msdus_drop(soc, ring_desc,
  1942. &mpdu_desc_info,
  1943. &mac_id, quota);
  1944. rx_bufs_reaped[mac_id] += count;
  1945. goto next_entry;
  1946. }
  1947. /*
  1948. * this is a unlikely scenario where the host is reaping
  1949. * a descriptor which it already reaped just a while ago
  1950. * but is yet to replenish it back to HW.
  1951. * In this case host will dump the last 128 descriptors
  1952. * including the software descriptor rx_desc and assert.
  1953. */
  1954. if (qdf_unlikely(!rx_desc->in_use)) {
  1955. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  1956. dp_info_rl("Reaping rx_desc not in use!");
  1957. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1958. ring_desc, rx_desc);
  1959. /* ignore duplicate RX desc and continue */
  1960. /* Pop out the descriptor */
  1961. goto next_entry;
  1962. }
  1963. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  1964. msdu_list.paddr[0]);
  1965. if (!ret) {
  1966. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1967. rx_desc->in_err_state = 1;
  1968. goto next_entry;
  1969. }
  1970. count = dp_rx_frag_handle(soc,
  1971. ring_desc, &mpdu_desc_info,
  1972. rx_desc, &mac_id, quota);
  1973. rx_bufs_reaped[mac_id] += count;
  1974. DP_STATS_INC(soc, rx.rx_frags, 1);
  1975. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1976. mpdu_desc_info.peer_meta_data);
  1977. txrx_peer =
  1978. dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  1979. &txrx_ref_handle,
  1980. DP_MOD_ID_RX_ERR);
  1981. if (txrx_peer) {
  1982. DP_STATS_INC(txrx_peer->vdev,
  1983. rx.fragment_count, 1);
  1984. dp_txrx_peer_unref_delete(txrx_ref_handle,
  1985. DP_MOD_ID_RX_ERR);
  1986. }
  1987. goto next_entry;
  1988. }
  1989. process_reo_error_code:
  1990. /*
  1991. * Expect REO errors to be handled after this point
  1992. */
  1993. qdf_assert_always(err_status == HAL_REO_ERROR_DETECTED);
  1994. dp_info_rl("Got pkt with REO ERROR: %d", error_code);
  1995. switch (error_code) {
  1996. case HAL_REO_ERR_PN_CHECK_FAILED:
  1997. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  1998. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  1999. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2000. if (dp_pdev)
  2001. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2002. count = dp_rx_pn_error_handle(soc,
  2003. ring_desc,
  2004. &mpdu_desc_info, &mac_id,
  2005. quota);
  2006. rx_bufs_reaped[mac_id] += count;
  2007. break;
  2008. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2009. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  2010. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2011. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2012. case HAL_REO_ERR_BAR_FRAME_OOR:
  2013. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2014. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2015. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2016. if (dp_pdev)
  2017. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2018. count = dp_rx_reo_err_entry_process(
  2019. soc,
  2020. ring_desc,
  2021. &mpdu_desc_info,
  2022. link_desc_va,
  2023. error_code);
  2024. rx_bufs_reaped[mac_id] += count;
  2025. break;
  2026. case HAL_REO_ERR_NON_BA_DUPLICATE:
  2027. dp_rx_err_dup_frame(soc, &mpdu_desc_info);
  2028. fallthrough;
  2029. case HAL_REO_ERR_QUEUE_DESC_INVALID:
  2030. case HAL_REO_ERR_AMPDU_IN_NON_BA:
  2031. case HAL_REO_ERR_BA_DUPLICATE:
  2032. case HAL_REO_ERR_BAR_FRAME_NO_BA_SESSION:
  2033. case HAL_REO_ERR_BAR_FRAME_SN_EQUALS_SSN:
  2034. case HAL_REO_ERR_QUEUE_DESC_BLOCKED_SET:
  2035. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2036. count = dp_rx_msdus_drop(soc, ring_desc,
  2037. &mpdu_desc_info,
  2038. &mac_id, quota);
  2039. rx_bufs_reaped[mac_id] += count;
  2040. break;
  2041. default:
  2042. /* Assert if unexpected error type */
  2043. qdf_assert_always(0);
  2044. }
  2045. next_entry:
  2046. dp_rx_link_cookie_invalidate(ring_desc);
  2047. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2048. rx_bufs_reaped_total = 0;
  2049. for (i = 0; i < MAX_PDEV_CNT; i++)
  2050. rx_bufs_reaped_total += rx_bufs_reaped[i];
  2051. if (dp_rx_reap_loop_pkt_limit_hit(soc, rx_bufs_reaped_total,
  2052. max_reap_limit))
  2053. break;
  2054. }
  2055. done:
  2056. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2057. if (soc->rx.flags.defrag_timeout_check) {
  2058. uint32_t now_ms =
  2059. qdf_system_ticks_to_msecs(qdf_system_ticks());
  2060. if (now_ms >= soc->rx.defrag.next_flush_ms)
  2061. dp_rx_defrag_waitlist_flush(soc);
  2062. }
  2063. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2064. if (rx_bufs_reaped[mac_id]) {
  2065. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2066. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2067. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2068. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2069. rx_desc_pool,
  2070. rx_bufs_reaped[mac_id],
  2071. &dp_pdev->free_list_head,
  2072. &dp_pdev->free_list_tail,
  2073. false);
  2074. rx_bufs_used += rx_bufs_reaped[mac_id];
  2075. }
  2076. rx_bufs_reaped[mac_id] = 0;
  2077. }
  2078. if (dp_rx_enable_eol_data_check(soc) && rx_bufs_used) {
  2079. if (quota) {
  2080. num_pending =
  2081. dp_rx_srng_get_num_pending(hal_soc,
  2082. hal_ring_hdl,
  2083. num_entries,
  2084. &near_full);
  2085. if (num_pending) {
  2086. DP_STATS_INC(soc, rx.err.hp_oos2, 1);
  2087. if (!hif_exec_should_yield(soc->hif_handle,
  2088. int_ctx->dp_intr_id))
  2089. goto more_data;
  2090. if (qdf_unlikely(near_full)) {
  2091. DP_STATS_INC(soc, rx.err.near_full, 1);
  2092. goto more_data;
  2093. }
  2094. }
  2095. }
  2096. }
  2097. return rx_bufs_used; /* Assume no scale factor for now */
  2098. }
  2099. #ifdef DROP_RXDMA_DECRYPT_ERR
  2100. /**
  2101. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  2102. *
  2103. * Return: true if rxdma decrypt err frames are handled and false otherwise
  2104. */
  2105. static inline bool dp_handle_rxdma_decrypt_err(void)
  2106. {
  2107. return false;
  2108. }
  2109. #else
  2110. static inline bool dp_handle_rxdma_decrypt_err(void)
  2111. {
  2112. return true;
  2113. }
  2114. #endif
  2115. void dp_rx_wbm_sg_list_last_msdu_war(struct dp_soc *soc)
  2116. {
  2117. if (soc->wbm_sg_last_msdu_war) {
  2118. uint32_t len;
  2119. qdf_nbuf_t temp = soc->wbm_sg_param.wbm_sg_nbuf_tail;
  2120. len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc,
  2121. qdf_nbuf_data(temp));
  2122. temp = soc->wbm_sg_param.wbm_sg_nbuf_head;
  2123. while (temp) {
  2124. QDF_NBUF_CB_RX_PKT_LEN(temp) = len;
  2125. temp = temp->next;
  2126. }
  2127. }
  2128. }
  2129. #ifdef RX_DESC_DEBUG_CHECK
  2130. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2131. hal_ring_handle_t hal_ring_hdl,
  2132. hal_ring_desc_t ring_desc,
  2133. struct dp_rx_desc *rx_desc)
  2134. {
  2135. struct hal_buf_info hbi;
  2136. hal_rx_wbm_rel_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2137. /* Sanity check for possible buffer paddr corruption */
  2138. if (dp_rx_desc_paddr_sanity_check(rx_desc, (&hbi)->paddr))
  2139. return QDF_STATUS_SUCCESS;
  2140. hal_srng_dump_ring_desc(soc->hal_soc, hal_ring_hdl, ring_desc);
  2141. return QDF_STATUS_E_FAILURE;
  2142. }
  2143. #else
  2144. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2145. hal_ring_handle_t hal_ring_hdl,
  2146. hal_ring_desc_t ring_desc,
  2147. struct dp_rx_desc *rx_desc)
  2148. {
  2149. return QDF_STATUS_SUCCESS;
  2150. }
  2151. #endif
  2152. bool
  2153. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  2154. {
  2155. /*
  2156. * Currently Null Queue and Unencrypted error handlers has support for
  2157. * SG. Other error handler do not deal with SG buffer.
  2158. */
  2159. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  2160. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  2161. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  2162. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  2163. return true;
  2164. return false;
  2165. }
  2166. #ifdef QCA_DP_NBUF_FAST_RECYCLE_CHECK
  2167. void dp_rx_err_tlv_invalidate(struct dp_soc *soc,
  2168. qdf_nbuf_t nbuf)
  2169. {
  2170. /*
  2171. * In case of fast recycle TX driver can avoid invalidate
  2172. * of buffer in case of SFE forward. We need to invalidate
  2173. * the TLV headers after writing to this location
  2174. */
  2175. qdf_nbuf_dma_inv_range_no_dsb((void *)nbuf->data,
  2176. (void *)(nbuf->data +
  2177. soc->rx_pkt_tlv_size +
  2178. L3_HEADER_PAD));
  2179. }
  2180. #else
  2181. void dp_rx_err_tlv_invalidate(struct dp_soc *soc,
  2182. qdf_nbuf_t nbuf)
  2183. {
  2184. }
  2185. #endif
  2186. #ifndef CONFIG_NBUF_AP_PLATFORM
  2187. static inline uint16_t
  2188. dp_rx_get_peer_id(struct dp_soc *soc,
  2189. uint8_t *rx_tlv_hdr,
  2190. qdf_nbuf_t nbuf)
  2191. {
  2192. uint32_t peer_mdata = 0;
  2193. peer_mdata = hal_rx_tlv_peer_meta_data_get(soc->hal_soc,
  2194. rx_tlv_hdr);
  2195. return dp_rx_peer_metadata_peer_id_get(soc, peer_mdata);
  2196. }
  2197. static inline void
  2198. dp_rx_get_wbm_err_info_from_nbuf(struct dp_soc *soc,
  2199. qdf_nbuf_t nbuf,
  2200. uint8_t *rx_tlv_hdr,
  2201. union hal_wbm_err_info_u *wbm_err)
  2202. {
  2203. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  2204. (uint8_t *)&wbm_err->info,
  2205. sizeof(union hal_wbm_err_info_u));
  2206. }
  2207. void
  2208. dp_rx_set_wbm_err_info_in_nbuf(struct dp_soc *soc,
  2209. qdf_nbuf_t nbuf,
  2210. union hal_wbm_err_info_u wbm_err)
  2211. {
  2212. hal_rx_priv_info_set_in_tlv(soc->hal_soc,
  2213. qdf_nbuf_data(nbuf),
  2214. (uint8_t *)&wbm_err.info,
  2215. sizeof(union hal_wbm_err_info_u));
  2216. }
  2217. #else
  2218. static inline uint16_t
  2219. dp_rx_get_peer_id(struct dp_soc *soc,
  2220. uint8_t *rx_tlv_hdr,
  2221. qdf_nbuf_t nbuf)
  2222. {
  2223. uint32_t peer_mdata = QDF_NBUF_CB_RX_MPDU_DESC_INFO_2(nbuf);
  2224. return dp_rx_peer_metadata_peer_id_get(soc, peer_mdata);
  2225. }
  2226. static inline void
  2227. dp_rx_get_wbm_err_info_from_nbuf(struct dp_soc *soc,
  2228. qdf_nbuf_t nbuf,
  2229. uint8_t *rx_tlv_hdr,
  2230. union hal_wbm_err_info_u *wbm_err)
  2231. {
  2232. wbm_err->info = QDF_NBUF_CB_RX_ERROR_CODE_INFO(nbuf);
  2233. }
  2234. void
  2235. dp_rx_set_wbm_err_info_in_nbuf(struct dp_soc *soc,
  2236. qdf_nbuf_t nbuf,
  2237. union hal_wbm_err_info_u wbm_err)
  2238. {
  2239. QDF_NBUF_CB_RX_ERROR_CODE_INFO(nbuf) = wbm_err.info;
  2240. }
  2241. #endif /* CONFIG_NBUF_AP_PLATFORM */
  2242. uint32_t
  2243. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2244. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2245. {
  2246. hal_soc_handle_t hal_soc;
  2247. uint32_t rx_bufs_used = 0;
  2248. struct dp_pdev *dp_pdev;
  2249. uint8_t *rx_tlv_hdr;
  2250. bool is_tkip_mic_err;
  2251. qdf_nbuf_t nbuf_head = NULL;
  2252. qdf_nbuf_t nbuf, next;
  2253. union hal_wbm_err_info_u wbm_err = { 0 };
  2254. uint8_t pool_id;
  2255. uint8_t tid = 0;
  2256. uint8_t link_id = 0;
  2257. /* Debug -- Remove later */
  2258. qdf_assert(soc && hal_ring_hdl);
  2259. hal_soc = soc->hal_soc;
  2260. /* Debug -- Remove later */
  2261. qdf_assert(hal_soc);
  2262. nbuf_head = soc->arch_ops.dp_rx_wbm_err_reap_desc(int_ctx, soc,
  2263. hal_ring_hdl,
  2264. quota,
  2265. &rx_bufs_used);
  2266. nbuf = nbuf_head;
  2267. while (nbuf) {
  2268. struct dp_txrx_peer *txrx_peer;
  2269. struct dp_peer *peer;
  2270. uint16_t peer_id;
  2271. uint8_t err_code;
  2272. uint8_t *tlv_hdr;
  2273. dp_txrx_ref_handle txrx_ref_handle = NULL;
  2274. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2275. /*
  2276. * retrieve the wbm desc info from nbuf CB/TLV, so we can
  2277. * handle error cases appropriately
  2278. */
  2279. dp_rx_get_wbm_err_info_from_nbuf(soc, nbuf,
  2280. rx_tlv_hdr,
  2281. &wbm_err);
  2282. peer_id = dp_rx_get_peer_id(soc,
  2283. rx_tlv_hdr,
  2284. nbuf);
  2285. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  2286. &txrx_ref_handle,
  2287. DP_MOD_ID_RX_ERR);
  2288. if (!txrx_peer)
  2289. dp_info_rl("peer is null peer_id %u err_src %u, "
  2290. "REO: push_rsn %u err_code %u, "
  2291. "RXDMA: push_rsn %u err_code %u",
  2292. peer_id, wbm_err.info_bit.wbm_err_src,
  2293. wbm_err.info_bit.reo_psh_rsn,
  2294. wbm_err.info_bit.reo_err_code,
  2295. wbm_err.info_bit.rxdma_psh_rsn,
  2296. wbm_err.info_bit.rxdma_err_code);
  2297. /* Set queue_mapping in nbuf to 0 */
  2298. dp_set_rx_queue(nbuf, 0);
  2299. next = nbuf->next;
  2300. /*
  2301. * Form the SG for msdu continued buffers
  2302. * QCN9000 has this support
  2303. */
  2304. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2305. nbuf = dp_rx_sg_create(soc, nbuf);
  2306. next = nbuf->next;
  2307. /*
  2308. * SG error handling is not done correctly,
  2309. * drop SG frames for now.
  2310. */
  2311. dp_rx_nbuf_free(nbuf);
  2312. dp_info_rl("scattered msdu dropped");
  2313. nbuf = next;
  2314. if (txrx_peer)
  2315. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2316. DP_MOD_ID_RX_ERR);
  2317. continue;
  2318. }
  2319. dp_rx_nbuf_set_link_id_from_tlv(soc, rx_tlv_hdr, nbuf);
  2320. pool_id = wbm_err.info_bit.pool_id;
  2321. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2322. if (dp_pdev && dp_pdev->link_peer_stats &&
  2323. txrx_peer && txrx_peer->is_mld_peer) {
  2324. link_id = dp_rx_get_stats_arr_idx_from_link_id(
  2325. nbuf,
  2326. txrx_peer);
  2327. } else {
  2328. link_id = 0;
  2329. }
  2330. if (wbm_err.info_bit.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  2331. if (wbm_err.info_bit.reo_psh_rsn
  2332. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  2333. DP_STATS_INC(soc,
  2334. rx.err.reo_error
  2335. [wbm_err.info_bit.reo_err_code], 1);
  2336. /* increment @pdev level */
  2337. if (dp_pdev)
  2338. DP_STATS_INC(dp_pdev, err.reo_error,
  2339. 1);
  2340. switch (wbm_err.info_bit.reo_err_code) {
  2341. /*
  2342. * Handling for packets which have NULL REO
  2343. * queue descriptor
  2344. */
  2345. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2346. pool_id = wbm_err.info_bit.pool_id;
  2347. soc->arch_ops.dp_rx_null_q_desc_handle(
  2348. soc, nbuf,
  2349. rx_tlv_hdr,
  2350. pool_id,
  2351. txrx_peer,
  2352. FALSE,
  2353. link_id);
  2354. break;
  2355. /* TODO */
  2356. /* Add per error code accounting */
  2357. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2358. if (txrx_peer)
  2359. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2360. rx.err.jump_2k_err,
  2361. 1,
  2362. link_id);
  2363. pool_id = wbm_err.info_bit.pool_id;
  2364. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2365. rx_tlv_hdr)) {
  2366. tid =
  2367. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2368. }
  2369. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2370. hal_rx_msdu_start_msdu_len_get(
  2371. soc->hal_soc, rx_tlv_hdr);
  2372. nbuf->next = NULL;
  2373. dp_2k_jump_handle(soc, nbuf,
  2374. rx_tlv_hdr,
  2375. peer_id, tid);
  2376. break;
  2377. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2378. if (txrx_peer)
  2379. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2380. rx.err.oor_err,
  2381. 1,
  2382. link_id);
  2383. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2384. rx_tlv_hdr)) {
  2385. tid =
  2386. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2387. }
  2388. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2389. hal_rx_msdu_start_msdu_len_get(
  2390. soc->hal_soc, rx_tlv_hdr);
  2391. nbuf->next = NULL;
  2392. dp_rx_oor_handle(soc, nbuf,
  2393. peer_id,
  2394. rx_tlv_hdr);
  2395. break;
  2396. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2397. case HAL_REO_ERR_BAR_FRAME_OOR:
  2398. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  2399. if (peer) {
  2400. dp_rx_err_handle_bar(soc, peer,
  2401. nbuf);
  2402. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2403. }
  2404. dp_rx_nbuf_free(nbuf);
  2405. break;
  2406. case HAL_REO_ERR_PN_CHECK_FAILED:
  2407. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2408. if (txrx_peer)
  2409. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2410. rx.err.pn_err,
  2411. 1,
  2412. link_id);
  2413. dp_rx_nbuf_free(nbuf);
  2414. break;
  2415. default:
  2416. dp_info_rl("Got pkt with REO ERROR: %d",
  2417. wbm_err.info_bit.
  2418. reo_err_code);
  2419. dp_rx_nbuf_free(nbuf);
  2420. }
  2421. } else if (wbm_err.info_bit.reo_psh_rsn
  2422. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2423. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2424. rx_tlv_hdr,
  2425. HAL_RX_WBM_ERR_SRC_REO,
  2426. link_id);
  2427. } else {
  2428. /* should not enter here */
  2429. dp_rx_err_alert("invalid reo push reason %u",
  2430. wbm_err.info_bit.reo_psh_rsn);
  2431. dp_rx_nbuf_free(nbuf);
  2432. dp_assert_always_internal(0);
  2433. }
  2434. } else if (wbm_err.info_bit.wbm_err_src ==
  2435. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2436. if (wbm_err.info_bit.rxdma_psh_rsn
  2437. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2438. DP_STATS_INC(soc,
  2439. rx.err.rxdma_error
  2440. [wbm_err.info_bit.rxdma_err_code], 1);
  2441. /* increment @pdev level */
  2442. if (dp_pdev)
  2443. DP_STATS_INC(dp_pdev,
  2444. err.rxdma_error, 1);
  2445. switch (wbm_err.info_bit.rxdma_err_code) {
  2446. case HAL_RXDMA_ERR_UNENCRYPTED:
  2447. case HAL_RXDMA_ERR_WIFI_PARSE:
  2448. if (txrx_peer)
  2449. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2450. rx.err.rxdma_wifi_parse_err,
  2451. 1,
  2452. link_id);
  2453. pool_id = wbm_err.info_bit.pool_id;
  2454. dp_rx_process_rxdma_err(soc, nbuf,
  2455. rx_tlv_hdr,
  2456. txrx_peer,
  2457. wbm_err.
  2458. info_bit.
  2459. rxdma_err_code,
  2460. pool_id,
  2461. link_id);
  2462. break;
  2463. case HAL_RXDMA_ERR_TKIP_MIC:
  2464. dp_rx_process_mic_error(soc, nbuf,
  2465. rx_tlv_hdr,
  2466. txrx_peer);
  2467. if (txrx_peer)
  2468. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2469. rx.err.mic_err,
  2470. 1,
  2471. link_id);
  2472. break;
  2473. case HAL_RXDMA_ERR_DECRYPT:
  2474. /* All the TKIP-MIC failures are treated as Decrypt Errors
  2475. * for QCN9224 Targets
  2476. */
  2477. is_tkip_mic_err = hal_rx_msdu_end_is_tkip_mic_err(hal_soc, rx_tlv_hdr);
  2478. if (is_tkip_mic_err && txrx_peer) {
  2479. dp_rx_process_mic_error(soc, nbuf,
  2480. rx_tlv_hdr,
  2481. txrx_peer);
  2482. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2483. rx.err.mic_err,
  2484. 1,
  2485. link_id);
  2486. break;
  2487. }
  2488. if (txrx_peer) {
  2489. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2490. rx.err.decrypt_err,
  2491. 1,
  2492. link_id);
  2493. dp_rx_nbuf_free(nbuf);
  2494. break;
  2495. }
  2496. if (!dp_handle_rxdma_decrypt_err()) {
  2497. dp_rx_nbuf_free(nbuf);
  2498. break;
  2499. }
  2500. pool_id = wbm_err.info_bit.pool_id;
  2501. err_code = wbm_err.info_bit.rxdma_err_code;
  2502. tlv_hdr = rx_tlv_hdr;
  2503. dp_rx_process_rxdma_err(soc, nbuf,
  2504. tlv_hdr, NULL,
  2505. err_code,
  2506. pool_id,
  2507. link_id);
  2508. break;
  2509. case HAL_RXDMA_MULTICAST_ECHO:
  2510. if (txrx_peer)
  2511. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2512. rx.mec_drop, 1,
  2513. qdf_nbuf_len(nbuf),
  2514. link_id);
  2515. dp_rx_nbuf_free(nbuf);
  2516. break;
  2517. case HAL_RXDMA_UNAUTHORIZED_WDS:
  2518. pool_id = wbm_err.info_bit.pool_id;
  2519. err_code = wbm_err.info_bit.rxdma_err_code;
  2520. tlv_hdr = rx_tlv_hdr;
  2521. dp_rx_process_rxdma_err(soc, nbuf,
  2522. tlv_hdr,
  2523. txrx_peer,
  2524. err_code,
  2525. pool_id,
  2526. link_id);
  2527. break;
  2528. default:
  2529. dp_rx_nbuf_free(nbuf);
  2530. dp_err_rl("RXDMA error %d",
  2531. wbm_err.info_bit.rxdma_err_code);
  2532. }
  2533. } else if (wbm_err.info_bit.rxdma_psh_rsn
  2534. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2535. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2536. rx_tlv_hdr,
  2537. HAL_RX_WBM_ERR_SRC_RXDMA,
  2538. link_id);
  2539. } else if (wbm_err.info_bit.rxdma_psh_rsn
  2540. == HAL_RX_WBM_RXDMA_PSH_RSN_FLUSH) {
  2541. dp_rx_err_err("rxdma push reason %u",
  2542. wbm_err.info_bit.rxdma_psh_rsn);
  2543. DP_STATS_INC(soc, rx.err.rx_flush_count, 1);
  2544. dp_rx_nbuf_free(nbuf);
  2545. } else {
  2546. /* should not enter here */
  2547. dp_rx_err_alert("invalid rxdma push reason %u",
  2548. wbm_err.info_bit.rxdma_psh_rsn);
  2549. dp_rx_nbuf_free(nbuf);
  2550. dp_assert_always_internal(0);
  2551. }
  2552. } else {
  2553. /* Should not come here */
  2554. qdf_assert(0);
  2555. }
  2556. if (txrx_peer)
  2557. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2558. DP_MOD_ID_RX_ERR);
  2559. nbuf = next;
  2560. }
  2561. return rx_bufs_used; /* Assume no scale factor for now */
  2562. }
  2563. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2564. /**
  2565. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2566. *
  2567. * @soc: core DP main context
  2568. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2569. * @rx_desc: void pointer to rx descriptor
  2570. *
  2571. * Return: void
  2572. */
  2573. static void dup_desc_dbg(struct dp_soc *soc,
  2574. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2575. void *rx_desc)
  2576. {
  2577. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2578. dp_rx_dump_info_and_assert(
  2579. soc,
  2580. soc->rx_rel_ring.hal_srng,
  2581. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2582. rx_desc);
  2583. }
  2584. /**
  2585. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2586. *
  2587. * @soc: core DP main context
  2588. * @mac_id: mac id which is one of 3 mac_ids
  2589. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2590. * @head: head of descs list to be freed
  2591. * @tail: tail of decs list to be freed
  2592. *
  2593. * Return: number of msdu in MPDU to be popped
  2594. */
  2595. static inline uint32_t
  2596. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2597. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2598. union dp_rx_desc_list_elem_t **head,
  2599. union dp_rx_desc_list_elem_t **tail)
  2600. {
  2601. void *rx_msdu_link_desc;
  2602. qdf_nbuf_t msdu;
  2603. qdf_nbuf_t last;
  2604. struct hal_rx_msdu_list msdu_list;
  2605. uint16_t num_msdus;
  2606. struct hal_buf_info buf_info;
  2607. uint32_t rx_bufs_used = 0;
  2608. uint32_t msdu_cnt;
  2609. uint32_t i;
  2610. uint8_t push_reason;
  2611. uint8_t rxdma_error_code = 0;
  2612. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2613. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2614. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2615. hal_rxdma_desc_t ring_desc;
  2616. struct rx_desc_pool *rx_desc_pool;
  2617. if (!pdev) {
  2618. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2619. soc, mac_id);
  2620. return rx_bufs_used;
  2621. }
  2622. msdu = 0;
  2623. last = NULL;
  2624. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2625. &buf_info, &msdu_cnt);
  2626. push_reason =
  2627. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2628. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2629. rxdma_error_code =
  2630. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2631. }
  2632. do {
  2633. rx_msdu_link_desc =
  2634. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2635. qdf_assert_always(rx_msdu_link_desc);
  2636. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2637. &msdu_list, &num_msdus);
  2638. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2639. /* if the msdus belongs to NSS offloaded radio &&
  2640. * the rbm is not SW1_BM then return the msdu_link
  2641. * descriptor without freeing the msdus (nbufs). let
  2642. * these buffers be given to NSS completion ring for
  2643. * NSS to free them.
  2644. * else iterate through the msdu link desc list and
  2645. * free each msdu in the list.
  2646. */
  2647. if (msdu_list.rbm[0] !=
  2648. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2649. wlan_cfg_get_dp_pdev_nss_enabled(
  2650. pdev->wlan_cfg_ctx))
  2651. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2652. else {
  2653. for (i = 0; i < num_msdus; i++) {
  2654. struct dp_rx_desc *rx_desc =
  2655. soc->arch_ops.
  2656. dp_rx_desc_cookie_2_va(
  2657. soc,
  2658. msdu_list.sw_cookie[i]);
  2659. qdf_assert_always(rx_desc);
  2660. msdu = rx_desc->nbuf;
  2661. /*
  2662. * this is a unlikely scenario
  2663. * where the host is reaping
  2664. * a descriptor which
  2665. * it already reaped just a while ago
  2666. * but is yet to replenish
  2667. * it back to HW.
  2668. * In this case host will dump
  2669. * the last 128 descriptors
  2670. * including the software descriptor
  2671. * rx_desc and assert.
  2672. */
  2673. ring_desc = rxdma_dst_ring_desc;
  2674. if (qdf_unlikely(!rx_desc->in_use)) {
  2675. dup_desc_dbg(soc,
  2676. ring_desc,
  2677. rx_desc);
  2678. continue;
  2679. }
  2680. if (rx_desc->unmapped == 0) {
  2681. rx_desc_pool =
  2682. &soc->rx_desc_buf[rx_desc->pool_id];
  2683. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2684. dp_rx_nbuf_unmap_pool(soc,
  2685. rx_desc_pool,
  2686. msdu);
  2687. rx_desc->unmapped = 1;
  2688. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2689. }
  2690. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2691. soc, msdu);
  2692. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2693. rx_desc->pool_id);
  2694. rx_bufs_used++;
  2695. dp_rx_add_to_free_desc_list(head,
  2696. tail, rx_desc);
  2697. }
  2698. }
  2699. } else {
  2700. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2701. }
  2702. /*
  2703. * Store the current link buffer into to the local structure
  2704. * to be used for release purpose.
  2705. */
  2706. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2707. buf_info.paddr, buf_info.sw_cookie,
  2708. buf_info.rbm);
  2709. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2710. &buf_info);
  2711. dp_rx_link_desc_return_by_addr(soc,
  2712. (hal_buff_addrinfo_t)
  2713. rx_link_buf_info,
  2714. bm_action);
  2715. } while (buf_info.paddr);
  2716. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2717. if (pdev)
  2718. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2719. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2720. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2721. }
  2722. return rx_bufs_used;
  2723. }
  2724. uint32_t
  2725. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2726. uint32_t mac_id, uint32_t quota)
  2727. {
  2728. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2729. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2730. hal_soc_handle_t hal_soc;
  2731. void *err_dst_srng;
  2732. union dp_rx_desc_list_elem_t *head = NULL;
  2733. union dp_rx_desc_list_elem_t *tail = NULL;
  2734. struct dp_srng *dp_rxdma_srng;
  2735. struct rx_desc_pool *rx_desc_pool;
  2736. uint32_t work_done = 0;
  2737. uint32_t rx_bufs_used = 0;
  2738. if (!pdev)
  2739. return 0;
  2740. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  2741. if (!err_dst_srng) {
  2742. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2743. soc, err_dst_srng);
  2744. return 0;
  2745. }
  2746. hal_soc = soc->hal_soc;
  2747. qdf_assert(hal_soc);
  2748. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  2749. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2750. soc, err_dst_srng);
  2751. return 0;
  2752. }
  2753. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  2754. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  2755. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  2756. rxdma_dst_ring_desc,
  2757. &head, &tail);
  2758. }
  2759. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  2760. if (rx_bufs_used) {
  2761. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2762. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2763. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2764. } else {
  2765. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  2766. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  2767. }
  2768. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2769. rx_desc_pool, rx_bufs_used, &head, &tail, false);
  2770. work_done += rx_bufs_used;
  2771. }
  2772. return work_done;
  2773. }
  2774. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2775. static inline void
  2776. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2777. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2778. union dp_rx_desc_list_elem_t **head,
  2779. union dp_rx_desc_list_elem_t **tail,
  2780. uint32_t *rx_bufs_used)
  2781. {
  2782. void *rx_msdu_link_desc;
  2783. qdf_nbuf_t msdu;
  2784. qdf_nbuf_t last;
  2785. struct hal_rx_msdu_list msdu_list;
  2786. uint16_t num_msdus;
  2787. struct hal_buf_info buf_info;
  2788. uint32_t msdu_cnt, i;
  2789. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2790. struct rx_desc_pool *rx_desc_pool;
  2791. struct dp_rx_desc *rx_desc;
  2792. msdu = 0;
  2793. last = NULL;
  2794. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2795. &buf_info, &msdu_cnt);
  2796. do {
  2797. rx_msdu_link_desc =
  2798. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2799. if (!rx_msdu_link_desc) {
  2800. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  2801. break;
  2802. }
  2803. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2804. &msdu_list, &num_msdus);
  2805. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2806. for (i = 0; i < num_msdus; i++) {
  2807. if (!dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[i])) {
  2808. dp_rx_err_info_rl("Invalid MSDU info cookie: 0x%x",
  2809. msdu_list.sw_cookie[i]);
  2810. continue;
  2811. }
  2812. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2813. soc,
  2814. msdu_list.sw_cookie[i]);
  2815. qdf_assert_always(rx_desc);
  2816. rx_desc_pool =
  2817. &soc->rx_desc_buf[rx_desc->pool_id];
  2818. msdu = rx_desc->nbuf;
  2819. /*
  2820. * this is a unlikely scenario where the host is reaping
  2821. * a descriptor which it already reaped just a while ago
  2822. * but is yet to replenish it back to HW.
  2823. */
  2824. if (qdf_unlikely(!rx_desc->in_use) ||
  2825. qdf_unlikely(!msdu)) {
  2826. dp_rx_err_info_rl("Reaping rx_desc not in use!");
  2827. continue;
  2828. }
  2829. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2830. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, msdu);
  2831. rx_desc->unmapped = 1;
  2832. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2833. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2834. rx_desc->pool_id);
  2835. rx_bufs_used[rx_desc->pool_id]++;
  2836. dp_rx_add_to_free_desc_list(head,
  2837. tail, rx_desc);
  2838. }
  2839. }
  2840. /*
  2841. * Store the current link buffer into to the local structure
  2842. * to be used for release purpose.
  2843. */
  2844. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2845. buf_info.paddr, buf_info.sw_cookie,
  2846. buf_info.rbm);
  2847. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2848. &buf_info);
  2849. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  2850. rx_link_buf_info,
  2851. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  2852. } while (buf_info.paddr);
  2853. }
  2854. void
  2855. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  2856. uint32_t buf_type)
  2857. {
  2858. struct hal_buf_info buf_info = {0};
  2859. struct dp_rx_desc *rx_desc = NULL;
  2860. struct rx_desc_pool *rx_desc_pool;
  2861. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = {0};
  2862. union dp_rx_desc_list_elem_t *head = NULL;
  2863. union dp_rx_desc_list_elem_t *tail = NULL;
  2864. uint8_t pool_id;
  2865. uint8_t mac_id;
  2866. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  2867. if (!buf_info.paddr) {
  2868. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  2869. return;
  2870. }
  2871. /* buffer_addr_info is the first element of ring_desc */
  2872. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  2873. &buf_info);
  2874. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  2875. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  2876. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2877. soc,
  2878. buf_info.sw_cookie);
  2879. if (rx_desc && rx_desc->nbuf) {
  2880. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2881. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2882. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool,
  2883. rx_desc->nbuf);
  2884. rx_desc->unmapped = 1;
  2885. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2886. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  2887. rx_desc->pool_id);
  2888. dp_rx_add_to_free_desc_list(&head,
  2889. &tail,
  2890. rx_desc);
  2891. rx_bufs_reaped[rx_desc->pool_id]++;
  2892. }
  2893. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  2894. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  2895. dp_wbm_int_err_mpdu_pop(soc, pool_id, hal_desc,
  2896. &head, &tail, rx_bufs_reaped);
  2897. }
  2898. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2899. struct rx_desc_pool *rx_desc_pool;
  2900. struct dp_srng *dp_rxdma_srng;
  2901. if (!rx_bufs_reaped[mac_id])
  2902. continue;
  2903. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  2904. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2905. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2906. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2907. rx_desc_pool,
  2908. rx_bufs_reaped[mac_id],
  2909. &head, &tail, false);
  2910. }
  2911. }
  2912. #endif /* QCA_HOST_MODE_WIFI_DISABLED */