cfg_dp.h 53 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821
  1. /*
  2. * Copyright (c) 2018-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. /**
  20. * DOC: This file contains definitions of Data Path configuration.
  21. */
  22. #ifndef _CFG_DP_H_
  23. #define _CFG_DP_H_
  24. #include "cfg_define.h"
  25. #include "wlan_init_cfg.h"
  26. #define WLAN_CFG_MAX_CLIENTS 64
  27. #define WLAN_CFG_MAX_CLIENTS_MIN 8
  28. #define WLAN_CFG_MAX_CLIENTS_MAX 64
  29. /* Change this to a lower value to enforce scattered idle list mode */
  30. #define WLAN_CFG_MAX_ALLOC_SIZE 0x200000
  31. #define WLAN_CFG_MAX_ALLOC_SIZE_MIN 0x80000
  32. #define WLAN_CFG_MAX_ALLOC_SIZE_MAX 0x200000
  33. #if defined(QCA_LL_TX_FLOW_CONTROL_V2) || \
  34. defined(QCA_LL_PDEV_TX_FLOW_CONTROL)
  35. #define WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET 10
  36. #define WLAN_CFG_TX_FLOW_STOP_QUEUE_TH 15
  37. #else
  38. #define WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET 0
  39. #define WLAN_CFG_TX_FLOW_STOP_QUEUE_TH 0
  40. #endif
  41. #define WLAN_CFG_PER_PDEV_TX_RING_MIN 0
  42. #define WLAN_CFG_PER_PDEV_TX_RING_MAX 1
  43. #ifdef IPA_OFFLOAD
  44. /* Size of TCL TX Ring */
  45. #if defined(TX_TO_NPEERS_INC_TX_DESCS)
  46. #define WLAN_CFG_TX_RING_SIZE 2048
  47. #else
  48. #define WLAN_CFG_TX_RING_SIZE 1024
  49. #endif
  50. #define WLAN_CFG_IPA_TX_RING_SIZE_MIN 1024
  51. #define WLAN_CFG_IPA_TX_RING_SIZE 1024
  52. #define WLAN_CFG_IPA_TX_RING_SIZE_MAX 8096
  53. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE_MIN 1024
  54. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE 1024
  55. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE_MAX 8096
  56. #ifdef IPA_WDI3_TX_TWO_PIPES
  57. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE_MIN 1024
  58. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE 1024
  59. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE_MAX 8096
  60. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MIN 1024
  61. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE 1024
  62. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MAX 8096
  63. #endif
  64. #define WLAN_CFG_PER_PDEV_TX_RING 0
  65. #define WLAN_CFG_IPA_UC_TX_BUF_SIZE 2048
  66. #define WLAN_CFG_IPA_UC_TX_PARTITION_BASE 3000
  67. #define WLAN_CFG_IPA_UC_RX_IND_RING_COUNT 1024
  68. #else
  69. #define WLAN_CFG_TX_RING_SIZE 512
  70. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  71. #define WLAN_CFG_PER_PDEV_TX_RING 1
  72. #else
  73. #define WLAN_CFG_PER_PDEV_TX_RING 0
  74. #endif
  75. #define WLAN_CFG_IPA_UC_TX_BUF_SIZE 0
  76. #define WLAN_CFG_IPA_UC_TX_PARTITION_BASE 0
  77. #define WLAN_CFG_IPA_UC_RX_IND_RING_COUNT 0
  78. #endif /* IPA_OFFLOAD */
  79. #define WLAN_CFG_TIME_CONTROL_BP 3000
  80. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  81. #define WLAN_CFG_PER_PDEV_RX_RING 0
  82. #define WLAN_CFG_PER_PDEV_LMAC_RING 0
  83. #define WLAN_LRO_ENABLE 0
  84. #ifdef QCA_WIFI_QCA6750
  85. #define WLAN_CFG_MAC_PER_TARGET 1
  86. #else
  87. #define WLAN_CFG_MAC_PER_TARGET 2
  88. #endif
  89. #if defined(TX_TO_NPEERS_INC_TX_DESCS)
  90. #define WLAN_CFG_TX_COMP_RING_SIZE 4096
  91. /* Tx Descriptor and Tx Extension Descriptor pool sizes */
  92. #define WLAN_CFG_NUM_TX_DESC 4096
  93. #define WLAN_CFG_NUM_TX_EXT_DESC 4096
  94. #else
  95. #define WLAN_CFG_TX_COMP_RING_SIZE 1024
  96. /* Tx Descriptor and Tx Extension Descriptor pool sizes */
  97. #define WLAN_CFG_NUM_TX_DESC 1024
  98. #define WLAN_CFG_NUM_TX_EXT_DESC 1024
  99. #endif
  100. /* Interrupt Mitigation - Batch threshold in terms of number of frames */
  101. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX 1
  102. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER 1
  103. /* Interrupt Mitigation - Timer threshold in us */
  104. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX 8
  105. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER 8
  106. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  107. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX \
  108. WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING
  109. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX \
  110. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING
  111. #else
  112. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX 1
  113. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX 8
  114. #endif
  115. #endif /* WLAN_MAX_PDEVS */
  116. #ifdef NBUF_MEMORY_DEBUG
  117. #define WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT 0xFFFF
  118. #else
  119. #define WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT 0x1FFFF
  120. #endif
  121. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD \
  122. WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT
  123. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD_MIN 0
  124. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD_MAX 0x200000
  125. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD \
  126. WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT
  127. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD_MIN 100
  128. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD_MAX 0x200000
  129. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING 256
  130. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING 512
  131. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING 0
  132. #define WLAN_CFG_PER_PDEV_RX_RING_MIN 0
  133. #define WLAN_CFG_PER_PDEV_RX_RING_MAX 0
  134. #define WLAN_CFG_PER_PDEV_LMAC_RING_MIN 0
  135. #define WLAN_CFG_PER_PDEV_LMAC_RING_MAX 1
  136. #define WLAN_CFG_TX_RING_SIZE_MIN 512
  137. #define WLAN_CFG_TX_RING_SIZE_MAX 0x80000
  138. #define WLAN_CFG_TIME_CONTROL_BP_MIN 3000
  139. #define WLAN_CFG_TIME_CONTROL_BP_MAX 1800000
  140. #define WLAN_CFG_TX_COMP_RING_SIZE_MIN 512
  141. #define WLAN_CFG_TX_COMP_RING_SIZE_MAX 0x80000
  142. #define WLAN_CFG_NUM_TX_DESC_MIN 16
  143. #define WLAN_CFG_NUM_TX_DESC_MAX 0x10000
  144. #define WLAN_CFG_NUM_TX_EXT_DESC_MIN 16
  145. #define WLAN_CFG_NUM_TX_EXT_DESC_MAX 0x80000
  146. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX_MIN 1
  147. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX_MAX 256
  148. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX_MIN 0
  149. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX_MAX 128
  150. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING_MIN 1
  151. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING_MAX 128
  152. #define WLAN_CFG_INT_BATCH_THRESHOLD_WBM_RELEASE_RING_MIN 1
  153. #define WLAN_CFG_INT_BATCH_THRESHOLD_WBM_RELEASE_RING_MAX 128
  154. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MIN 1
  155. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MAX 1
  156. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX_MIN 8
  157. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX_MAX 1000
  158. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX_MIN 8
  159. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX_MAX 500
  160. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MIN 8
  161. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MAX 1000
  162. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MIN 8
  163. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MAX 512
  164. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MIN 8
  165. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MAX 500
  166. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE 0x2000
  167. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE_MIN 0x2000
  168. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE_MAX 0xc000
  169. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  170. /* Per vdev pools */
  171. #define WLAN_CFG_NUM_TX_DESC_POOL 3
  172. #define WLAN_CFG_NUM_TXEXT_DESC_POOL 3
  173. #else /* QCA_LL_TX_FLOW_CONTROL_V2 */
  174. #ifdef TX_PER_PDEV_DESC_POOL
  175. #define WLAN_CFG_NUM_TX_DESC_POOL MAX_PDEV_CNT
  176. #define WLAN_CFG_NUM_TXEXT_DESC_POOL MAX_PDEV_CNT
  177. #else /* TX_PER_PDEV_DESC_POOL */
  178. #define WLAN_CFG_NUM_TX_DESC_POOL 3
  179. #define WLAN_CFG_NUM_TXEXT_DESC_POOL 3
  180. #endif /* TX_PER_PDEV_DESC_POOL */
  181. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  182. #define WLAN_CFG_NUM_TXEXT_DESC_POOL_MIN 1
  183. #define WLAN_CFG_NUM_TXEXT_DESC_POOL_MAX 4
  184. #define WLAN_CFG_HTT_PKT_TYPE 2
  185. #define WLAN_CFG_HTT_PKT_TYPE_MIN 2
  186. #define WLAN_CFG_HTT_PKT_TYPE_MAX 2
  187. #define WLAN_CFG_MAX_PEER_ID 64
  188. #define WLAN_CFG_MAX_PEER_ID_MIN 64
  189. #define WLAN_CFG_MAX_PEER_ID_MAX 64
  190. #define WLAN_CFG_RX_DEFRAG_TIMEOUT 100
  191. #define WLAN_CFG_RX_DEFRAG_TIMEOUT_MIN 100
  192. #define WLAN_CFG_RX_DEFRAG_TIMEOUT_MAX 100
  193. #define WLAN_CFG_NUM_TCL_DATA_RINGS 3
  194. #define WLAN_CFG_NUM_TCL_DATA_RINGS_MIN 1
  195. #define WLAN_CFG_NUM_TCL_DATA_RINGS_MAX MAX_TCL_DATA_RINGS
  196. #define WLAN_CFG_NUM_TX_COMP_RINGS WLAN_CFG_NUM_TCL_DATA_RINGS
  197. #define WLAN_CFG_NUM_TX_COMP_RINGS_MIN WLAN_CFG_NUM_TCL_DATA_RINGS_MIN
  198. #define WLAN_CFG_NUM_TX_COMP_RINGS_MAX WLAN_CFG_NUM_TCL_DATA_RINGS_MAX
  199. #if defined(CONFIG_BERYLLIUM)
  200. #define WLAN_CFG_NUM_REO_DEST_RING 8
  201. #else
  202. #define WLAN_CFG_NUM_REO_DEST_RING 4
  203. #endif
  204. #define WLAN_CFG_NUM_REO_DEST_RING_MIN 4
  205. #define WLAN_CFG_NUM_REO_DEST_RING_MAX MAX_REO_DEST_RINGS
  206. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS 2
  207. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MIN 1
  208. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MAX 3
  209. #define WLAN_CFG_NSS_NUM_REO_DEST_RING 2
  210. #define WLAN_CFG_NSS_NUM_REO_DEST_RING_MIN 1
  211. #define WLAN_CFG_NSS_NUM_REO_DEST_RING_MAX 3
  212. #define WLAN_CFG_WBM_RELEASE_RING_SIZE 1024
  213. #define WLAN_CFG_WBM_RELEASE_RING_SIZE_MIN 64
  214. #define WLAN_CFG_WBM_RELEASE_RING_SIZE_MAX 1024
  215. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE 512
  216. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MIN 32
  217. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MAX 512
  218. #define WLAN_CFG_TCL_STATUS_RING_SIZE 32
  219. #define WLAN_CFG_TCL_STATUS_RING_SIZE_MIN 32
  220. #define WLAN_CFG_TCL_STATUS_RING_SIZE_MAX 32
  221. #if defined(QCA_WIFI_QCA6290)
  222. #define WLAN_CFG_REO_DST_RING_SIZE 1024
  223. #else
  224. #define WLAN_CFG_REO_DST_RING_SIZE 2048
  225. #endif
  226. #define WLAN_CFG_REO_DST_RING_SIZE_MIN 8
  227. #define WLAN_CFG_REO_DST_RING_SIZE_MAX 8192
  228. #define WLAN_CFG_REO_REINJECT_RING_SIZE 128
  229. #define WLAN_CFG_REO_REINJECT_RING_SIZE_MIN 32
  230. #define WLAN_CFG_REO_REINJECT_RING_SIZE_MAX 128
  231. #define WLAN_CFG_RX_RELEASE_RING_SIZE 1024
  232. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MIN 8
  233. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  234. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  235. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MAX 1024
  236. #else
  237. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MAX 8192
  238. #endif
  239. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE 256
  240. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE_MIN 128
  241. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE_MAX 512
  242. #define WLAN_CFG_REO_CMD_RING_SIZE 128
  243. #define WLAN_CFG_REO_CMD_RING_SIZE_MIN 64
  244. #define WLAN_CFG_REO_CMD_RING_SIZE_MAX 128
  245. #define WLAN_CFG_REO_STATUS_RING_SIZE 256
  246. #define WLAN_CFG_REO_STATUS_RING_SIZE_MIN 128
  247. #define WLAN_CFG_REO_STATUS_RING_SIZE_MAX 2048
  248. #define WLAN_CFG_RXDMA_BUF_RING_SIZE 1024
  249. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN 1024
  250. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX 4096
  251. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE 4096
  252. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE_MIN 16
  253. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE_MAX 16384
  254. #define WLAN_CFG_TX_DESC_LIMIT_0 0
  255. #define WLAN_CFG_TX_DESC_LIMIT_0_MIN 4096
  256. #define WLAN_CFG_TX_DESC_LIMIT_0_MAX 32768
  257. #define WLAN_CFG_TX_DESC_LIMIT_1 0
  258. #define WLAN_CFG_TX_DESC_LIMIT_1_MIN 4096
  259. #define WLAN_CFG_TX_DESC_LIMIT_1_MAX 32768
  260. #define WLAN_CFG_TX_DESC_LIMIT_2 0
  261. #define WLAN_CFG_TX_DESC_LIMIT_2_MIN 4096
  262. #define WLAN_CFG_TX_DESC_LIMIT_2_MAX 32768
  263. #define WLAN_CFG_TX_DEVICE_LIMIT 65536
  264. #define WLAN_CFG_TX_DEVICE_LIMIT_MIN 16384
  265. #define WLAN_CFG_TX_DEVICE_LIMIT_MAX 65536
  266. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE 1024
  267. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE_MIN 128
  268. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE_MAX 1024
  269. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE 4096
  270. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MIN 16
  271. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MAX 8192
  272. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE 4096
  273. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MIN 16
  274. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MAX 8192
  275. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE 2048
  276. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MIN 48
  277. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MAX 8192
  278. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE 2048
  279. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MIN 48
  280. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MAX 8192
  281. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE 1024
  282. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MIN 16
  283. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MAX 8192
  284. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE 4096
  285. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MIN 4096
  286. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MAX 16384
  287. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE 1024
  288. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MIN 1024
  289. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MAX 8192
  290. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE 32
  291. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MIN 0
  292. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MAX 256
  293. /**
  294. * Allocate as many RX descriptors as buffers in the SW2RXDMA
  295. * ring. This value may need to be tuned later.
  296. */
  297. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  298. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 1
  299. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  300. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 1
  301. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 4096
  302. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 1024
  303. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 16384
  304. /**
  305. * For low memory AP cases using 1 will reduce the rx descriptors memory req
  306. */
  307. #elif defined(QCA_LOWMEM_CONFIG) || defined(QCA_512M_CONFIG)
  308. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 1
  309. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  310. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 3
  311. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 4096
  312. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 1024
  313. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 16384
  314. /**
  315. * AP use cases need to allocate more RX Descriptors than the number of
  316. * entries avaialable in the SW2RXDMA buffer replenish ring. This is to account
  317. * for frames sitting in REO queues, HW-HW DMA rings etc. Hence using a
  318. * multiplication factor of 3, to allocate three times as many RX descriptors
  319. * as RX buffers.
  320. */
  321. #else
  322. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 3
  323. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  324. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 3
  325. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 12288
  326. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 4096
  327. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 16384
  328. #endif
  329. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE 16384
  330. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MIN 1
  331. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MAX 16384
  332. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_DEFAULT 128
  333. #define WLAN_CFG_PKTLOG_BUFFER_SIZE 10
  334. #define WLAN_CFG_PKTLOG_MIN_BUFFER_SIZE 1
  335. #define WLAN_CFG_PKTLOG_MAX_BUFFER_SIZE 10
  336. #ifdef IPA_OFFLOAD
  337. #define WLAN_CFG_NUM_REO_RINGS_MAP 0x7
  338. #else
  339. #define WLAN_CFG_NUM_REO_RINGS_MAP 0xF
  340. #endif
  341. #define WLAN_CFG_NUM_REO_RINGS_MAP_MIN 0x1
  342. #if defined(CONFIG_BERYLLIUM)
  343. #define WLAN_CFG_NUM_REO_RINGS_MAP_MAX 0xFF
  344. #else
  345. #define WLAN_CFG_NUM_REO_RINGS_MAP_MAX 0xF
  346. #endif
  347. #define WLAN_CFG_RADIO_0_DEFAULT_REO 0x1
  348. #define WLAN_CFG_RADIO_1_DEFAULT_REO 0x2
  349. #define WLAN_CFG_RADIO_2_DEFAULT_REO 0x3
  350. #define WLAN_CFG_RADIO_DEFAULT_REO_MIN 0x1
  351. #define WLAN_CFG_RADIO_DEFAULT_REO_MAX 0x4
  352. #define WLAN_CFG_REO2PPE_RING_SIZE 1024
  353. #define WLAN_CFG_REO2PPE_RING_SIZE_MIN 64
  354. #define WLAN_CFG_REO2PPE_RING_SIZE_MAX 1024
  355. #define WLAN_CFG_PPE2TCL_RING_SIZE 1024
  356. #define WLAN_CFG_PPE2TCL_RING_SIZE_MIN 64
  357. #define WLAN_CFG_PPE2TCL_RING_SIZE_MAX 1024
  358. #define WLAN_CFG_PPE_RELEASE_RING_SIZE 1024
  359. #define WLAN_CFG_PPE_RELEASE_RING_SIZE_MIN 64
  360. #define WLAN_CFG_PPE_RELEASE_RING_SIZE_MAX 1024
  361. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  362. #define WLAN_CFG_MLO_RX_RING_MAP 0x7
  363. #define WLAN_CFG_MLO_RX_RING_MAP_MIN 0x0
  364. #define WLAN_CFG_MLO_RX_RING_MAP_MAX 0xFF
  365. #endif
  366. #define WLAN_CFG_TX_CAPT_MAX_MEM_MIN 0
  367. #define WLAN_CFG_TX_CAPT_MAX_MEM_MAX 512
  368. #define WLAN_CFG_TX_CAPT_MAX_MEM_DEFAULT 0
  369. #define CFG_DP_MPDU_RETRY_THRESHOLD_MIN 0
  370. #define CFG_DP_MPDU_RETRY_THRESHOLD_MAX 255
  371. #define CFG_DP_MPDU_RETRY_THRESHOLD 0
  372. #define WLAN_CFG_DP_NAPI_SCALE_FACTOR 0
  373. #define WLAN_CFG_DP_NAPI_SCALE_FACTOR_MIN 0
  374. #define WLAN_CFG_DP_NAPI_SCALE_FACTOR_MAX 4
  375. /*
  376. * <ini>
  377. * "dp_tx_capt_max_mem_mb"- maximum memory used by Tx capture
  378. * @Min: 0
  379. * @Max: 512 MB
  380. * @Default: 0 (disabled)
  381. *
  382. * This ini entry is used to set a max limit beyond which frames
  383. * are dropped by Tx capture. User needs to set a non-zero value
  384. * to enable it.
  385. *
  386. * Usage: External
  387. *
  388. * </ini>
  389. */
  390. #define CFG_DP_TX_CAPT_MAX_MEM_MB \
  391. CFG_INI_UINT("dp_tx_capt_max_mem_mb", \
  392. WLAN_CFG_TX_CAPT_MAX_MEM_MIN, \
  393. WLAN_CFG_TX_CAPT_MAX_MEM_MAX, \
  394. WLAN_CFG_TX_CAPT_MAX_MEM_DEFAULT, \
  395. CFG_VALUE_OR_DEFAULT, "Max Memory (in MB) used by Tx Capture")
  396. /* DP INI Declarations */
  397. #define CFG_DP_HTT_PACKET_TYPE \
  398. CFG_INI_UINT("dp_htt_packet_type", \
  399. WLAN_CFG_HTT_PKT_TYPE_MIN, \
  400. WLAN_CFG_HTT_PKT_TYPE_MAX, \
  401. WLAN_CFG_HTT_PKT_TYPE, \
  402. CFG_VALUE_OR_DEFAULT, "DP HTT packet type")
  403. #define CFG_DP_INT_BATCH_THRESHOLD_OTHER \
  404. CFG_INI_UINT("dp_int_batch_threshold_other", \
  405. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MIN, \
  406. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MAX, \
  407. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER, \
  408. CFG_VALUE_OR_DEFAULT, "DP INT batch threshold Other")
  409. #define CFG_DP_INT_BATCH_THRESHOLD_RX \
  410. CFG_INI_UINT("dp_int_batch_threshold_rx", \
  411. WLAN_CFG_INT_BATCH_THRESHOLD_RX_MIN, \
  412. WLAN_CFG_INT_BATCH_THRESHOLD_RX_MAX, \
  413. WLAN_CFG_INT_BATCH_THRESHOLD_RX, \
  414. CFG_VALUE_OR_DEFAULT, "DP INT batch threshold Rx")
  415. #define CFG_DP_INT_BATCH_THRESHOLD_TX \
  416. CFG_INI_UINT("dp_int_batch_threshold_tx", \
  417. WLAN_CFG_INT_BATCH_THRESHOLD_TX_MIN, \
  418. WLAN_CFG_INT_BATCH_THRESHOLD_TX_MAX, \
  419. WLAN_CFG_INT_BATCH_THRESHOLD_TX, \
  420. CFG_VALUE_OR_DEFAULT, "DP INT threshold Tx")
  421. #define CFG_DP_INT_TIMER_THRESHOLD_OTHER \
  422. CFG_INI_UINT("dp_int_timer_threshold_other", \
  423. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MIN, \
  424. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MAX, \
  425. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER, \
  426. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Other")
  427. #define CFG_DP_INT_TIMER_THRESHOLD_RX \
  428. CFG_INI_UINT("dp_int_timer_threshold_rx", \
  429. WLAN_CFG_INT_TIMER_THRESHOLD_RX_MIN, \
  430. WLAN_CFG_INT_TIMER_THRESHOLD_RX_MAX, \
  431. WLAN_CFG_INT_TIMER_THRESHOLD_RX, \
  432. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Rx")
  433. #define CFG_DP_INT_TIMER_THRESHOLD_REO_RING \
  434. CFG_INI_UINT("dp_int_timer_threshold_reo_ring", \
  435. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MIN, \
  436. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MAX, \
  437. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING, \
  438. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Reo ring")
  439. #define CFG_DP_INT_TIMER_THRESHOLD_WBM_RELEASE_RING \
  440. CFG_INI_UINT("dp_int_timer_threshold_wbm_release_ring", \
  441. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MIN, \
  442. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MAX, \
  443. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING, \
  444. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold wbm release ring")
  445. #define CFG_DP_INT_TIMER_THRESHOLD_TX \
  446. CFG_INI_UINT("dp_int_timer_threshold_tx", \
  447. WLAN_CFG_INT_TIMER_THRESHOLD_TX_MIN, \
  448. WLAN_CFG_INT_TIMER_THRESHOLD_TX_MAX, \
  449. WLAN_CFG_INT_TIMER_THRESHOLD_TX, \
  450. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Tx")
  451. #define CFG_DP_MAX_ALLOC_SIZE \
  452. CFG_INI_UINT("dp_max_alloc_size", \
  453. WLAN_CFG_MAX_ALLOC_SIZE_MIN, \
  454. WLAN_CFG_MAX_ALLOC_SIZE_MAX, \
  455. WLAN_CFG_MAX_ALLOC_SIZE, \
  456. CFG_VALUE_OR_DEFAULT, "DP Max Alloc Size")
  457. #define CFG_DP_MAX_CLIENTS \
  458. CFG_INI_UINT("dp_max_clients", \
  459. WLAN_CFG_MAX_CLIENTS_MIN, \
  460. WLAN_CFG_MAX_CLIENTS_MAX, \
  461. WLAN_CFG_MAX_CLIENTS, \
  462. CFG_VALUE_OR_DEFAULT, "DP Max Clients")
  463. #define CFG_DP_MAX_PEER_ID \
  464. CFG_INI_UINT("dp_max_peer_id", \
  465. WLAN_CFG_MAX_PEER_ID_MIN, \
  466. WLAN_CFG_MAX_PEER_ID_MAX, \
  467. WLAN_CFG_MAX_PEER_ID, \
  468. CFG_VALUE_OR_DEFAULT, "DP Max Peer ID")
  469. #define CFG_DP_REO_DEST_RINGS \
  470. CFG_INI_UINT("dp_reo_dest_rings", \
  471. WLAN_CFG_NUM_REO_DEST_RING_MIN, \
  472. WLAN_CFG_NUM_REO_DEST_RING_MAX, \
  473. WLAN_CFG_NUM_REO_DEST_RING, \
  474. CFG_VALUE_OR_DEFAULT, "DP REO Destination Rings")
  475. #define CFG_DP_TX_COMP_RINGS \
  476. CFG_INI_UINT("dp_tx_comp_rings", \
  477. WLAN_CFG_NUM_TX_COMP_RINGS_MIN, \
  478. WLAN_CFG_NUM_TX_COMP_RINGS_MAX, \
  479. WLAN_CFG_NUM_TX_COMP_RINGS, \
  480. CFG_VALUE_OR_DEFAULT, "DP Tx Comp Rings")
  481. #define CFG_DP_TCL_DATA_RINGS \
  482. CFG_INI_UINT("dp_tcl_data_rings", \
  483. WLAN_CFG_NUM_TCL_DATA_RINGS_MIN, \
  484. WLAN_CFG_NUM_TCL_DATA_RINGS_MAX, \
  485. WLAN_CFG_NUM_TCL_DATA_RINGS, \
  486. CFG_VALUE_OR_DEFAULT, "DP TCL Data Rings")
  487. #define CFG_DP_NSS_REO_DEST_RINGS \
  488. CFG_INI_UINT("dp_nss_reo_dest_rings", \
  489. WLAN_CFG_NSS_NUM_REO_DEST_RING_MIN, \
  490. WLAN_CFG_NSS_NUM_REO_DEST_RING_MAX, \
  491. WLAN_CFG_NSS_NUM_REO_DEST_RING, \
  492. CFG_VALUE_OR_DEFAULT, "DP NSS REO Destination Rings")
  493. #define CFG_DP_NSS_TCL_DATA_RINGS \
  494. CFG_INI_UINT("dp_nss_tcl_data_rings", \
  495. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MIN, \
  496. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MAX, \
  497. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS, \
  498. CFG_VALUE_OR_DEFAULT, "DP NSS TCL Data Rings")
  499. #define CFG_DP_TX_DESC \
  500. CFG_INI_UINT("dp_tx_desc", \
  501. WLAN_CFG_NUM_TX_DESC_MIN, \
  502. WLAN_CFG_NUM_TX_DESC_MAX, \
  503. WLAN_CFG_NUM_TX_DESC, \
  504. CFG_VALUE_OR_DEFAULT, "DP Tx Descriptors")
  505. #define CFG_DP_TX_EXT_DESC \
  506. CFG_INI_UINT("dp_tx_ext_desc", \
  507. WLAN_CFG_NUM_TX_EXT_DESC_MIN, \
  508. WLAN_CFG_NUM_TX_EXT_DESC_MAX, \
  509. WLAN_CFG_NUM_TX_EXT_DESC, \
  510. CFG_VALUE_OR_DEFAULT, "DP Tx Ext Descriptors")
  511. #define CFG_DP_TX_EXT_DESC_POOLS \
  512. CFG_INI_UINT("dp_tx_ext_desc_pool", \
  513. WLAN_CFG_NUM_TXEXT_DESC_POOL_MIN, \
  514. WLAN_CFG_NUM_TXEXT_DESC_POOL_MAX, \
  515. WLAN_CFG_NUM_TXEXT_DESC_POOL, \
  516. CFG_VALUE_OR_DEFAULT, "DP Tx Ext Descriptors Pool")
  517. #define CFG_DP_PDEV_RX_RING \
  518. CFG_INI_UINT("dp_pdev_rx_ring", \
  519. WLAN_CFG_PER_PDEV_RX_RING_MIN, \
  520. WLAN_CFG_PER_PDEV_RX_RING_MAX, \
  521. WLAN_CFG_PER_PDEV_RX_RING, \
  522. CFG_VALUE_OR_DEFAULT, "DP PDEV Rx Ring")
  523. #define CFG_DP_PDEV_TX_RING \
  524. CFG_INI_UINT("dp_pdev_tx_ring", \
  525. WLAN_CFG_PER_PDEV_TX_RING_MIN, \
  526. WLAN_CFG_PER_PDEV_TX_RING_MAX, \
  527. WLAN_CFG_PER_PDEV_TX_RING, \
  528. CFG_VALUE_OR_DEFAULT, \
  529. "DP PDEV Tx Ring")
  530. #define CFG_DP_RX_DEFRAG_TIMEOUT \
  531. CFG_INI_UINT("dp_rx_defrag_timeout", \
  532. WLAN_CFG_RX_DEFRAG_TIMEOUT_MIN, \
  533. WLAN_CFG_RX_DEFRAG_TIMEOUT_MAX, \
  534. WLAN_CFG_RX_DEFRAG_TIMEOUT, \
  535. CFG_VALUE_OR_DEFAULT, "DP Rx Defrag Timeout")
  536. #define CFG_DP_TX_COMPL_RING_SIZE \
  537. CFG_INI_UINT("dp_tx_compl_ring_size", \
  538. WLAN_CFG_TX_COMP_RING_SIZE_MIN, \
  539. WLAN_CFG_TX_COMP_RING_SIZE_MAX, \
  540. WLAN_CFG_TX_COMP_RING_SIZE, \
  541. CFG_VALUE_OR_DEFAULT, "DP Tx Completion Ring Size")
  542. #define CFG_DP_TX_RING_SIZE \
  543. CFG_INI_UINT("dp_tx_ring_size", \
  544. WLAN_CFG_TX_RING_SIZE_MIN,\
  545. WLAN_CFG_TX_RING_SIZE_MAX,\
  546. WLAN_CFG_TX_RING_SIZE,\
  547. CFG_VALUE_OR_DEFAULT, "DP Tx Ring Size")
  548. #define CFG_DP_NSS_COMP_RING_SIZE \
  549. CFG_INI_UINT("dp_nss_comp_ring_size", \
  550. WLAN_CFG_NSS_TX_COMP_RING_SIZE_MIN, \
  551. WLAN_CFG_NSS_TX_COMP_RING_SIZE_MAX, \
  552. WLAN_CFG_NSS_TX_COMP_RING_SIZE, \
  553. CFG_VALUE_OR_DEFAULT, "DP NSS completion Ring Size")
  554. #define CFG_DP_PDEV_LMAC_RING \
  555. CFG_INI_UINT("dp_pdev_lmac_ring", \
  556. WLAN_CFG_PER_PDEV_LMAC_RING_MIN, \
  557. WLAN_CFG_PER_PDEV_LMAC_RING_MAX, \
  558. WLAN_CFG_PER_PDEV_LMAC_RING, \
  559. CFG_VALUE_OR_DEFAULT, "DP pdev LMAC ring")
  560. #define CFG_DP_TIME_CONTROL_BP \
  561. CFG_INI_UINT("dp_time_control_bp", \
  562. WLAN_CFG_TIME_CONTROL_BP_MIN,\
  563. WLAN_CFG_TIME_CONTROL_BP_MAX,\
  564. WLAN_CFG_TIME_CONTROL_BP,\
  565. CFG_VALUE_OR_DEFAULT, "DP time control back pressure")
  566. /*
  567. * <ini>
  568. * dp_rx_pending_hl_threshold - High threshold of frame number to start
  569. * frame dropping scheme
  570. * @Min: 0
  571. * @Max: 524288
  572. * @Default: 393216
  573. *
  574. * This ini entry is used to set a high limit threshold to start frame
  575. * dropping scheme
  576. *
  577. * Usage: External
  578. *
  579. * </ini>
  580. */
  581. #define CFG_DP_RX_PENDING_HL_THRESHOLD \
  582. CFG_INI_UINT("dp_rx_pending_hl_threshold", \
  583. WLAN_CFG_RX_PENDING_HL_THRESHOLD_MIN, \
  584. WLAN_CFG_RX_PENDING_HL_THRESHOLD_MAX, \
  585. WLAN_CFG_RX_PENDING_HL_THRESHOLD, \
  586. CFG_VALUE_OR_DEFAULT, "DP rx pending hl threshold")
  587. /*
  588. * <ini>
  589. * dp_rx_pending_lo_threshold - Low threshold of frame number to stop
  590. * frame dropping scheme
  591. * @Min: 100
  592. * @Max: 524288
  593. * @Default: 393216
  594. *
  595. * This ini entry is used to set a low limit threshold to stop frame
  596. * dropping scheme
  597. *
  598. * Usage: External
  599. *
  600. * </ini>
  601. */
  602. #define CFG_DP_RX_PENDING_LO_THRESHOLD \
  603. CFG_INI_UINT("dp_rx_pending_lo_threshold", \
  604. WLAN_CFG_RX_PENDING_LO_THRESHOLD_MIN, \
  605. WLAN_CFG_RX_PENDING_LO_THRESHOLD_MAX, \
  606. WLAN_CFG_RX_PENDING_LO_THRESHOLD, \
  607. CFG_VALUE_OR_DEFAULT, "DP rx pending lo threshold")
  608. #define CFG_DP_BASE_HW_MAC_ID \
  609. CFG_INI_UINT("dp_base_hw_macid", \
  610. 0, 1, 1, \
  611. CFG_VALUE_OR_DEFAULT, "DP Base HW Mac ID")
  612. #define CFG_DP_RX_HASH \
  613. CFG_INI_BOOL("dp_rx_hash", true, \
  614. "DP Rx Hash")
  615. #define CFG_DP_TSO \
  616. CFG_INI_BOOL("TSOEnable", false, \
  617. "DP TSO Enabled")
  618. #define CFG_DP_LRO \
  619. CFG_INI_BOOL("LROEnable", WLAN_LRO_ENABLE, \
  620. "DP LRO Enable")
  621. #ifdef WLAN_USE_CONFIG_PARAMS
  622. /*
  623. * <ini>
  624. * dp_tx_desc_use_512p - Use 512M tx descriptor size
  625. * @Min: 0
  626. * @Max: 1
  627. * @Default: 0
  628. *
  629. * This ini entry is used as flag to use 512M tx descriptor size or not
  630. *
  631. * Usage: Internal
  632. *
  633. * </ini>
  634. */
  635. #define CFG_DP_TX_DESC_512P \
  636. CFG_INI_BOOL("dp_tx_desc_use_512p", false, \
  637. "DP TX DESC PINE SPECIFIC")
  638. /*
  639. * <ini>
  640. * dp_nss_3radio_ring - Use 3 Radio NSS comp ring size
  641. * @Min: 0
  642. * @Max: 1
  643. * @Default: 0
  644. *
  645. * This ini entry is used as flag to use 3 Radio NSS com ring size or not
  646. *
  647. * Usage: Internal
  648. *
  649. * </ini>
  650. */
  651. #define CFG_DP_NSS_3RADIO_RING \
  652. CFG_INI_BOOL("dp_nss_3radio_ring", false, \
  653. "DP NSS 3 RADIO RING SIZE")
  654. /*
  655. * <ini>
  656. * dp_mon_ring_per_512M - Update monitor status ring as 512M profile
  657. * @Min: 0
  658. * @Max: 1
  659. * @Default: 0
  660. *
  661. * This ini entry is used as flag to update monitor status ring as 512M profile
  662. *
  663. * Usage: Internal
  664. *
  665. * </ini>
  666. */
  667. #define CFG_DP_MON_STATUS_512M \
  668. CFG_INI_BOOL("dp_mon_ring_per_512M", false, \
  669. "DP MON STATUS RING SIZE PER 512M PROFILE")
  670. /*
  671. * <ini>
  672. * dp_mon_2chain_ring - Reduce monitor rings size as for 2 Chains case
  673. * @Min: 0
  674. * @Max: 1
  675. * @Default: 0
  676. *
  677. * This ini entry is used as flag to reduce monitor rings size as those used
  678. * in case of 2 Tx/RxChains
  679. *
  680. * Usage: Internal
  681. *
  682. * </ini>
  683. */
  684. #define CFG_DP_MON_2CHAIN_RING \
  685. CFG_INI_BOOL("dp_mon_2chain_ring", false, \
  686. "DP MON UPDATE RINGS FOR 2CHAIN")
  687. /*
  688. * <ini>
  689. * dp_mon_4chain_ring - Update monitor rings size for 4 Chains case
  690. * @Min: 0
  691. * @Max: 1
  692. * @Default: 0
  693. *
  694. * This ini entry is used as flag to reduce monitor rings size as those used
  695. * in case of 4 Tx/RxChains
  696. *
  697. * Usage: Internal
  698. *
  699. * </ini>
  700. */
  701. #define CFG_DP_MON_4CHAIN_RING \
  702. CFG_INI_BOOL("dp_mon_4chain_ring", false, \
  703. "DP MON UPDATE RINGS FOR 4CHAIN")
  704. /*
  705. * <ini>
  706. * dp_4radip_rdp_reo - Update RDP REO map based on 4 radio config
  707. * @Min: 0
  708. * @Max: 1
  709. * @Default: 0
  710. *
  711. * This ini entry is used as flag to update RDP reo map based on 4 Radio config
  712. *
  713. * Usage: Internal
  714. *
  715. * </ini>
  716. */
  717. #define CFG_DP_4RADIO_RDP_REO \
  718. CFG_INI_BOOL("dp_nss_4radio_rdp_reo", \
  719. false, "Update REO destination mapping for 4radio")
  720. #define CFG_DP_INI_SECTION_PARAMS \
  721. CFG(CFG_DP_NSS_3RADIO_RING) \
  722. CFG(CFG_DP_TX_DESC_512P) \
  723. CFG(CFG_DP_MON_STATUS_512M) \
  724. CFG(CFG_DP_MON_2CHAIN_RING) \
  725. CFG(CFG_DP_MON_4CHAIN_RING) \
  726. CFG(CFG_DP_4RADIO_RDP_REO)
  727. #else
  728. #define CFG_DP_INI_SECTION_PARAMS
  729. #endif
  730. /*
  731. * <ini>
  732. * CFG_DP_SG - Enable the SG feature standalonely
  733. * @Min: 0
  734. * @Max: 1
  735. * @Default: 1
  736. *
  737. * This ini entry is used to enable/disable SG feature standalonely.
  738. * Also does Rome support SG on TX, lithium does not.
  739. * For example the lithium does not support SG on UDP frames.
  740. * Which is able to handle SG only for TSO frames(in case TSO is enabled).
  741. *
  742. * Usage: External
  743. *
  744. * </ini>
  745. */
  746. #define CFG_DP_SG \
  747. CFG_INI_BOOL("dp_sg_support", false, \
  748. "DP SG Enable")
  749. #define WLAN_CFG_GRO_ENABLE_MIN 0
  750. #define WLAN_CFG_GRO_ENABLE_MAX 3
  751. #define WLAN_CFG_GRO_ENABLE_DEFAULT 0
  752. #define DP_GRO_ENABLE_BIT_SET BIT(0)
  753. #define DP_TC_BASED_DYNAMIC_GRO BIT(1)
  754. /*
  755. * <ini>
  756. * CFG_DP_GRO - Enable the GRO feature standalonely
  757. * @Min: 0
  758. * @Max: 3
  759. * @Default: 0
  760. *
  761. * This ini entry is used to enable/disable GRO feature standalonely.
  762. * Value 0: Disable GRO feature
  763. * Value 1: Enable GRO feature always
  764. * Value 3: Enable GRO dynamic feature where TC rule can control GRO
  765. * behavior
  766. *
  767. * Usage: External
  768. *
  769. * </ini>
  770. */
  771. #define CFG_DP_GRO \
  772. CFG_INI_UINT("GROEnable", \
  773. WLAN_CFG_GRO_ENABLE_MIN, \
  774. WLAN_CFG_GRO_ENABLE_MAX, \
  775. WLAN_CFG_GRO_ENABLE_DEFAULT, \
  776. CFG_VALUE_OR_DEFAULT, "DP GRO Enable")
  777. #define WLAN_CFG_TC_INGRESS_PRIO_MIN 0
  778. #define WLAN_CFG_TC_INGRESS_PRIO_MAX 0xFFFF
  779. #define WLAN_CFG_TC_INGRESS_PRIO_DEFAULT 0
  780. #define CFG_DP_TC_INGRESS_PRIO \
  781. CFG_INI_UINT("tc_ingress_prio", \
  782. WLAN_CFG_TC_INGRESS_PRIO_MIN, \
  783. WLAN_CFG_TC_INGRESS_PRIO_MAX, \
  784. WLAN_CFG_TC_INGRESS_PRIO_DEFAULT, \
  785. CFG_VALUE_OR_DEFAULT, "DP tc ingress prio")
  786. #define CFG_DP_OL_TX_CSUM \
  787. CFG_INI_BOOL("dp_offload_tx_csum_support", false, \
  788. "DP tx csum Enable")
  789. #define CFG_DP_OL_RX_CSUM \
  790. CFG_INI_BOOL("dp_offload_rx_csum_support", false, \
  791. "DP rx csum Enable")
  792. #define CFG_DP_RAWMODE \
  793. CFG_INI_BOOL("dp_rawmode_support", false, \
  794. "DP rawmode Enable")
  795. #define CFG_DP_PEER_FLOW_CTRL \
  796. CFG_INI_BOOL("dp_peer_flow_control_support", false, \
  797. "DP peer flow ctrl Enable")
  798. #define CFG_DP_NAPI \
  799. CFG_INI_BOOL("dp_napi_enabled", PLATFORM_VALUE(true, false), \
  800. "DP Napi Enabled")
  801. /*
  802. * <ini>
  803. * gEnableP2pIpTcpUdpChecksumOffload - Enable checksum offload for P2P mode
  804. * @Min: 0
  805. * @Max: 1
  806. * @Default: 1
  807. *
  808. * This ini entry is used to enable/disable TX checksum(UDP/TCP) for P2P modes.
  809. * This includes P2P device mode, P2P client mode and P2P GO mode.
  810. * The feature is enabled by default. To disable TX checksum for P2P, add the
  811. * following entry in ini file:
  812. * gEnableP2pIpTcpUdpChecksumOffload=0
  813. *
  814. * Usage: External
  815. *
  816. * </ini>
  817. */
  818. #define CFG_DP_P2P_TCP_UDP_CKSUM_OFFLOAD \
  819. CFG_INI_BOOL("gEnableP2pIpTcpUdpChecksumOffload", true, \
  820. "DP TCP UDP Checksum Offload for P2P mode (device/cli/go)")
  821. /*
  822. * <ini>
  823. * gEnableNanIpTcpUdpChecksumOffload - Enable checksum offload for NAN mode
  824. * @Min: 0
  825. * @Max: 1
  826. * @Default: 1
  827. *
  828. * Usage: External
  829. *
  830. * </ini>
  831. */
  832. #define CFG_DP_NAN_TCP_UDP_CKSUM_OFFLOAD \
  833. CFG_INI_BOOL("gEnableNanIpTcpUdpChecksumOffload", true, \
  834. "DP TCP UDP Checksum Offload for NAN mode")
  835. /*
  836. * <ini>
  837. * gEnableIpTcpUdpChecksumOffload - Enable checksum offload
  838. * @Min: 0
  839. * @Max: 1
  840. * @Default: 1
  841. *
  842. * Usage: External
  843. *
  844. * </ini>
  845. */
  846. #define CFG_DP_TCP_UDP_CKSUM_OFFLOAD \
  847. CFG_INI_BOOL("gEnableIpTcpUdpChecksumOffload", true, \
  848. "DP TCP UDP Checksum Offload")
  849. #define CFG_DP_DEFRAG_TIMEOUT_CHECK \
  850. CFG_INI_BOOL("dp_defrag_timeout_check", true, \
  851. "DP Defrag Timeout Check")
  852. #define CFG_DP_WBM_RELEASE_RING \
  853. CFG_INI_UINT("dp_wbm_release_ring", \
  854. WLAN_CFG_WBM_RELEASE_RING_SIZE_MIN, \
  855. WLAN_CFG_WBM_RELEASE_RING_SIZE_MAX, \
  856. WLAN_CFG_WBM_RELEASE_RING_SIZE, \
  857. CFG_VALUE_OR_DEFAULT, "DP WBM Release Ring")
  858. #define CFG_DP_TCL_CMD_CREDIT_RING \
  859. CFG_INI_UINT("dp_tcl_cmd_credit_ring", \
  860. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MIN, \
  861. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MAX, \
  862. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE, \
  863. CFG_VALUE_OR_DEFAULT, "DP TCL Cmd_Credit ring")
  864. #define CFG_DP_TCL_STATUS_RING \
  865. CFG_INI_UINT("dp_tcl_status_ring",\
  866. WLAN_CFG_TCL_STATUS_RING_SIZE_MIN, \
  867. WLAN_CFG_TCL_STATUS_RING_SIZE_MAX, \
  868. WLAN_CFG_TCL_STATUS_RING_SIZE, \
  869. CFG_VALUE_OR_DEFAULT, "DP TCL status ring")
  870. #define CFG_DP_REO_REINJECT_RING \
  871. CFG_INI_UINT("dp_reo_reinject_ring", \
  872. WLAN_CFG_REO_REINJECT_RING_SIZE_MIN, \
  873. WLAN_CFG_REO_REINJECT_RING_SIZE_MAX, \
  874. WLAN_CFG_REO_REINJECT_RING_SIZE, \
  875. CFG_VALUE_OR_DEFAULT, "DP REO reinject ring")
  876. #define CFG_DP_RX_RELEASE_RING \
  877. CFG_INI_UINT("dp_rx_release_ring", \
  878. WLAN_CFG_RX_RELEASE_RING_SIZE_MIN, \
  879. WLAN_CFG_RX_RELEASE_RING_SIZE_MAX, \
  880. WLAN_CFG_RX_RELEASE_RING_SIZE, \
  881. CFG_VALUE_OR_DEFAULT, "DP Rx release ring")
  882. #define CFG_DP_RX_DESTINATION_RING \
  883. CFG_INI_UINT("dp_reo_dst_ring", \
  884. WLAN_CFG_REO_DST_RING_SIZE_MIN, \
  885. WLAN_CFG_REO_DST_RING_SIZE_MAX, \
  886. WLAN_CFG_REO_DST_RING_SIZE, \
  887. CFG_VALUE_OR_DEFAULT, "DP REO destination ring")
  888. #define CFG_DP_REO_EXCEPTION_RING \
  889. CFG_INI_UINT("dp_reo_exception_ring", \
  890. WLAN_CFG_REO_EXCEPTION_RING_SIZE_MIN, \
  891. WLAN_CFG_REO_EXCEPTION_RING_SIZE_MAX, \
  892. WLAN_CFG_REO_EXCEPTION_RING_SIZE, \
  893. CFG_VALUE_OR_DEFAULT, "DP REO exception ring")
  894. #define CFG_DP_REO_CMD_RING \
  895. CFG_INI_UINT("dp_reo_cmd_ring", \
  896. WLAN_CFG_REO_CMD_RING_SIZE_MIN, \
  897. WLAN_CFG_REO_CMD_RING_SIZE_MAX, \
  898. WLAN_CFG_REO_CMD_RING_SIZE, \
  899. CFG_VALUE_OR_DEFAULT, "DP REO command ring")
  900. #define CFG_DP_REO_STATUS_RING \
  901. CFG_INI_UINT("dp_reo_status_ring", \
  902. WLAN_CFG_REO_STATUS_RING_SIZE_MIN, \
  903. WLAN_CFG_REO_STATUS_RING_SIZE_MAX, \
  904. WLAN_CFG_REO_STATUS_RING_SIZE, \
  905. CFG_VALUE_OR_DEFAULT, "DP REO status ring")
  906. #define CFG_DP_RXDMA_BUF_RING \
  907. CFG_INI_UINT("dp_rxdma_buf_ring", \
  908. WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN, \
  909. WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX, \
  910. WLAN_CFG_RXDMA_BUF_RING_SIZE, \
  911. CFG_VALUE_OR_DEFAULT, "DP RXDMA buffer ring")
  912. #define CFG_DP_RXDMA_REFILL_RING \
  913. CFG_INI_UINT("dp_rxdma_refill_ring", \
  914. WLAN_CFG_RXDMA_REFILL_RING_SIZE_MIN, \
  915. WLAN_CFG_RXDMA_REFILL_RING_SIZE_MAX, \
  916. WLAN_CFG_RXDMA_REFILL_RING_SIZE, \
  917. CFG_VALUE_OR_DEFAULT, "DP RXDMA refilll ring")
  918. #define CFG_DP_TX_DESC_LIMIT_0 \
  919. CFG_INI_UINT("dp_tx_desc_limit_0", \
  920. WLAN_CFG_TX_DESC_LIMIT_0_MIN, \
  921. WLAN_CFG_TX_DESC_LIMIT_0_MAX, \
  922. WLAN_CFG_TX_DESC_LIMIT_0, \
  923. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 0")
  924. #define CFG_DP_TX_DESC_LIMIT_1 \
  925. CFG_INI_UINT("dp_tx_desc_limit_1", \
  926. WLAN_CFG_TX_DESC_LIMIT_1_MIN, \
  927. WLAN_CFG_TX_DESC_LIMIT_1_MAX, \
  928. WLAN_CFG_TX_DESC_LIMIT_1, \
  929. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 1")
  930. #define CFG_DP_TX_DESC_LIMIT_2 \
  931. CFG_INI_UINT("dp_tx_desc_limit_2", \
  932. WLAN_CFG_TX_DESC_LIMIT_2_MIN, \
  933. WLAN_CFG_TX_DESC_LIMIT_2_MAX, \
  934. WLAN_CFG_TX_DESC_LIMIT_2, \
  935. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 2")
  936. #define CFG_DP_TX_DEVICE_LIMIT \
  937. CFG_INI_UINT("dp_tx_device_limit", \
  938. WLAN_CFG_TX_DEVICE_LIMIT_MIN, \
  939. WLAN_CFG_TX_DEVICE_LIMIT_MAX, \
  940. WLAN_CFG_TX_DEVICE_LIMIT, \
  941. CFG_VALUE_OR_DEFAULT, "DP TX DEVICE limit")
  942. #define CFG_DP_TX_SW_INTERNODE_QUEUE \
  943. CFG_INI_UINT("dp_tx_sw_internode_queue", \
  944. WLAN_CFG_TX_SW_INTERNODE_QUEUE_MIN, \
  945. WLAN_CFG_TX_SW_INTERNODE_QUEUE_MAX, \
  946. WLAN_CFG_TX_SW_INTERNODE_QUEUE, \
  947. CFG_VALUE_OR_DEFAULT, "DP TX SW internode queue")
  948. #define CFG_DP_RXDMA_MONITOR_BUF_RING \
  949. CFG_INI_UINT("dp_rxdma_monitor_buf_ring", \
  950. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MIN, \
  951. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MAX, \
  952. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE, \
  953. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor buffer ring")
  954. #define CFG_DP_TX_MONITOR_BUF_RING \
  955. CFG_INI_UINT("dp_tx_monitor_buf_ring", \
  956. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MIN, \
  957. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MAX, \
  958. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE, \
  959. CFG_VALUE_OR_DEFAULT, "DP TX monitor buffer ring")
  960. #define CFG_DP_RXDMA_MONITOR_DST_RING \
  961. CFG_INI_UINT("dp_rxdma_monitor_dst_ring", \
  962. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MIN, \
  963. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MAX, \
  964. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE, \
  965. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor destination ring")
  966. #define CFG_DP_TX_MONITOR_DST_RING \
  967. CFG_INI_UINT("dp_tx_monitor_dst_ring", \
  968. WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MIN, \
  969. WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MAX, \
  970. WLAN_CFG_TX_MONITOR_DST_RING_SIZE, \
  971. CFG_VALUE_OR_DEFAULT, "DP TX monitor destination ring")
  972. #define CFG_DP_RXDMA_MONITOR_STATUS_RING \
  973. CFG_INI_UINT("dp_rxdma_monitor_status_ring", \
  974. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MIN, \
  975. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MAX, \
  976. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE, \
  977. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor status ring")
  978. #define CFG_DP_RXDMA_MONITOR_DESC_RING \
  979. CFG_INI_UINT("dp_rxdma_monitor_desc_ring", \
  980. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MIN, \
  981. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MAX, \
  982. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE, \
  983. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor destination ring")
  984. #define CFG_DP_RXDMA_ERR_DST_RING \
  985. CFG_INI_UINT("dp_rxdma_err_dst_ring", \
  986. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MIN, \
  987. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MAX, \
  988. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE, \
  989. CFG_VALUE_OR_DEFAULT, "RXDMA err destination ring")
  990. #define CFG_DP_PER_PKT_LOGGING \
  991. CFG_INI_UINT("enable_verbose_debug", \
  992. 0, 0xffff, 0, \
  993. CFG_VALUE_OR_DEFAULT, "Enable excessive per packet logging")
  994. #define CFG_DP_TX_FLOW_START_QUEUE_OFFSET \
  995. CFG_INI_UINT("TxFlowStartQueueOffset", \
  996. 0, 30, WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET, \
  997. CFG_VALUE_OR_DEFAULT, "Start queue offset")
  998. #define CFG_DP_TX_FLOW_STOP_QUEUE_TH \
  999. CFG_INI_UINT("TxFlowStopQueueThreshold", \
  1000. 0, 50, 15, \
  1001. CFG_VALUE_OR_DEFAULT, "Stop queue Threshold")
  1002. #define CFG_DP_IPA_UC_TX_BUF_SIZE \
  1003. CFG_INI_UINT("IpaUcTxBufSize", \
  1004. 0, 4096, WLAN_CFG_IPA_UC_TX_BUF_SIZE, \
  1005. CFG_VALUE_OR_DEFAULT, "IPA tx buffer size")
  1006. #define CFG_DP_IPA_UC_TX_PARTITION_BASE \
  1007. CFG_INI_UINT("IpaUcTxPartitionBase", \
  1008. 0, 9000, WLAN_CFG_IPA_UC_TX_PARTITION_BASE, \
  1009. CFG_VALUE_OR_DEFAULT, "IPA tx partition base")
  1010. #define CFG_DP_IPA_UC_RX_IND_RING_COUNT \
  1011. CFG_INI_UINT("IpaUcRxIndRingCount", \
  1012. 0, 2048, WLAN_CFG_IPA_UC_RX_IND_RING_COUNT, \
  1013. CFG_VALUE_OR_DEFAULT, "IPA rx indication ring count")
  1014. #define CFG_DP_AP_STA_SECURITY_SEPERATION \
  1015. CFG_INI_BOOL("gDisableIntraBssFwd", \
  1016. false, "Disable intrs BSS Rx packets")
  1017. #define CFG_DP_ENABLE_DATA_STALL_DETECTION \
  1018. CFG_INI_UINT("gEnableDataStallDetection", \
  1019. 0, 0xFFFFFFFF, 0x1, \
  1020. CFG_VALUE_OR_DEFAULT, "Enable/Disable Data stall detection")
  1021. #define CFG_DP_RX_SW_DESC_WEIGHT \
  1022. CFG_INI_UINT("dp_rx_sw_desc_weight", \
  1023. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN, \
  1024. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX, \
  1025. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE, \
  1026. CFG_VALUE_OR_DEFAULT, "DP RX SW DESC weight")
  1027. #define CFG_DP_RX_SW_DESC_NUM \
  1028. CFG_INI_UINT("dp_rx_sw_desc_num", \
  1029. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN, \
  1030. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX, \
  1031. WLAN_CFG_RX_SW_DESC_NUM_SIZE, \
  1032. CFG_VALUE_OR_DEFAULT, "DP RX SW DESC num")
  1033. #define CFG_DP_RX_FLOW_SEARCH_TABLE_SIZE \
  1034. CFG_INI_UINT("dp_rx_flow_search_table_size", \
  1035. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MIN, \
  1036. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MAX, \
  1037. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_DEFAULT, \
  1038. CFG_VALUE_OR_DEFAULT, \
  1039. "DP Rx Flow Search Table Size in number of entries")
  1040. #define CFG_DP_RX_FLOW_TAG_ENABLE \
  1041. CFG_INI_BOOL("dp_rx_flow_tag_enable", false, \
  1042. "Enable/Disable DP Rx Flow Tag")
  1043. #define CFG_DP_RX_FLOW_SEARCH_TABLE_PER_PDEV \
  1044. CFG_INI_BOOL("dp_rx_per_pdev_flow_search", false, \
  1045. "DP Rx Flow Search Table Is Per PDev")
  1046. #define CFG_DP_RX_MON_PROTOCOL_FLOW_TAG_ENABLE \
  1047. CFG_INI_BOOL("dp_rx_monitor_protocol_flow_tag_enable", true, \
  1048. "Enable/Disable Rx Protocol & Flow tags in Monitor mode")
  1049. #define CFG_DP_TX_PER_PKT_VDEV_ID_CHECK \
  1050. CFG_INI_BOOL("dp_tx_allow_per_pkt_vdev_id_check", false, \
  1051. "Enable/Disable tx Per Pkt vdev id check")
  1052. /*
  1053. * <ini>
  1054. * dp_rx_fisa_enable - Control Rx datapath FISA
  1055. * @Min: 0
  1056. * @Max: 1
  1057. * @Default: 1
  1058. *
  1059. * This ini is used to enable DP Rx FISA feature
  1060. *
  1061. * Related: dp_rx_flow_search_table_size
  1062. *
  1063. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  1064. *
  1065. * Usage: Internal
  1066. *
  1067. * </ini>
  1068. */
  1069. #define CFG_DP_RX_FISA_ENABLE \
  1070. CFG_INI_BOOL("dp_rx_fisa_enable", true, \
  1071. "Enable/Disable DP Rx FISA")
  1072. /*
  1073. * <ini>
  1074. * dp_rx_fisa_lru_del_enable - Control Rx datapath FISA
  1075. * @Min: 0
  1076. * @Max: 1
  1077. * @Default: 1
  1078. *
  1079. * This ini is used to enable DP Rx FISA lru deletion feature
  1080. *
  1081. * Related: dp_rx_fisa_enable
  1082. *
  1083. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  1084. *
  1085. * Usage: Internal
  1086. *
  1087. * </ini>
  1088. */
  1089. #define CFG_DP_RX_FISA_LRU_DEL_ENABLE \
  1090. CFG_INI_BOOL("dp_rx_fisa_lru_del_enable", true, \
  1091. "Enable/Disable DP Rx FISA LRU deletion")
  1092. #define CFG_DP_RXDMA_MONITOR_RX_DROP_THRESHOLD \
  1093. CFG_INI_UINT("mon_drop_thresh", \
  1094. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MIN, \
  1095. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MAX, \
  1096. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE, \
  1097. CFG_VALUE_OR_DEFAULT, "RXDMA monitor rx drop theshold")
  1098. #define CFG_DP_PKTLOG_BUFFER_SIZE \
  1099. CFG_INI_UINT("PktlogBufSize", \
  1100. WLAN_CFG_PKTLOG_MIN_BUFFER_SIZE, \
  1101. WLAN_CFG_PKTLOG_MAX_BUFFER_SIZE, \
  1102. WLAN_CFG_PKTLOG_BUFFER_SIZE, \
  1103. CFG_VALUE_OR_DEFAULT, "Packet Log buffer size")
  1104. #define CFG_DP_FULL_MON_MODE \
  1105. CFG_INI_BOOL("full_mon_mode", \
  1106. false, "Full Monitor mode support")
  1107. #define CFG_DP_REO_RINGS_MAP \
  1108. CFG_INI_UINT("dp_reo_rings_map", \
  1109. WLAN_CFG_NUM_REO_RINGS_MAP_MIN, \
  1110. WLAN_CFG_NUM_REO_RINGS_MAP_MAX, \
  1111. WLAN_CFG_NUM_REO_RINGS_MAP, \
  1112. CFG_VALUE_OR_DEFAULT, "REO Destination Rings Mapping")
  1113. #define CFG_DP_RX_RADIO_0_DEFAULT_REO \
  1114. CFG_INI_UINT("dp_rx_radio0_default_reo", \
  1115. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1116. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1117. WLAN_CFG_RADIO_0_DEFAULT_REO, \
  1118. CFG_VALUE_OR_DEFAULT, "Radio0 to REO destination default mapping")
  1119. #define CFG_DP_RX_RADIO_1_DEFAULT_REO \
  1120. CFG_INI_UINT("dp_rx_radio1_default_reo", \
  1121. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1122. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1123. WLAN_CFG_RADIO_1_DEFAULT_REO, \
  1124. CFG_VALUE_OR_DEFAULT, "Radio1 to REO destination default mapping")
  1125. #define CFG_DP_RX_RADIO_2_DEFAULT_REO \
  1126. CFG_INI_UINT("dp_rx_radio2_default_reo", \
  1127. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1128. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1129. WLAN_CFG_RADIO_2_DEFAULT_REO, \
  1130. CFG_VALUE_OR_DEFAULT, "Radio2 to REO destination default mapping")
  1131. #define CFG_DP_PEER_EXT_STATS \
  1132. CFG_INI_BOOL("peer_ext_stats", \
  1133. false, "Peer extended stats")
  1134. #define CFG_DP_NAPI_SCALE_FACTOR \
  1135. CFG_INI_UINT("dp_napi_scale_factor", \
  1136. WLAN_CFG_DP_NAPI_SCALE_FACTOR_MIN, \
  1137. WLAN_CFG_DP_NAPI_SCALE_FACTOR_MAX, \
  1138. WLAN_CFG_DP_NAPI_SCALE_FACTOR, \
  1139. CFG_VALUE_OR_DEFAULT, "NAPI scale factor for DP")
  1140. /*
  1141. * <ini>
  1142. * legacy_mode_csum_disable - Disable csum offload for legacy 802.11abg modes
  1143. * @Min: 0
  1144. * @Max: 1
  1145. * @Default: Default value indicating if checksum should be disabled for
  1146. * legacy WLAN modes
  1147. *
  1148. * This ini is used to disable HW checksum offload capability for legacy
  1149. * connections
  1150. *
  1151. * Related: gEnableIpTcpUdpChecksumOffload should be enabled
  1152. *
  1153. * Usage: Internal
  1154. *
  1155. * </ini>
  1156. */
  1157. #ifndef DP_LEGACY_MODE_CSM_DEFAULT_DISABLE
  1158. #define DP_LEGACY_MODE_CSM_DEFAULT_DISABLE 1
  1159. #endif
  1160. #define CFG_DP_LEGACY_MODE_CSUM_DISABLE \
  1161. CFG_INI_BOOL("legacy_mode_csum_disable", \
  1162. DP_LEGACY_MODE_CSM_DEFAULT_DISABLE, \
  1163. "Enable/Disable legacy mode checksum")
  1164. #define CFG_DP_RX_BUFF_POOL_ENABLE \
  1165. CFG_INI_BOOL("dp_rx_buff_prealloc_pool", false, \
  1166. "Enable/Disable DP RX emergency buffer pool support")
  1167. #define CFG_DP_RX_REFILL_BUFF_POOL_ENABLE \
  1168. CFG_INI_BOOL("dp_rx_refill_buff_pool", false, \
  1169. "Enable/Disable DP RX refill buffer pool support")
  1170. #define CFG_DP_POLL_MODE_ENABLE \
  1171. CFG_INI_BOOL("dp_poll_mode_enable", false, \
  1172. "Enable/Disable Polling mode for data path")
  1173. #define CFG_DP_RX_FST_IN_CMEM \
  1174. CFG_INI_BOOL("dp_rx_fst_in_cmem", false, \
  1175. "Enable/Disable flow search table in CMEM")
  1176. /*
  1177. * <ini>
  1178. * gEnableSWLM - Control DP Software latency manager
  1179. * @Min: 0
  1180. * @Max: 1
  1181. * @Default: 0
  1182. *
  1183. * This ini is used to enable DP Software latency Manager
  1184. *
  1185. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  1186. *
  1187. * Usage: Internal
  1188. *
  1189. * </ini>
  1190. */
  1191. #define CFG_DP_SWLM_ENABLE \
  1192. CFG_INI_BOOL("gEnableSWLM", false, \
  1193. "Enable/Disable DP SWLM")
  1194. /*
  1195. * <ini>
  1196. * wow_check_rx_pending_enable - control to check RX frames pending in Wow
  1197. * @Min: 0
  1198. * @Max: 1
  1199. * @Default: 0
  1200. *
  1201. * This ini is used to control DP Software to perform RX pending check
  1202. * before entering WoW mode
  1203. *
  1204. * Usage: Internal
  1205. *
  1206. * </ini>
  1207. */
  1208. #define CFG_DP_WOW_CHECK_RX_PENDING \
  1209. CFG_INI_BOOL("wow_check_rx_pending_enable", \
  1210. false, \
  1211. "enable rx frame pending check in WoW mode")
  1212. #define CFG_DP_DELAY_MON_REPLENISH \
  1213. CFG_INI_BOOL("delay_mon_replenish", \
  1214. true, "Delay Monitor Replenish")
  1215. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  1216. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MIN 500
  1217. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MAX 2000
  1218. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER 500
  1219. #define CFG_DP_VDEV_STATS_HW_OFFLOAD_CONFIG \
  1220. CFG_INI_BOOL("vdev_stats_hw_offload_config", \
  1221. false, "Offload vdev stats to HW")
  1222. #define CFG_DP_VDEV_STATS_HW_OFFLOAD_TIMER \
  1223. CFG_INI_UINT("vdev_stats_hw_offload_timer", \
  1224. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MIN, \
  1225. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MAX, \
  1226. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER, \
  1227. CFG_VALUE_OR_DEFAULT, \
  1228. "vdev stats hw offload timer duration")
  1229. #define CFG_DP_VDEV_STATS_HW_OFFLOAD \
  1230. CFG(CFG_DP_VDEV_STATS_HW_OFFLOAD_CONFIG) \
  1231. CFG(CFG_DP_VDEV_STATS_HW_OFFLOAD_TIMER)
  1232. #else
  1233. #define CFG_DP_VDEV_STATS_HW_OFFLOAD
  1234. #endif
  1235. /*
  1236. * <ini>
  1237. * ghw_cc_enable - enable HW cookie conversion by register
  1238. * @Min: 0
  1239. * @Max: 1
  1240. * @Default: 1
  1241. *
  1242. * This ini is used to control HW based 20 bits cookie to 64 bits
  1243. * Desc virtual address conversion
  1244. *
  1245. * Usage: Internal
  1246. *
  1247. * </ini>
  1248. */
  1249. #define CFG_DP_HW_CC_ENABLE \
  1250. CFG_INI_BOOL("ghw_cc_enable", \
  1251. true, "Enable/Disable HW cookie conversion")
  1252. #ifdef IPA_OFFLOAD
  1253. /*
  1254. * <ini>
  1255. * dp_ipa_tx_ring_size - Set tcl ring size for IPA
  1256. * @Min: 1024
  1257. * @Max: 8096
  1258. * @Default: 1024
  1259. *
  1260. * This ini sets the tcl ring size for IPA
  1261. *
  1262. * Related: N/A
  1263. *
  1264. * Supported Feature: IPA
  1265. *
  1266. * Usage: Internal
  1267. *
  1268. * </ini>
  1269. */
  1270. #define CFG_DP_IPA_TX_RING_SIZE \
  1271. CFG_INI_UINT("dp_ipa_tx_ring_size", \
  1272. WLAN_CFG_IPA_TX_RING_SIZE_MIN, \
  1273. WLAN_CFG_IPA_TX_RING_SIZE_MAX, \
  1274. WLAN_CFG_IPA_TX_RING_SIZE, \
  1275. CFG_VALUE_OR_DEFAULT, "IPA TCL ring size")
  1276. /*
  1277. * <ini>
  1278. * dp_ipa_tx_comp_ring_size - Set tx comp ring size for IPA
  1279. * @Min: 1024
  1280. * @Max: 8096
  1281. * @Default: 1024
  1282. *
  1283. * This ini sets the tx comp ring size for IPA
  1284. *
  1285. * Related: N/A
  1286. *
  1287. * Supported Feature: IPA
  1288. *
  1289. * Usage: Internal
  1290. *
  1291. * </ini>
  1292. */
  1293. #define CFG_DP_IPA_TX_COMP_RING_SIZE \
  1294. CFG_INI_UINT("dp_ipa_tx_comp_ring_size", \
  1295. WLAN_CFG_IPA_TX_COMP_RING_SIZE_MIN, \
  1296. WLAN_CFG_IPA_TX_COMP_RING_SIZE_MAX, \
  1297. WLAN_CFG_IPA_TX_COMP_RING_SIZE, \
  1298. CFG_VALUE_OR_DEFAULT, "IPA tx comp ring size")
  1299. #ifdef IPA_WDI3_TX_TWO_PIPES
  1300. /*
  1301. * <ini>
  1302. * dp_ipa_tx_alt_ring_size - Set alt tcl ring size for IPA
  1303. * @Min: 1024
  1304. * @Max: 8096
  1305. * @Default: 1024
  1306. *
  1307. * This ini sets the alt tcl ring size for IPA
  1308. *
  1309. * Related: N/A
  1310. *
  1311. * Supported Feature: IPA
  1312. *
  1313. * Usage: Internal
  1314. *
  1315. * </ini>
  1316. */
  1317. #define CFG_DP_IPA_TX_ALT_RING_SIZE \
  1318. CFG_INI_UINT("dp_ipa_tx_alt_ring_size", \
  1319. WLAN_CFG_IPA_TX_ALT_RING_SIZE_MIN, \
  1320. WLAN_CFG_IPA_TX_ALT_RING_SIZE_MAX, \
  1321. WLAN_CFG_IPA_TX_ALT_RING_SIZE, \
  1322. CFG_VALUE_OR_DEFAULT, \
  1323. "DP IPA TX Alternative Ring Size")
  1324. /*
  1325. * <ini>
  1326. * dp_ipa_tx_alt_comp_ring_size - Set tx alt comp ring size for IPA
  1327. * @Min: 1024
  1328. * @Max: 8096
  1329. * @Default: 1024
  1330. *
  1331. * This ini sets the tx alt comp ring size for IPA
  1332. *
  1333. * Related: N/A
  1334. *
  1335. * Supported Feature: IPA
  1336. *
  1337. * Usage: Internal
  1338. *
  1339. * </ini>
  1340. */
  1341. #define CFG_DP_IPA_TX_ALT_COMP_RING_SIZE \
  1342. CFG_INI_UINT("dp_ipa_tx_alt_comp_ring_size", \
  1343. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MIN, \
  1344. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MAX, \
  1345. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE, \
  1346. CFG_VALUE_OR_DEFAULT, \
  1347. "DP IPA TX Alternative Completion Ring Size")
  1348. #define CFG_DP_IPA_TX_ALT_RING_CFG \
  1349. CFG(CFG_DP_IPA_TX_ALT_RING_SIZE) \
  1350. CFG(CFG_DP_IPA_TX_ALT_COMP_RING_SIZE)
  1351. #else
  1352. #define CFG_DP_IPA_TX_ALT_RING_CFG
  1353. #endif
  1354. #define CFG_DP_IPA_TX_RING_CFG \
  1355. CFG(CFG_DP_IPA_TX_RING_SIZE) \
  1356. CFG(CFG_DP_IPA_TX_COMP_RING_SIZE)
  1357. #else
  1358. #define CFG_DP_IPA_TX_RING_CFG
  1359. #define CFG_DP_IPA_TX_ALT_RING_CFG
  1360. #endif
  1361. #ifdef WLAN_SUPPORT_PPEDS
  1362. #define CFG_DP_PPE_ENABLE \
  1363. CFG_INI_BOOL("ppe_enable", false, \
  1364. "DP ppe enable flag")
  1365. #define CFG_DP_REO2PPE_RING \
  1366. CFG_INI_UINT("dp_reo2ppe_ring", \
  1367. WLAN_CFG_REO2PPE_RING_SIZE_MIN, \
  1368. WLAN_CFG_REO2PPE_RING_SIZE_MAX, \
  1369. WLAN_CFG_REO2PPE_RING_SIZE, \
  1370. CFG_VALUE_OR_DEFAULT, "DP REO2PPE ring")
  1371. #define CFG_DP_PPE2TCL_RING \
  1372. CFG_INI_UINT("dp_ppe2tcl_ring", \
  1373. WLAN_CFG_PPE2TCL_RING_SIZE_MIN, \
  1374. WLAN_CFG_PPE2TCL_RING_SIZE_MAX, \
  1375. WLAN_CFG_PPE2TCL_RING_SIZE, \
  1376. CFG_VALUE_OR_DEFAULT, "DP PPE2TCL rings")
  1377. #define CFG_DP_PPE_RELEASE_RING \
  1378. CFG_INI_UINT("dp_ppe_release_ring", \
  1379. WLAN_CFG_PPE_RELEASE_RING_SIZE_MIN, \
  1380. WLAN_CFG_PPE_RELEASE_RING_SIZE_MAX, \
  1381. WLAN_CFG_PPE_RELEASE_RING_SIZE, \
  1382. CFG_VALUE_OR_DEFAULT, "DP PPE Release Ring")
  1383. #define CFG_DP_PPE_CONFIG \
  1384. CFG(CFG_DP_PPE_ENABLE) \
  1385. CFG(CFG_DP_REO2PPE_RING) \
  1386. CFG(CFG_DP_PPE2TCL_RING) \
  1387. CFG(CFG_DP_PPE_RELEASE_RING)
  1388. #else
  1389. #define CFG_DP_PPE_CONFIG
  1390. #endif
  1391. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  1392. /*
  1393. * <ini>
  1394. * dp_chip0_rx_ring_map - Set Rx ring map for CHIP 0
  1395. * @Min: 0x0
  1396. * @Max: 0xFF
  1397. * @Default: 0xF
  1398. *
  1399. * This ini sets Rx ring map for CHIP 0
  1400. *
  1401. * Usage: Internal
  1402. *
  1403. * </ini>
  1404. */
  1405. #define CFG_DP_MLO_RX_RING_MAP \
  1406. CFG_INI_UINT("dp_mlo_reo_rings_map", \
  1407. WLAN_CFG_MLO_RX_RING_MAP_MIN, \
  1408. WLAN_CFG_MLO_RX_RING_MAP_MAX, \
  1409. WLAN_CFG_MLO_RX_RING_MAP, \
  1410. CFG_VALUE_OR_DEFAULT, "DP MLO Rx ring map")
  1411. #define CFG_DP_MLO_CONFIG \
  1412. CFG(CFG_DP_MLO_RX_RING_MAP)
  1413. #else
  1414. #define CFG_DP_MLO_CONFIG
  1415. #endif
  1416. /*
  1417. * <ini>
  1418. * dp_mpdu_retry_threshold_1 - threshold to increment mpdu success with retries
  1419. * @Min: 0
  1420. * @Max: 255
  1421. * @Default: 0
  1422. *
  1423. * This ini entry is used to set first threshold to increment the value of
  1424. * mpdu_success_with_retries
  1425. *
  1426. * Usage: Internal
  1427. *
  1428. * </ini>
  1429. */
  1430. #define CFG_DP_MPDU_RETRY_THRESHOLD_1 \
  1431. CFG_INI_UINT("dp_mpdu_retry_threshold_1", \
  1432. CFG_DP_MPDU_RETRY_THRESHOLD_MIN, \
  1433. CFG_DP_MPDU_RETRY_THRESHOLD_MAX, \
  1434. CFG_DP_MPDU_RETRY_THRESHOLD, \
  1435. CFG_VALUE_OR_DEFAULT, "DP mpdu retry threshold 1")
  1436. /*
  1437. * <ini>
  1438. * dp_mpdu_retry_threshold_2 - threshold to increment mpdu success with retries
  1439. * @Min: 0
  1440. * @Max: 255
  1441. * @Default: 0
  1442. *
  1443. * This ini entry is used to set second threshold to increment the value of
  1444. * mpdu_success_with_retries
  1445. *
  1446. * Usage: Internal
  1447. *
  1448. * </ini>
  1449. */
  1450. #define CFG_DP_MPDU_RETRY_THRESHOLD_2 \
  1451. CFG_INI_UINT("dp_mpdu_retry_threshold_2", \
  1452. CFG_DP_MPDU_RETRY_THRESHOLD_MIN, \
  1453. CFG_DP_MPDU_RETRY_THRESHOLD_MAX, \
  1454. CFG_DP_MPDU_RETRY_THRESHOLD, \
  1455. CFG_VALUE_OR_DEFAULT, "DP mpdu retry threshold 2")
  1456. #ifdef QCA_SUPPORT_TX_MIN_RATES_FOR_SPECIAL_FRAMES
  1457. /* Macro enabling support marking of notify frames by host */
  1458. #define DP_MARK_NOTIFY_FRAME_SUPPORT 1
  1459. #else
  1460. #define DP_MARK_NOTIFY_FRAME_SUPPORT 0
  1461. #endif /* QCA_SUPPORT_TX_MIN_RATES_FOR_SPECIAL_FRAMES */
  1462. /*
  1463. * <ini>
  1464. * Host DP AST entries database - Enable/Disable
  1465. *
  1466. * @Default: 0
  1467. *
  1468. * This ini enables/disables AST entries database on host
  1469. *
  1470. * Usage: Internal
  1471. *
  1472. * </ini>
  1473. */
  1474. #define CFG_DP_HOST_AST_DB_ENABLE \
  1475. CFG_INI_BOOL("host_ast_db_enable", false, \
  1476. "Host AST entries database Enable/Disable")
  1477. #define CFG_DP \
  1478. CFG(CFG_DP_HTT_PACKET_TYPE) \
  1479. CFG(CFG_DP_INT_BATCH_THRESHOLD_OTHER) \
  1480. CFG(CFG_DP_INT_BATCH_THRESHOLD_RX) \
  1481. CFG(CFG_DP_INT_BATCH_THRESHOLD_TX) \
  1482. CFG(CFG_DP_INT_TIMER_THRESHOLD_OTHER) \
  1483. CFG(CFG_DP_INT_TIMER_THRESHOLD_RX) \
  1484. CFG(CFG_DP_INT_TIMER_THRESHOLD_TX) \
  1485. CFG(CFG_DP_MAX_ALLOC_SIZE) \
  1486. CFG(CFG_DP_MAX_CLIENTS) \
  1487. CFG(CFG_DP_MAX_PEER_ID) \
  1488. CFG(CFG_DP_REO_DEST_RINGS) \
  1489. CFG(CFG_DP_TX_COMP_RINGS) \
  1490. CFG(CFG_DP_TCL_DATA_RINGS) \
  1491. CFG(CFG_DP_NSS_REO_DEST_RINGS) \
  1492. CFG(CFG_DP_NSS_TCL_DATA_RINGS) \
  1493. CFG(CFG_DP_TX_DESC) \
  1494. CFG(CFG_DP_TX_EXT_DESC) \
  1495. CFG(CFG_DP_TX_EXT_DESC_POOLS) \
  1496. CFG(CFG_DP_PDEV_RX_RING) \
  1497. CFG(CFG_DP_PDEV_TX_RING) \
  1498. CFG(CFG_DP_RX_DEFRAG_TIMEOUT) \
  1499. CFG(CFG_DP_TX_COMPL_RING_SIZE) \
  1500. CFG(CFG_DP_TX_RING_SIZE) \
  1501. CFG(CFG_DP_NSS_COMP_RING_SIZE) \
  1502. CFG(CFG_DP_PDEV_LMAC_RING) \
  1503. CFG(CFG_DP_TIME_CONTROL_BP) \
  1504. CFG(CFG_DP_BASE_HW_MAC_ID) \
  1505. CFG(CFG_DP_RX_HASH) \
  1506. CFG(CFG_DP_TSO) \
  1507. CFG(CFG_DP_LRO) \
  1508. CFG(CFG_DP_SG) \
  1509. CFG(CFG_DP_GRO) \
  1510. CFG(CFG_DP_TC_INGRESS_PRIO) \
  1511. CFG(CFG_DP_OL_TX_CSUM) \
  1512. CFG(CFG_DP_OL_RX_CSUM) \
  1513. CFG(CFG_DP_RAWMODE) \
  1514. CFG(CFG_DP_PEER_FLOW_CTRL) \
  1515. CFG(CFG_DP_NAPI) \
  1516. CFG(CFG_DP_TCP_UDP_CKSUM_OFFLOAD) \
  1517. CFG(CFG_DP_NAN_TCP_UDP_CKSUM_OFFLOAD) \
  1518. CFG(CFG_DP_P2P_TCP_UDP_CKSUM_OFFLOAD) \
  1519. CFG(CFG_DP_DEFRAG_TIMEOUT_CHECK) \
  1520. CFG(CFG_DP_WBM_RELEASE_RING) \
  1521. CFG(CFG_DP_TCL_CMD_CREDIT_RING) \
  1522. CFG(CFG_DP_TCL_STATUS_RING) \
  1523. CFG(CFG_DP_REO_REINJECT_RING) \
  1524. CFG(CFG_DP_RX_RELEASE_RING) \
  1525. CFG(CFG_DP_REO_EXCEPTION_RING) \
  1526. CFG(CFG_DP_RX_DESTINATION_RING) \
  1527. CFG(CFG_DP_REO_CMD_RING) \
  1528. CFG(CFG_DP_REO_STATUS_RING) \
  1529. CFG(CFG_DP_RXDMA_BUF_RING) \
  1530. CFG(CFG_DP_RXDMA_REFILL_RING) \
  1531. CFG(CFG_DP_TX_DESC_LIMIT_0) \
  1532. CFG(CFG_DP_TX_DESC_LIMIT_1) \
  1533. CFG(CFG_DP_TX_DESC_LIMIT_2) \
  1534. CFG(CFG_DP_TX_DEVICE_LIMIT) \
  1535. CFG(CFG_DP_TX_SW_INTERNODE_QUEUE) \
  1536. CFG(CFG_DP_RXDMA_MONITOR_BUF_RING) \
  1537. CFG(CFG_DP_RXDMA_MONITOR_DST_RING) \
  1538. CFG(CFG_DP_RXDMA_MONITOR_STATUS_RING) \
  1539. CFG(CFG_DP_RXDMA_MONITOR_DESC_RING) \
  1540. CFG(CFG_DP_RXDMA_ERR_DST_RING) \
  1541. CFG(CFG_DP_PER_PKT_LOGGING) \
  1542. CFG(CFG_DP_TX_FLOW_START_QUEUE_OFFSET) \
  1543. CFG(CFG_DP_TX_FLOW_STOP_QUEUE_TH) \
  1544. CFG(CFG_DP_IPA_UC_TX_BUF_SIZE) \
  1545. CFG(CFG_DP_IPA_UC_TX_PARTITION_BASE) \
  1546. CFG(CFG_DP_IPA_UC_RX_IND_RING_COUNT) \
  1547. CFG(CFG_DP_AP_STA_SECURITY_SEPERATION) \
  1548. CFG(CFG_DP_ENABLE_DATA_STALL_DETECTION) \
  1549. CFG(CFG_DP_RX_SW_DESC_WEIGHT) \
  1550. CFG(CFG_DP_RX_SW_DESC_NUM) \
  1551. CFG(CFG_DP_RX_FLOW_SEARCH_TABLE_SIZE) \
  1552. CFG(CFG_DP_RX_FLOW_TAG_ENABLE) \
  1553. CFG(CFG_DP_RX_FLOW_SEARCH_TABLE_PER_PDEV) \
  1554. CFG(CFG_DP_RX_MON_PROTOCOL_FLOW_TAG_ENABLE) \
  1555. CFG(CFG_DP_RXDMA_MONITOR_RX_DROP_THRESHOLD) \
  1556. CFG(CFG_DP_PKTLOG_BUFFER_SIZE) \
  1557. CFG(CFG_DP_RX_FISA_ENABLE) \
  1558. CFG(CFG_DP_RX_FISA_LRU_DEL_ENABLE) \
  1559. CFG(CFG_DP_FULL_MON_MODE) \
  1560. CFG(CFG_DP_REO_RINGS_MAP) \
  1561. CFG(CFG_DP_PEER_EXT_STATS) \
  1562. CFG(CFG_DP_RX_BUFF_POOL_ENABLE) \
  1563. CFG(CFG_DP_RX_REFILL_BUFF_POOL_ENABLE) \
  1564. CFG(CFG_DP_RX_PENDING_HL_THRESHOLD) \
  1565. CFG(CFG_DP_RX_PENDING_LO_THRESHOLD) \
  1566. CFG(CFG_DP_LEGACY_MODE_CSUM_DISABLE) \
  1567. CFG(CFG_DP_POLL_MODE_ENABLE) \
  1568. CFG(CFG_DP_SWLM_ENABLE) \
  1569. CFG(CFG_DP_TX_PER_PKT_VDEV_ID_CHECK) \
  1570. CFG(CFG_DP_RX_FST_IN_CMEM) \
  1571. CFG(CFG_DP_RX_RADIO_0_DEFAULT_REO) \
  1572. CFG(CFG_DP_RX_RADIO_1_DEFAULT_REO) \
  1573. CFG(CFG_DP_RX_RADIO_2_DEFAULT_REO) \
  1574. CFG(CFG_DP_WOW_CHECK_RX_PENDING) \
  1575. CFG(CFG_DP_HW_CC_ENABLE) \
  1576. CFG(CFG_DP_DELAY_MON_REPLENISH) \
  1577. CFG(CFG_DP_TX_MONITOR_BUF_RING) \
  1578. CFG(CFG_DP_TX_MONITOR_DST_RING) \
  1579. CFG(CFG_DP_MPDU_RETRY_THRESHOLD_1) \
  1580. CFG(CFG_DP_MPDU_RETRY_THRESHOLD_2) \
  1581. CFG_DP_IPA_TX_RING_CFG \
  1582. CFG_DP_PPE_CONFIG \
  1583. CFG_DP_IPA_TX_ALT_RING_CFG \
  1584. CFG_DP_MLO_CONFIG \
  1585. CFG_DP_INI_SECTION_PARAMS \
  1586. CFG_DP_VDEV_STATS_HW_OFFLOAD \
  1587. CFG(CFG_DP_TX_CAPT_MAX_MEM_MB) \
  1588. CFG(CFG_DP_NAPI_SCALE_FACTOR) \
  1589. CFG(CFG_DP_HOST_AST_DB_ENABLE)
  1590. #endif /* _CFG_DP_H_ */