dp_be_rx.c 70 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "cdp_txrx_cmn_struct.h"
  20. #include "hal_hw_headers.h"
  21. #include "dp_types.h"
  22. #include "dp_rx.h"
  23. #include "dp_tx.h"
  24. #include "dp_be_rx.h"
  25. #include "dp_peer.h"
  26. #include "hal_rx.h"
  27. #include "hal_be_rx.h"
  28. #include "hal_api.h"
  29. #include "hal_be_api.h"
  30. #include "qdf_nbuf.h"
  31. #ifdef MESH_MODE_SUPPORT
  32. #include "if_meta_hdr.h"
  33. #endif
  34. #include "dp_internal.h"
  35. #include "dp_ipa.h"
  36. #ifdef FEATURE_WDS
  37. #include "dp_txrx_wds.h"
  38. #endif
  39. #include "dp_hist.h"
  40. #include "dp_rx_buffer_pool.h"
  41. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  42. static inline void
  43. dp_rx_update_flow_info(qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  44. {
  45. uint32_t fse_metadata;
  46. /* Set the flow idx valid flag only when there is no timeout */
  47. if (hal_rx_msdu_flow_idx_timeout_be(rx_tlv_hdr))
  48. return;
  49. /*
  50. * If invalid bit is not set and the fse metadata indicates that it is
  51. * a valid SFE flow match in FSE, do not set the rx flow tag and let it
  52. * go via stack instead of VP.
  53. */
  54. fse_metadata = hal_rx_msdu_fse_metadata_get_be(rx_tlv_hdr);
  55. if (!hal_rx_msdu_flow_idx_invalid_be(rx_tlv_hdr) && (fse_metadata == DP_RX_FSE_FLOW_MATCH_SFE))
  56. return;
  57. qdf_nbuf_set_rx_flow_idx_valid(nbuf,
  58. !hal_rx_msdu_flow_idx_invalid_be(rx_tlv_hdr));
  59. }
  60. #else
  61. static inline void
  62. dp_rx_update_flow_info(qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  63. {
  64. }
  65. #endif
  66. #ifdef DP_RX_MSDU_DONE_FAIL_HISTORY
  67. static inline void
  68. dp_rx_msdu_done_fail_event_record(struct dp_soc *soc,
  69. struct dp_rx_desc *rx_desc,
  70. qdf_nbuf_t nbuf)
  71. {
  72. struct dp_msdu_done_fail_entry *entry;
  73. uint32_t idx;
  74. if (qdf_unlikely(!soc->msdu_done_fail_hist))
  75. return;
  76. idx = dp_history_get_next_index(&soc->msdu_done_fail_hist->index,
  77. DP_MSDU_DONE_FAIL_HIST_MAX);
  78. entry = &soc->msdu_done_fail_hist->entry[idx];
  79. entry->paddr = qdf_nbuf_get_frag_paddr(nbuf, 0);
  80. if (rx_desc)
  81. entry->sw_cookie = rx_desc->cookie;
  82. else
  83. entry->sw_cookie = 0xDEAD;
  84. }
  85. #else
  86. static inline void
  87. dp_rx_msdu_done_fail_event_record(struct dp_soc *soc,
  88. struct dp_rx_desc *rx_desc,
  89. qdf_nbuf_t nbuf)
  90. {
  91. }
  92. #endif
  93. #ifndef AST_OFFLOAD_ENABLE
  94. static void
  95. dp_rx_wds_learn(struct dp_soc *soc,
  96. struct dp_vdev *vdev,
  97. uint8_t *rx_tlv_hdr,
  98. struct dp_txrx_peer *txrx_peer,
  99. qdf_nbuf_t nbuf)
  100. {
  101. struct hal_rx_msdu_metadata msdu_metadata;
  102. hal_rx_msdu_packet_metadata_get_generic_be(rx_tlv_hdr, &msdu_metadata);
  103. /* WDS Source Port Learning */
  104. if (qdf_likely(vdev->wds_enabled))
  105. dp_rx_wds_srcport_learn(soc,
  106. rx_tlv_hdr,
  107. txrx_peer,
  108. nbuf,
  109. msdu_metadata);
  110. }
  111. #else
  112. #ifdef QCA_SUPPORT_WDS_EXTENDED
  113. /**
  114. * dp_wds_ext_peer_learn_be() - function to send event to control
  115. * path on receiving 1st 4-address frame from backhaul.
  116. * @soc: DP soc
  117. * @ta_txrx_peer: WDS repeater txrx peer
  118. * @rx_tlv_hdr: start address of rx tlvs
  119. * @nbuf: RX packet buffer
  120. *
  121. * Return: void
  122. */
  123. static inline void dp_wds_ext_peer_learn_be(struct dp_soc *soc,
  124. struct dp_txrx_peer *ta_txrx_peer,
  125. uint8_t *rx_tlv_hdr,
  126. qdf_nbuf_t nbuf)
  127. {
  128. uint8_t wds_ext_src_mac[QDF_MAC_ADDR_SIZE];
  129. struct dp_peer *ta_base_peer;
  130. /* instead of checking addr4 is valid or not in per packet path
  131. * check for init bit, which will be set on reception of
  132. * first addr4 valid packet.
  133. */
  134. if (!ta_txrx_peer->vdev->wds_ext_enabled ||
  135. qdf_atomic_test_bit(WDS_EXT_PEER_INIT_BIT,
  136. &ta_txrx_peer->wds_ext.init))
  137. return;
  138. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  139. (qdf_nbuf_is_fr_ds_set(nbuf) && qdf_nbuf_is_to_ds_set(nbuf))) {
  140. qdf_atomic_test_and_set_bit(WDS_EXT_PEER_INIT_BIT,
  141. &ta_txrx_peer->wds_ext.init);
  142. if (qdf_unlikely(ta_txrx_peer->nawds_enabled &&
  143. ta_txrx_peer->is_mld_peer)) {
  144. ta_base_peer = dp_get_primary_link_peer_by_id(
  145. soc,
  146. ta_txrx_peer->peer_id,
  147. DP_MOD_ID_RX);
  148. } else {
  149. ta_base_peer = dp_peer_get_ref_by_id(
  150. soc,
  151. ta_txrx_peer->peer_id,
  152. DP_MOD_ID_RX);
  153. }
  154. if (!ta_base_peer)
  155. return;
  156. qdf_mem_copy(wds_ext_src_mac, &ta_base_peer->mac_addr.raw[0],
  157. QDF_MAC_ADDR_SIZE);
  158. dp_peer_unref_delete(ta_base_peer, DP_MOD_ID_RX);
  159. soc->cdp_soc.ol_ops->rx_wds_ext_peer_learn(
  160. soc->ctrl_psoc,
  161. ta_txrx_peer->peer_id,
  162. ta_txrx_peer->vdev->vdev_id,
  163. wds_ext_src_mac);
  164. }
  165. }
  166. #else
  167. static inline void dp_wds_ext_peer_learn_be(struct dp_soc *soc,
  168. struct dp_txrx_peer *ta_txrx_peer,
  169. uint8_t *rx_tlv_hdr,
  170. qdf_nbuf_t nbuf)
  171. {
  172. }
  173. #endif
  174. static void
  175. dp_rx_wds_learn(struct dp_soc *soc,
  176. struct dp_vdev *vdev,
  177. uint8_t *rx_tlv_hdr,
  178. struct dp_txrx_peer *ta_txrx_peer,
  179. qdf_nbuf_t nbuf)
  180. {
  181. dp_wds_ext_peer_learn_be(soc, ta_txrx_peer, rx_tlv_hdr, nbuf);
  182. }
  183. #endif
  184. #ifdef DP_RX_PEEK_MSDU_DONE_WAR
  185. static inline int dp_rx_war_peek_msdu_done(struct dp_soc *soc,
  186. struct dp_rx_desc *rx_desc)
  187. {
  188. uint8_t *rx_tlv_hdr;
  189. qdf_nbuf_sync_for_cpu(soc->osdev, rx_desc->nbuf, QDF_DMA_FROM_DEVICE);
  190. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  191. return hal_rx_tlv_msdu_done_get_be(rx_tlv_hdr);
  192. }
  193. /**
  194. * dp_rx_delink_n_rel_rx_desc() - unmap & free the nbuf in the rx_desc
  195. * @soc: DP SoC handle
  196. * @rx_desc: rx_desc handle of the nbuf to be unmapped & freed
  197. * @reo_ring_num: REO_RING_NUM corresponding to the REO for which the
  198. * bottom half is being serviced.
  199. *
  200. * Return: None
  201. */
  202. static inline void
  203. dp_rx_delink_n_rel_rx_desc(struct dp_soc *soc, struct dp_rx_desc *rx_desc,
  204. uint8_t reo_ring_num)
  205. {
  206. if (!rx_desc)
  207. return;
  208. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  209. dp_rx_nbuf_free(rx_desc->nbuf);
  210. /*
  211. * RX_DESC flags:
  212. * in_use = 0 will be set when this rx_desc is added to local freelist
  213. * unmapped = 1 will be set by dp_rx_nbuf_unmap
  214. * in_err_state = 0 will be set during replenish
  215. * has_reuse_nbuf need not be touched.
  216. * msdu_done_fail = 0 should be set here ..!!
  217. */
  218. rx_desc->msdu_done_fail = 0;
  219. }
  220. static inline struct dp_rx_desc *
  221. dp_rx_war_store_msdu_done_fail_desc(struct dp_soc *soc,
  222. struct dp_rx_desc *rx_desc,
  223. uint8_t reo_ring_num)
  224. {
  225. struct dp_rx_msdu_done_fail_desc_list *msdu_done_fail_desc_list =
  226. &soc->msdu_done_fail_desc_list;
  227. struct dp_rx_desc *old_rx_desc;
  228. uint32_t idx;
  229. idx = dp_get_next_index(&msdu_done_fail_desc_list->index,
  230. DP_MSDU_DONE_FAIL_DESCS_MAX);
  231. old_rx_desc = msdu_done_fail_desc_list->msdu_done_fail_descs[idx];
  232. dp_rx_delink_n_rel_rx_desc(soc, old_rx_desc, reo_ring_num);
  233. msdu_done_fail_desc_list->msdu_done_fail_descs[idx] = rx_desc;
  234. return old_rx_desc;
  235. }
  236. #else
  237. static inline int dp_rx_war_peek_msdu_done(struct dp_soc *soc,
  238. struct dp_rx_desc *rx_desc)
  239. {
  240. return 1;
  241. }
  242. static inline struct dp_rx_desc *
  243. dp_rx_war_store_msdu_done_fail_desc(struct dp_soc *soc,
  244. struct dp_rx_desc *rx_desc,
  245. uint8_t reo_ring_num)
  246. {
  247. return NULL;
  248. }
  249. #endif
  250. uint32_t dp_rx_process_be(struct dp_intr *int_ctx,
  251. hal_ring_handle_t hal_ring_hdl, uint8_t reo_ring_num,
  252. uint32_t quota)
  253. {
  254. hal_ring_desc_t ring_desc;
  255. hal_ring_desc_t last_prefetched_hw_desc;
  256. hal_soc_handle_t hal_soc;
  257. struct dp_rx_desc *rx_desc = NULL;
  258. struct dp_rx_desc *last_prefetched_sw_desc = NULL;
  259. qdf_nbuf_t nbuf, next;
  260. bool near_full;
  261. union dp_rx_desc_list_elem_t *head[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  262. union dp_rx_desc_list_elem_t *tail[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  263. uint32_t num_pending = 0;
  264. uint32_t rx_bufs_used = 0, rx_buf_cookie;
  265. uint16_t msdu_len = 0;
  266. uint16_t peer_id;
  267. uint8_t vdev_id;
  268. struct dp_txrx_peer *txrx_peer;
  269. dp_txrx_ref_handle txrx_ref_handle = NULL;
  270. struct dp_vdev *vdev;
  271. uint32_t pkt_len = 0;
  272. enum hal_reo_error_status error;
  273. uint8_t *rx_tlv_hdr;
  274. uint32_t rx_bufs_reaped[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  275. uint8_t mac_id = 0;
  276. struct dp_pdev *rx_pdev;
  277. uint8_t enh_flag;
  278. struct dp_srng *dp_rxdma_srng;
  279. struct rx_desc_pool *rx_desc_pool;
  280. struct dp_soc *soc = int_ctx->soc;
  281. struct cdp_tid_rx_stats *tid_stats;
  282. qdf_nbuf_t nbuf_head;
  283. qdf_nbuf_t nbuf_tail;
  284. qdf_nbuf_t deliver_list_head;
  285. qdf_nbuf_t deliver_list_tail;
  286. uint32_t num_rx_bufs_reaped = 0;
  287. uint32_t intr_id;
  288. struct hif_opaque_softc *scn;
  289. int32_t tid = 0;
  290. bool is_prev_msdu_last = true;
  291. uint32_t num_entries_avail = 0;
  292. uint32_t rx_ol_pkt_cnt = 0;
  293. uint32_t num_entries = 0;
  294. QDF_STATUS status;
  295. qdf_nbuf_t ebuf_head;
  296. qdf_nbuf_t ebuf_tail;
  297. uint8_t pkt_capture_offload = 0;
  298. struct dp_srng *rx_ring = &soc->reo_dest_ring[reo_ring_num];
  299. int max_reap_limit, ring_near_full;
  300. struct dp_soc *replenish_soc;
  301. uint8_t chip_id;
  302. uint64_t current_time = 0;
  303. uint32_t old_tid;
  304. uint32_t peer_ext_stats;
  305. uint32_t dsf;
  306. uint32_t l3_pad;
  307. uint8_t link_id = 0;
  308. uint16_t buf_size;
  309. DP_HIST_INIT();
  310. qdf_assert_always(soc && hal_ring_hdl);
  311. hal_soc = soc->hal_soc;
  312. qdf_assert_always(hal_soc);
  313. scn = soc->hif_handle;
  314. intr_id = int_ctx->dp_intr_id;
  315. num_entries = hal_srng_get_num_entries(hal_soc, hal_ring_hdl);
  316. dp_runtime_pm_mark_last_busy(soc);
  317. buf_size = wlan_cfg_rx_buffer_size(soc->wlan_cfg_ctx);
  318. more_data:
  319. /* reset local variables here to be re-used in the function */
  320. nbuf_head = NULL;
  321. nbuf_tail = NULL;
  322. deliver_list_head = NULL;
  323. deliver_list_tail = NULL;
  324. txrx_peer = NULL;
  325. vdev = NULL;
  326. num_rx_bufs_reaped = 0;
  327. ebuf_head = NULL;
  328. ebuf_tail = NULL;
  329. ring_near_full = 0;
  330. max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  331. qdf_mem_zero(rx_bufs_reaped, sizeof(rx_bufs_reaped));
  332. qdf_mem_zero(head, sizeof(head));
  333. qdf_mem_zero(tail, sizeof(tail));
  334. old_tid = 0xff;
  335. dsf = 0;
  336. peer_ext_stats = 0;
  337. rx_pdev = NULL;
  338. tid_stats = NULL;
  339. dp_pkt_get_timestamp(&current_time);
  340. ring_near_full = _dp_srng_test_and_update_nf_params(soc, rx_ring,
  341. &max_reap_limit);
  342. peer_ext_stats = wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx);
  343. if (qdf_unlikely(dp_rx_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  344. /*
  345. * Need API to convert from hal_ring pointer to
  346. * Ring Type / Ring Id combo
  347. */
  348. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  349. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  350. FL("HAL RING Access Failed -- %pK"), hal_ring_hdl);
  351. goto done;
  352. }
  353. hal_srng_update_ring_usage_wm_no_lock(soc->hal_soc, hal_ring_hdl);
  354. if (!num_pending)
  355. num_pending = hal_srng_dst_num_valid(hal_soc, hal_ring_hdl, 0);
  356. if (num_pending > quota)
  357. num_pending = quota;
  358. dp_srng_dst_inv_cached_descs(soc, hal_ring_hdl, num_pending);
  359. last_prefetched_hw_desc = dp_srng_dst_prefetch_32_byte_desc(hal_soc,
  360. hal_ring_hdl,
  361. num_pending);
  362. /*
  363. * start reaping the buffers from reo ring and queue
  364. * them in per vdev queue.
  365. * Process the received pkts in a different per vdev loop.
  366. */
  367. while (qdf_likely(num_pending)) {
  368. ring_desc = dp_srng_dst_get_next(soc, hal_ring_hdl);
  369. if (qdf_unlikely(!ring_desc))
  370. break;
  371. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  372. if (qdf_unlikely(error == HAL_REO_ERROR_DETECTED)) {
  373. dp_rx_err("%pK: HAL RING 0x%pK:error %d",
  374. soc, hal_ring_hdl, error);
  375. DP_STATS_INC(soc, rx.err.hal_reo_error[reo_ring_num],
  376. 1);
  377. /* Don't know how to deal with this -- assert */
  378. qdf_assert(0);
  379. }
  380. dp_rx_ring_record_entry(soc, reo_ring_num, ring_desc);
  381. rx_buf_cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  382. status = dp_rx_cookie_check_and_invalidate(ring_desc);
  383. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  384. DP_STATS_INC(soc, rx.err.stale_cookie, 1);
  385. break;
  386. }
  387. rx_desc = (struct dp_rx_desc *)
  388. hal_rx_get_reo_desc_va(ring_desc);
  389. dp_rx_desc_sw_cc_check(soc, rx_buf_cookie, &rx_desc);
  390. status = dp_rx_desc_sanity(soc, hal_soc, hal_ring_hdl,
  391. ring_desc, rx_desc);
  392. if (QDF_IS_STATUS_ERROR(status)) {
  393. if (qdf_unlikely(rx_desc && rx_desc->nbuf)) {
  394. qdf_assert_always(!rx_desc->unmapped);
  395. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  396. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  397. rx_desc->pool_id);
  398. dp_rx_add_to_free_desc_list(
  399. &head[rx_desc->chip_id][rx_desc->pool_id],
  400. &tail[rx_desc->chip_id][rx_desc->pool_id],
  401. rx_desc);
  402. }
  403. continue;
  404. }
  405. /*
  406. * this is a unlikely scenario where the host is reaping
  407. * a descriptor which it already reaped just a while ago
  408. * but is yet to replenish it back to HW.
  409. * In this case host will dump the last 128 descriptors
  410. * including the software descriptor rx_desc and assert.
  411. */
  412. if (qdf_unlikely(!rx_desc->in_use)) {
  413. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  414. dp_info_rl("Reaping rx_desc not in use!");
  415. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  416. ring_desc, rx_desc);
  417. continue;
  418. }
  419. status = dp_rx_desc_nbuf_sanity_check(soc, ring_desc, rx_desc);
  420. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  421. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  422. dp_info_rl("Nbuf sanity check failure!");
  423. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  424. ring_desc, rx_desc);
  425. rx_desc->in_err_state = 1;
  426. continue;
  427. }
  428. if (qdf_unlikely(!dp_rx_desc_check_magic(rx_desc))) {
  429. dp_err("Invalid rx_desc cookie=%d", rx_buf_cookie);
  430. DP_STATS_INC(soc, rx.err.rx_desc_invalid_magic, 1);
  431. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  432. ring_desc, rx_desc);
  433. }
  434. pkt_capture_offload =
  435. dp_rx_copy_desc_info_in_nbuf_cb(soc, ring_desc,
  436. rx_desc->nbuf,
  437. reo_ring_num);
  438. if (qdf_unlikely(qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf))) {
  439. /* In dp_rx_sg_create() until the last buffer,
  440. * end bit should not be set. As continuation bit set,
  441. * this is not a last buffer.
  442. */
  443. qdf_nbuf_set_rx_chfrag_end(rx_desc->nbuf, 0);
  444. /* previous msdu has end bit set, so current one is
  445. * the new MPDU
  446. */
  447. if (is_prev_msdu_last) {
  448. /* Get number of entries available in HW ring */
  449. num_entries_avail =
  450. hal_srng_dst_num_valid(hal_soc,
  451. hal_ring_hdl, 1);
  452. /* For new MPDU check if we can read complete
  453. * MPDU by comparing the number of buffers
  454. * available and number of buffers needed to
  455. * reap this MPDU
  456. */
  457. if ((QDF_NBUF_CB_RX_PKT_LEN(rx_desc->nbuf) /
  458. (buf_size -
  459. soc->rx_pkt_tlv_size) + 1) >
  460. num_pending) {
  461. DP_STATS_INC(soc,
  462. rx.msdu_scatter_wait_break,
  463. 1);
  464. dp_rx_cookie_reset_invalid_bit(
  465. ring_desc);
  466. /* As we are going to break out of the
  467. * loop because of unavailability of
  468. * descs to form complete SG, we need to
  469. * reset the TP in the REO destination
  470. * ring.
  471. */
  472. hal_srng_dst_dec_tp(hal_soc,
  473. hal_ring_hdl);
  474. break;
  475. }
  476. is_prev_msdu_last = false;
  477. }
  478. } else if (qdf_unlikely(!dp_rx_war_peek_msdu_done(soc,
  479. rx_desc))) {
  480. struct dp_rx_desc *old_rx_desc =
  481. dp_rx_war_store_msdu_done_fail_desc(
  482. soc, rx_desc,
  483. reo_ring_num);
  484. if (qdf_likely(old_rx_desc)) {
  485. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  486. dp_rx_add_to_free_desc_list
  487. (&head[rx_desc->chip_id][rx_desc->pool_id],
  488. &tail[rx_desc->chip_id][rx_desc->pool_id],
  489. old_rx_desc);
  490. quota -= 1;
  491. num_pending -= 1;
  492. num_rx_bufs_reaped++;
  493. }
  494. rx_desc->msdu_done_fail = 1;
  495. DP_STATS_INC(soc, rx.err.msdu_done_fail, 1);
  496. dp_err("MSDU DONE failure %d",
  497. soc->stats.rx.err.msdu_done_fail);
  498. dp_rx_msdu_done_fail_event_record(soc, rx_desc,
  499. rx_desc->nbuf);
  500. continue;
  501. }
  502. if (!is_prev_msdu_last &&
  503. !(qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)))
  504. is_prev_msdu_last = true;
  505. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  506. /*
  507. * move unmap after scattered msdu waiting break logic
  508. * in case double skb unmap happened.
  509. */
  510. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  511. DP_RX_PROCESS_NBUF(soc, nbuf_head, nbuf_tail, ebuf_head,
  512. ebuf_tail, rx_desc);
  513. quota -= 1;
  514. num_pending -= 1;
  515. dp_rx_add_to_free_desc_list
  516. (&head[rx_desc->chip_id][rx_desc->pool_id],
  517. &tail[rx_desc->chip_id][rx_desc->pool_id], rx_desc);
  518. num_rx_bufs_reaped++;
  519. dp_rx_prefetch_hw_sw_nbuf_32_byte_desc(soc, hal_soc,
  520. num_pending,
  521. hal_ring_hdl,
  522. &last_prefetched_hw_desc,
  523. &last_prefetched_sw_desc);
  524. /*
  525. * only if complete msdu is received for scatter case,
  526. * then allow break.
  527. */
  528. if (is_prev_msdu_last &&
  529. dp_rx_reap_loop_pkt_limit_hit(soc, num_rx_bufs_reaped,
  530. max_reap_limit))
  531. break;
  532. }
  533. done:
  534. dp_rx_srng_access_end(int_ctx, soc, hal_ring_hdl);
  535. qdf_dsb();
  536. dp_rx_per_core_stats_update(soc, reo_ring_num, num_rx_bufs_reaped);
  537. for (chip_id = 0; chip_id < WLAN_MAX_MLO_CHIPS; chip_id++) {
  538. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  539. /*
  540. * continue with next mac_id if no pkts were reaped
  541. * from that pool
  542. */
  543. if (!rx_bufs_reaped[chip_id][mac_id])
  544. continue;
  545. replenish_soc = dp_rx_replenish_soc_get(soc, chip_id);
  546. dp_rxdma_srng =
  547. &replenish_soc->rx_refill_buf_ring[mac_id];
  548. rx_desc_pool = &replenish_soc->rx_desc_buf[mac_id];
  549. dp_rx_buffers_replenish_simple(replenish_soc, mac_id,
  550. dp_rxdma_srng,
  551. rx_desc_pool,
  552. rx_bufs_reaped[chip_id][mac_id],
  553. &head[chip_id][mac_id],
  554. &tail[chip_id][mac_id]);
  555. }
  556. }
  557. /* Peer can be NULL is case of LFR */
  558. if (qdf_likely(txrx_peer))
  559. vdev = NULL;
  560. /*
  561. * BIG loop where each nbuf is dequeued from global queue,
  562. * processed and queued back on a per vdev basis. These nbufs
  563. * are sent to stack as and when we run out of nbufs
  564. * or a new nbuf dequeued from global queue has a different
  565. * vdev when compared to previous nbuf.
  566. */
  567. nbuf = nbuf_head;
  568. while (nbuf) {
  569. next = nbuf->next;
  570. dp_rx_prefetch_nbuf_data_be(nbuf, next);
  571. if (qdf_unlikely(dp_rx_is_raw_frame_dropped(nbuf))) {
  572. nbuf = next;
  573. DP_STATS_INC(soc, rx.err.raw_frm_drop, 1);
  574. continue;
  575. }
  576. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  577. vdev_id = QDF_NBUF_CB_RX_VDEV_ID(nbuf);
  578. peer_id = dp_rx_get_peer_id_be(nbuf);
  579. dp_rx_set_mpdu_seq_number_be(nbuf, rx_tlv_hdr);
  580. if (dp_rx_is_list_ready(deliver_list_head, vdev, txrx_peer,
  581. peer_id, vdev_id)) {
  582. dp_rx_deliver_to_stack(soc, vdev, txrx_peer,
  583. deliver_list_head,
  584. deliver_list_tail);
  585. deliver_list_head = NULL;
  586. deliver_list_tail = NULL;
  587. }
  588. /* Get TID from struct cb->tid_val, save to tid */
  589. tid = qdf_nbuf_get_tid_val(nbuf);
  590. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS)) {
  591. DP_STATS_INC(soc, rx.err.rx_invalid_tid_err, 1);
  592. dp_rx_nbuf_free(nbuf);
  593. nbuf = next;
  594. continue;
  595. }
  596. if (qdf_unlikely(!txrx_peer)) {
  597. txrx_peer = dp_rx_get_txrx_peer_and_vdev(soc, nbuf,
  598. peer_id,
  599. &txrx_ref_handle,
  600. pkt_capture_offload,
  601. &vdev,
  602. &rx_pdev, &dsf,
  603. &old_tid);
  604. if (qdf_unlikely(!txrx_peer) || qdf_unlikely(!vdev)) {
  605. nbuf = next;
  606. continue;
  607. }
  608. enh_flag = rx_pdev->enhanced_stats_en;
  609. } else if (txrx_peer && txrx_peer->peer_id != peer_id) {
  610. dp_txrx_peer_unref_delete(txrx_ref_handle,
  611. DP_MOD_ID_RX);
  612. txrx_peer = dp_rx_get_txrx_peer_and_vdev(soc, nbuf,
  613. peer_id,
  614. &txrx_ref_handle,
  615. pkt_capture_offload,
  616. &vdev,
  617. &rx_pdev, &dsf,
  618. &old_tid);
  619. if (qdf_unlikely(!txrx_peer) || qdf_unlikely(!vdev)) {
  620. nbuf = next;
  621. continue;
  622. }
  623. enh_flag = rx_pdev->enhanced_stats_en;
  624. }
  625. if (txrx_peer) {
  626. QDF_NBUF_CB_DP_TRACE_PRINT(nbuf) = false;
  627. qdf_dp_trace_set_track(nbuf, QDF_RX);
  628. QDF_NBUF_CB_RX_DP_TRACE(nbuf) = 1;
  629. QDF_NBUF_CB_RX_PACKET_TRACK(nbuf) =
  630. QDF_NBUF_RX_PKT_DATA_TRACK;
  631. }
  632. rx_bufs_used++;
  633. /* MLD Link Peer Statistics support */
  634. if (txrx_peer->is_mld_peer && rx_pdev->link_peer_stats) {
  635. link_id = dp_rx_get_stats_arr_idx_from_link_id(
  636. nbuf,
  637. txrx_peer);
  638. } else {
  639. link_id = 0;
  640. }
  641. dp_rx_set_nbuf_band(nbuf, txrx_peer, link_id);
  642. /* when hlos tid override is enabled, save tid in
  643. * skb->priority
  644. */
  645. if (qdf_unlikely(vdev->skip_sw_tid_classification &
  646. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED))
  647. qdf_nbuf_set_priority(nbuf, tid);
  648. DP_RX_TID_SAVE(nbuf, tid);
  649. if (qdf_unlikely(dsf) || qdf_unlikely(peer_ext_stats) ||
  650. dp_rx_pkt_tracepoints_enabled())
  651. qdf_nbuf_set_timestamp(nbuf);
  652. if (qdf_likely(old_tid != tid)) {
  653. tid_stats =
  654. &rx_pdev->stats.tid_stats.tid_rx_stats[reo_ring_num][tid];
  655. old_tid = tid;
  656. }
  657. /*
  658. * Check if DMA completed -- msdu_done is the last bit
  659. * to be written
  660. */
  661. if (qdf_unlikely(!qdf_nbuf_is_rx_chfrag_cont(nbuf) &&
  662. !hal_rx_tlv_msdu_done_get_be(rx_tlv_hdr))) {
  663. DP_STATS_INC(soc, rx.err.msdu_done_fail, 1);
  664. dp_err("MSDU DONE failure %d",
  665. soc->stats.rx.err.msdu_done_fail);
  666. hal_rx_dump_pkt_tlvs(hal_soc, rx_tlv_hdr,
  667. QDF_TRACE_LEVEL_INFO);
  668. dp_rx_msdu_done_fail_event_record(soc, NULL, nbuf);
  669. tid_stats->fail_cnt[MSDU_DONE_FAILURE]++;
  670. dp_rx_nbuf_free(nbuf);
  671. qdf_assert(0);
  672. nbuf = next;
  673. continue;
  674. }
  675. DP_HIST_PACKET_COUNT_INC(vdev->pdev->pdev_id);
  676. /*
  677. * First IF condition:
  678. * 802.11 Fragmented pkts are reinjected to REO
  679. * HW block as SG pkts and for these pkts we only
  680. * need to pull the RX TLVS header length.
  681. * Second IF condition:
  682. * The below condition happens when an MSDU is spread
  683. * across multiple buffers. This can happen in two cases
  684. * 1. The nbuf size is smaller then the received msdu.
  685. * ex: we have set the nbuf size to 2048 during
  686. * nbuf_alloc. but we received an msdu which is
  687. * 2304 bytes in size then this msdu is spread
  688. * across 2 nbufs.
  689. *
  690. * 2. AMSDUs when RAW mode is enabled.
  691. * ex: 1st MSDU is in 1st nbuf and 2nd MSDU is spread
  692. * across 1st nbuf and 2nd nbuf and last MSDU is
  693. * spread across 2nd nbuf and 3rd nbuf.
  694. *
  695. * for these scenarios let us create a skb frag_list and
  696. * append these buffers till the last MSDU of the AMSDU
  697. * Third condition:
  698. * This is the most likely case, we receive 802.3 pkts
  699. * decapsulated by HW, here we need to set the pkt length.
  700. */
  701. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  702. bool is_mcbc, is_sa_vld, is_da_vld;
  703. is_mcbc = hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  704. rx_tlv_hdr);
  705. is_sa_vld =
  706. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  707. rx_tlv_hdr);
  708. is_da_vld =
  709. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  710. rx_tlv_hdr);
  711. qdf_nbuf_set_da_mcbc(nbuf, is_mcbc);
  712. qdf_nbuf_set_da_valid(nbuf, is_da_vld);
  713. qdf_nbuf_set_sa_valid(nbuf, is_sa_vld);
  714. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  715. } else if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  716. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  717. nbuf = dp_rx_sg_create(soc, nbuf);
  718. next = nbuf->next;
  719. if (qdf_nbuf_is_raw_frame(nbuf)) {
  720. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  721. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  722. rx.raw, 1,
  723. msdu_len,
  724. link_id);
  725. } else {
  726. DP_STATS_INC(soc, rx.err.scatter_msdu, 1);
  727. if (!dp_rx_is_sg_supported()) {
  728. dp_rx_nbuf_free(nbuf);
  729. dp_info_rl("sg msdu len %d, dropped",
  730. msdu_len);
  731. nbuf = next;
  732. continue;
  733. }
  734. }
  735. } else {
  736. l3_pad = hal_rx_get_l3_pad_bytes_be(nbuf, rx_tlv_hdr);
  737. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  738. pkt_len = msdu_len + l3_pad + soc->rx_pkt_tlv_size;
  739. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  740. dp_rx_skip_tlvs(soc, nbuf, l3_pad);
  741. }
  742. dp_rx_send_pktlog(soc, rx_pdev, nbuf, QDF_TX_RX_STATUS_OK);
  743. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  744. dp_rx_err("%pK: Policy Check Drop pkt", soc);
  745. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  746. rx.policy_check_drop,
  747. 1, link_id);
  748. tid_stats->fail_cnt[POLICY_CHECK_DROP]++;
  749. /* Drop & free packet */
  750. dp_rx_nbuf_free(nbuf);
  751. /* Statistics */
  752. nbuf = next;
  753. continue;
  754. }
  755. /*
  756. * Drop non-EAPOL frames from unauthorized peer.
  757. */
  758. if (qdf_likely(txrx_peer) &&
  759. qdf_unlikely(!txrx_peer->authorize) &&
  760. !qdf_nbuf_is_raw_frame(nbuf)) {
  761. bool is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  762. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  763. if (!is_eapol) {
  764. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  765. rx.peer_unauth_rx_pkt_drop,
  766. 1, link_id);
  767. dp_rx_nbuf_free(nbuf);
  768. nbuf = next;
  769. continue;
  770. }
  771. }
  772. dp_rx_cksum_offload(vdev->pdev, nbuf, rx_tlv_hdr);
  773. dp_rx_update_flow_info(nbuf, rx_tlv_hdr);
  774. if (qdf_unlikely(!rx_pdev->rx_fast_flag)) {
  775. /*
  776. * process frame for mulitpass phrase processing
  777. */
  778. if (qdf_unlikely(vdev->multipass_en)) {
  779. if (dp_rx_multipass_process(txrx_peer, nbuf,
  780. tid) == false) {
  781. DP_PEER_PER_PKT_STATS_INC
  782. (txrx_peer,
  783. rx.multipass_rx_pkt_drop,
  784. 1, link_id);
  785. dp_rx_nbuf_free(nbuf);
  786. nbuf = next;
  787. continue;
  788. }
  789. }
  790. if (qdf_unlikely(txrx_peer &&
  791. (txrx_peer->nawds_enabled) &&
  792. (qdf_nbuf_is_da_mcbc(nbuf)) &&
  793. (hal_rx_get_mpdu_mac_ad4_valid_be
  794. (rx_tlv_hdr) == false))) {
  795. tid_stats->fail_cnt[NAWDS_MCAST_DROP]++;
  796. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  797. rx.nawds_mcast_drop,
  798. 1, link_id);
  799. dp_rx_nbuf_free(nbuf);
  800. nbuf = next;
  801. continue;
  802. }
  803. /* Update the protocol tag in SKB based on CCE metadata
  804. */
  805. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  806. reo_ring_num, false, true);
  807. /* Update the flow tag in SKB based on FSE metadata */
  808. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  809. true);
  810. if (qdf_unlikely(vdev->mesh_vdev)) {
  811. if (dp_rx_filter_mesh_packets(vdev, nbuf,
  812. rx_tlv_hdr)
  813. == QDF_STATUS_SUCCESS) {
  814. dp_rx_info("%pK: mesh pkt filtered",
  815. soc);
  816. tid_stats->fail_cnt[MESH_FILTER_DROP]++;
  817. DP_STATS_INC(vdev->pdev,
  818. dropped.mesh_filter, 1);
  819. dp_rx_nbuf_free(nbuf);
  820. nbuf = next;
  821. continue;
  822. }
  823. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr,
  824. txrx_peer);
  825. }
  826. }
  827. if (qdf_likely(vdev->rx_decap_type ==
  828. htt_cmn_pkt_type_ethernet) &&
  829. qdf_likely(!vdev->mesh_vdev)) {
  830. dp_rx_wds_learn(soc, vdev,
  831. rx_tlv_hdr,
  832. txrx_peer,
  833. nbuf);
  834. }
  835. dp_rx_msdu_stats_update(soc, nbuf, rx_tlv_hdr, txrx_peer,
  836. reo_ring_num, tid_stats, link_id);
  837. if (qdf_likely(vdev->rx_decap_type ==
  838. htt_cmn_pkt_type_ethernet) &&
  839. qdf_likely(!vdev->mesh_vdev)) {
  840. /* Intrabss-fwd */
  841. if (dp_rx_check_ap_bridge(vdev))
  842. if (dp_rx_intrabss_fwd_be(soc, txrx_peer,
  843. rx_tlv_hdr,
  844. nbuf,
  845. link_id)) {
  846. nbuf = next;
  847. tid_stats->intrabss_cnt++;
  848. continue; /* Get next desc */
  849. }
  850. }
  851. dp_rx_fill_gro_info(soc, rx_tlv_hdr, nbuf, &rx_ol_pkt_cnt);
  852. dp_rx_mark_first_packet_after_wow_wakeup(vdev->pdev, rx_tlv_hdr,
  853. nbuf);
  854. dp_rx_update_stats(soc, nbuf);
  855. dp_pkt_add_timestamp(txrx_peer->vdev, QDF_PKT_RX_DRIVER_ENTRY,
  856. current_time, nbuf);
  857. DP_RX_LIST_APPEND(deliver_list_head,
  858. deliver_list_tail,
  859. nbuf);
  860. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  861. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  862. enh_flag);
  863. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  864. rx.rx_success, 1,
  865. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  866. link_id);
  867. if (qdf_unlikely(txrx_peer->in_twt))
  868. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  869. rx.to_stack_twt, 1,
  870. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  871. link_id);
  872. tid_stats->delivered_to_stack++;
  873. nbuf = next;
  874. }
  875. DP_RX_DELIVER_TO_STACK(soc, vdev, txrx_peer, peer_id,
  876. pkt_capture_offload,
  877. deliver_list_head,
  878. deliver_list_tail);
  879. if (qdf_likely(txrx_peer))
  880. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  881. /*
  882. * If we are processing in near-full condition, there are 3 scenario
  883. * 1) Ring entries has reached critical state
  884. * 2) Ring entries are still near high threshold
  885. * 3) Ring entries are below the safe level
  886. *
  887. * One more loop will move the state to normal processing and yield
  888. */
  889. if (ring_near_full && quota)
  890. goto more_data;
  891. if (dp_rx_enable_eol_data_check(soc) && rx_bufs_used) {
  892. if (quota) {
  893. num_pending =
  894. dp_rx_srng_get_num_pending(hal_soc,
  895. hal_ring_hdl,
  896. num_entries,
  897. &near_full);
  898. if (num_pending) {
  899. DP_STATS_INC(soc, rx.hp_oos2, 1);
  900. if (!hif_exec_should_yield(scn, intr_id))
  901. goto more_data;
  902. if (qdf_unlikely(near_full)) {
  903. DP_STATS_INC(soc, rx.near_full, 1);
  904. goto more_data;
  905. }
  906. }
  907. }
  908. if (vdev && vdev->osif_fisa_flush)
  909. vdev->osif_fisa_flush(soc, reo_ring_num);
  910. if (vdev && vdev->osif_gro_flush && rx_ol_pkt_cnt) {
  911. vdev->osif_gro_flush(vdev->osif_vdev,
  912. reo_ring_num);
  913. }
  914. }
  915. /* Update histogram statistics by looping through pdev's */
  916. DP_RX_HIST_STATS_PER_PDEV();
  917. return rx_bufs_used; /* Assume no scale factor for now */
  918. }
  919. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  920. /**
  921. * dp_rx_desc_pool_init_be_cc() - initial RX desc pool for cookie conversion
  922. * @soc: Handle to DP Soc structure
  923. * @rx_desc_pool: Rx descriptor pool handler
  924. * @pool_id: Rx descriptor pool ID
  925. *
  926. * Return: QDF_STATUS_SUCCESS - succeeded, others - failed
  927. */
  928. static QDF_STATUS
  929. dp_rx_desc_pool_init_be_cc(struct dp_soc *soc,
  930. struct rx_desc_pool *rx_desc_pool,
  931. uint32_t pool_id)
  932. {
  933. struct dp_hw_cookie_conversion_t *cc_ctx;
  934. struct dp_soc_be *be_soc;
  935. union dp_rx_desc_list_elem_t *rx_desc_elem;
  936. struct dp_spt_page_desc *page_desc;
  937. uint32_t ppt_idx = 0;
  938. uint32_t avail_entry_index = 0;
  939. if (!rx_desc_pool->pool_size) {
  940. dp_err("desc_num 0 !!");
  941. return QDF_STATUS_E_FAILURE;
  942. }
  943. be_soc = dp_get_be_soc_from_dp_soc(soc);
  944. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  945. page_desc = &cc_ctx->page_desc_base[0];
  946. rx_desc_elem = rx_desc_pool->freelist;
  947. while (rx_desc_elem) {
  948. if (avail_entry_index == 0) {
  949. if (ppt_idx >= cc_ctx->total_page_num) {
  950. dp_alert("insufficient secondary page tables");
  951. qdf_assert_always(0);
  952. }
  953. page_desc = &cc_ctx->page_desc_base[ppt_idx++];
  954. }
  955. /* put each RX Desc VA to SPT pages and
  956. * get corresponding ID
  957. */
  958. DP_CC_SPT_PAGE_UPDATE_VA(page_desc->page_v_addr,
  959. avail_entry_index,
  960. &rx_desc_elem->rx_desc);
  961. rx_desc_elem->rx_desc.cookie =
  962. dp_cc_desc_id_generate(page_desc->ppt_index,
  963. avail_entry_index);
  964. rx_desc_elem->rx_desc.chip_id = dp_mlo_get_chip_id(soc);
  965. rx_desc_elem->rx_desc.pool_id = pool_id;
  966. rx_desc_elem->rx_desc.in_use = 0;
  967. rx_desc_elem = rx_desc_elem->next;
  968. avail_entry_index = (avail_entry_index + 1) &
  969. DP_CC_SPT_PAGE_MAX_ENTRIES_MASK;
  970. }
  971. return QDF_STATUS_SUCCESS;
  972. }
  973. #else
  974. static QDF_STATUS
  975. dp_rx_desc_pool_init_be_cc(struct dp_soc *soc,
  976. struct rx_desc_pool *rx_desc_pool,
  977. uint32_t pool_id)
  978. {
  979. struct dp_hw_cookie_conversion_t *cc_ctx;
  980. struct dp_soc_be *be_soc;
  981. struct dp_spt_page_desc *page_desc;
  982. uint32_t ppt_idx = 0;
  983. uint32_t avail_entry_index = 0;
  984. int i = 0;
  985. if (!rx_desc_pool->pool_size) {
  986. dp_err("desc_num 0 !!");
  987. return QDF_STATUS_E_FAILURE;
  988. }
  989. be_soc = dp_get_be_soc_from_dp_soc(soc);
  990. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  991. page_desc = &cc_ctx->page_desc_base[0];
  992. for (i = 0; i <= rx_desc_pool->pool_size - 1; i++) {
  993. if (i == rx_desc_pool->pool_size - 1)
  994. rx_desc_pool->array[i].next = NULL;
  995. else
  996. rx_desc_pool->array[i].next =
  997. &rx_desc_pool->array[i + 1];
  998. if (avail_entry_index == 0) {
  999. if (ppt_idx >= cc_ctx->total_page_num) {
  1000. dp_alert("insufficient secondary page tables");
  1001. qdf_assert_always(0);
  1002. }
  1003. page_desc = &cc_ctx->page_desc_base[ppt_idx++];
  1004. }
  1005. /* put each RX Desc VA to SPT pages and
  1006. * get corresponding ID
  1007. */
  1008. DP_CC_SPT_PAGE_UPDATE_VA(page_desc->page_v_addr,
  1009. avail_entry_index,
  1010. &rx_desc_pool->array[i].rx_desc);
  1011. rx_desc_pool->array[i].rx_desc.cookie =
  1012. dp_cc_desc_id_generate(page_desc->ppt_index,
  1013. avail_entry_index);
  1014. rx_desc_pool->array[i].rx_desc.pool_id = pool_id;
  1015. rx_desc_pool->array[i].rx_desc.in_use = 0;
  1016. rx_desc_pool->array[i].rx_desc.chip_id =
  1017. dp_mlo_get_chip_id(soc);
  1018. avail_entry_index = (avail_entry_index + 1) &
  1019. DP_CC_SPT_PAGE_MAX_ENTRIES_MASK;
  1020. }
  1021. return QDF_STATUS_SUCCESS;
  1022. }
  1023. #endif
  1024. static void
  1025. dp_rx_desc_pool_deinit_be_cc(struct dp_soc *soc,
  1026. struct rx_desc_pool *rx_desc_pool,
  1027. uint32_t pool_id)
  1028. {
  1029. struct dp_spt_page_desc *page_desc;
  1030. struct dp_soc_be *be_soc;
  1031. int i = 0;
  1032. struct dp_hw_cookie_conversion_t *cc_ctx;
  1033. be_soc = dp_get_be_soc_from_dp_soc(soc);
  1034. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  1035. for (i = 0; i < cc_ctx->total_page_num; i++) {
  1036. page_desc = &cc_ctx->page_desc_base[i];
  1037. qdf_mem_zero(page_desc->page_v_addr, qdf_page_size);
  1038. }
  1039. }
  1040. QDF_STATUS dp_rx_desc_pool_init_be(struct dp_soc *soc,
  1041. struct rx_desc_pool *rx_desc_pool,
  1042. uint32_t pool_id)
  1043. {
  1044. QDF_STATUS status = QDF_STATUS_SUCCESS;
  1045. /* Only regular RX buffer desc pool use HW cookie conversion */
  1046. if (rx_desc_pool->desc_type == QDF_DP_RX_DESC_BUF_TYPE) {
  1047. dp_info("rx_desc_buf pool init");
  1048. status = dp_rx_desc_pool_init_be_cc(soc,
  1049. rx_desc_pool,
  1050. pool_id);
  1051. } else {
  1052. dp_info("non_rx_desc_buf_pool init");
  1053. status = dp_rx_desc_pool_init_generic(soc, rx_desc_pool,
  1054. pool_id);
  1055. }
  1056. return status;
  1057. }
  1058. void dp_rx_desc_pool_deinit_be(struct dp_soc *soc,
  1059. struct rx_desc_pool *rx_desc_pool,
  1060. uint32_t pool_id)
  1061. {
  1062. if (rx_desc_pool->desc_type == QDF_DP_RX_DESC_BUF_TYPE)
  1063. dp_rx_desc_pool_deinit_be_cc(soc, rx_desc_pool, pool_id);
  1064. }
  1065. #ifdef DP_FEATURE_HW_COOKIE_CONVERSION
  1066. #ifdef DP_HW_COOKIE_CONVERT_EXCEPTION
  1067. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  1068. void *ring_desc,
  1069. struct dp_rx_desc **r_rx_desc)
  1070. {
  1071. if (hal_rx_wbm_get_cookie_convert_done(ring_desc)) {
  1072. /* HW cookie conversion done */
  1073. *r_rx_desc = (struct dp_rx_desc *)
  1074. hal_rx_wbm_get_desc_va(ring_desc);
  1075. } else {
  1076. /* SW do cookie conversion */
  1077. uint32_t cookie = HAL_RX_BUF_COOKIE_GET(ring_desc);
  1078. *r_rx_desc = (struct dp_rx_desc *)
  1079. dp_cc_desc_find(soc, cookie);
  1080. }
  1081. return QDF_STATUS_SUCCESS;
  1082. }
  1083. #else
  1084. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  1085. void *ring_desc,
  1086. struct dp_rx_desc **r_rx_desc)
  1087. {
  1088. *r_rx_desc = (struct dp_rx_desc *)
  1089. hal_rx_wbm_get_desc_va(ring_desc);
  1090. return QDF_STATUS_SUCCESS;
  1091. }
  1092. #endif /* DP_HW_COOKIE_CONVERT_EXCEPTION */
  1093. struct dp_rx_desc *dp_rx_desc_ppeds_cookie_2_va(struct dp_soc *soc,
  1094. unsigned long cookie)
  1095. {
  1096. return (struct dp_rx_desc *)cookie;
  1097. }
  1098. #else
  1099. struct dp_rx_desc *dp_rx_desc_ppeds_cookie_2_va(struct dp_soc *soc,
  1100. unsigned long cookie)
  1101. {
  1102. if (!cookie)
  1103. return NULL;
  1104. return (struct dp_rx_desc *)dp_cc_desc_find(soc, cookie);
  1105. }
  1106. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  1107. void *ring_desc,
  1108. struct dp_rx_desc **r_rx_desc)
  1109. {
  1110. /* SW do cookie conversion */
  1111. uint32_t cookie = HAL_RX_BUF_COOKIE_GET(ring_desc);
  1112. *r_rx_desc = (struct dp_rx_desc *)
  1113. dp_cc_desc_find(soc, cookie);
  1114. return QDF_STATUS_SUCCESS;
  1115. }
  1116. #endif /* DP_FEATURE_HW_COOKIE_CONVERSION */
  1117. struct dp_rx_desc *dp_rx_desc_cookie_2_va_be(struct dp_soc *soc,
  1118. uint32_t cookie)
  1119. {
  1120. return (struct dp_rx_desc *)dp_cc_desc_find(soc, cookie);
  1121. }
  1122. #if defined(WLAN_FEATURE_11BE_MLO)
  1123. #if defined(WLAN_MLO_MULTI_CHIP) && defined(WLAN_MCAST_MLO)
  1124. #define DP_RANDOM_MAC_ID_BIT_MASK 0xC0
  1125. #define DP_RANDOM_MAC_OFFSET 1
  1126. #define DP_MAC_LOCAL_ADMBIT_MASK 0x2
  1127. #define DP_MAC_LOCAL_ADMBIT_OFFSET 0
  1128. static inline void dp_rx_dummy_src_mac(struct dp_vdev *vdev,
  1129. qdf_nbuf_t nbuf)
  1130. {
  1131. qdf_ether_header_t *eh =
  1132. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1133. eh->ether_shost[DP_MAC_LOCAL_ADMBIT_OFFSET] =
  1134. eh->ether_shost[DP_MAC_LOCAL_ADMBIT_OFFSET] |
  1135. DP_MAC_LOCAL_ADMBIT_MASK;
  1136. }
  1137. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1138. static inline bool dp_rx_mlo_igmp_wds_ext_handler(struct dp_txrx_peer *peer)
  1139. {
  1140. return qdf_atomic_test_bit(WDS_EXT_PEER_INIT_BIT, &peer->wds_ext.init);
  1141. }
  1142. #else
  1143. static inline bool dp_rx_mlo_igmp_wds_ext_handler(struct dp_txrx_peer *peer)
  1144. {
  1145. return false;
  1146. }
  1147. #endif
  1148. #ifdef EXT_HYBRID_MLO_MODE
  1149. static inline
  1150. bool dp_rx_check_ext_hybrid_mode(struct dp_soc *soc, struct dp_vdev *vdev)
  1151. {
  1152. return ((DP_MLD_MODE_HYBRID_NONBOND == soc->mld_mode_ap) &&
  1153. (wlan_op_mode_ap == vdev->opmode));
  1154. }
  1155. #else
  1156. static inline
  1157. bool dp_rx_check_ext_hybrid_mode(struct dp_soc *soc, struct dp_vdev *vdev)
  1158. {
  1159. return false;
  1160. }
  1161. #endif
  1162. bool dp_rx_mlo_igmp_handler(struct dp_soc *soc,
  1163. struct dp_vdev *vdev,
  1164. struct dp_txrx_peer *peer,
  1165. qdf_nbuf_t nbuf,
  1166. uint8_t link_id)
  1167. {
  1168. qdf_nbuf_t nbuf_copy;
  1169. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1170. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1171. struct cdp_tid_rx_stats *tid_stats = &peer->vdev->pdev->stats.
  1172. tid_stats.tid_rx_wbm_stats[0][tid];
  1173. if (!(qdf_nbuf_is_ipv4_igmp_pkt(nbuf) ||
  1174. qdf_nbuf_is_ipv6_igmp_pkt(nbuf)))
  1175. return false;
  1176. if (qdf_unlikely(vdev->multipass_en)) {
  1177. if (dp_rx_multipass_process(peer, nbuf, tid) == false) {
  1178. DP_PEER_PER_PKT_STATS_INC(peer,
  1179. rx.multipass_rx_pkt_drop,
  1180. 1, link_id);
  1181. return false;
  1182. }
  1183. }
  1184. if (!peer->bss_peer) {
  1185. if (dp_rx_intrabss_mcbc_fwd(soc, peer, NULL, nbuf,
  1186. tid_stats, link_id))
  1187. dp_rx_err("forwarding failed");
  1188. }
  1189. qdf_nbuf_set_next(nbuf, NULL);
  1190. /* REO sends IGMP to driver only if AP is operating in hybrid
  1191. * mld mode.
  1192. */
  1193. if (qdf_unlikely(dp_rx_mlo_igmp_wds_ext_handler(peer))) {
  1194. /* send the IGMP to the netdev corresponding to the interface
  1195. * its received on
  1196. */
  1197. goto send_pkt;
  1198. }
  1199. if (dp_rx_check_ext_hybrid_mode(soc, vdev)) {
  1200. /* send the IGMP to the netdev corresponding to the interface
  1201. * its received on
  1202. */
  1203. goto send_pkt;
  1204. }
  1205. /*
  1206. * In the case of ME5/ME6, Backhaul WDS for a mld peer, NAWDS,
  1207. * legacy non-mlo AP vdev & non-AP vdev(which is very unlikely),
  1208. * send the igmp pkt on the same link where it received, as these
  1209. * features will use peer based tcl metadata.
  1210. */
  1211. if (vdev->mcast_enhancement_en ||
  1212. peer->is_mld_peer ||
  1213. peer->nawds_enabled ||
  1214. !vdev->mlo_vdev ||
  1215. qdf_unlikely(wlan_op_mode_ap != vdev->opmode)) {
  1216. /* send the IGMP to the netdev corresponding to the interface
  1217. * its received on
  1218. */
  1219. goto send_pkt;
  1220. }
  1221. /* We are here, it means a legacy non-wds sta is connected
  1222. * to a hybrid mld ap, So send a clone of the IGPMP packet
  1223. * on the interface where it was received.
  1224. */
  1225. nbuf_copy = qdf_nbuf_copy(nbuf);
  1226. if (qdf_likely(nbuf_copy))
  1227. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf_copy, NULL);
  1228. dp_rx_dummy_src_mac(vdev, nbuf);
  1229. /* Set the ml peer valid bit in skb peer metadata, so that osif
  1230. * can deliver the SA mangled IGMP packet to mld netdev.
  1231. */
  1232. QDF_NBUF_CB_RX_PEER_ID(nbuf) |= CDP_RX_ML_PEER_VALID_MASK;
  1233. /* Deliver the original IGMP with dummy src on the mld netdev */
  1234. send_pkt:
  1235. dp_rx_deliver_to_stack(be_vdev->vdev.pdev->soc,
  1236. &be_vdev->vdev,
  1237. peer,
  1238. nbuf,
  1239. NULL);
  1240. return true;
  1241. }
  1242. #else
  1243. bool dp_rx_mlo_igmp_handler(struct dp_soc *soc,
  1244. struct dp_vdev *vdev,
  1245. struct dp_txrx_peer *peer,
  1246. qdf_nbuf_t nbuf,
  1247. uint8_t link_id)
  1248. {
  1249. return false;
  1250. }
  1251. #endif
  1252. #endif
  1253. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1254. uint32_t dp_rx_nf_process(struct dp_intr *int_ctx,
  1255. hal_ring_handle_t hal_ring_hdl,
  1256. uint8_t reo_ring_num,
  1257. uint32_t quota)
  1258. {
  1259. struct dp_soc *soc = int_ctx->soc;
  1260. struct dp_srng *rx_ring = &soc->reo_dest_ring[reo_ring_num];
  1261. uint32_t work_done = 0;
  1262. if (dp_srng_get_near_full_level(soc, rx_ring) <
  1263. DP_SRNG_THRESH_NEAR_FULL)
  1264. return 0;
  1265. qdf_atomic_set(&rx_ring->near_full, 1);
  1266. work_done++;
  1267. return work_done;
  1268. }
  1269. #endif
  1270. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1271. #ifdef WLAN_FEATURE_11BE_MLO
  1272. /**
  1273. * dp_rx_intrabss_fwd_mlo_allow() - check if MLO forwarding is allowed
  1274. * @ta_peer: transmitter peer handle
  1275. * @da_peer: destination peer handle
  1276. *
  1277. * Return: true - MLO forwarding case, false: not
  1278. */
  1279. static inline bool
  1280. dp_rx_intrabss_fwd_mlo_allow(struct dp_txrx_peer *ta_peer,
  1281. struct dp_txrx_peer *da_peer)
  1282. {
  1283. /* TA peer and DA peer's vdev should be partner MLO vdevs */
  1284. if (dp_peer_find_mac_addr_cmp(&ta_peer->vdev->mld_mac_addr,
  1285. &da_peer->vdev->mld_mac_addr))
  1286. return false;
  1287. return true;
  1288. }
  1289. #else
  1290. static inline bool
  1291. dp_rx_intrabss_fwd_mlo_allow(struct dp_txrx_peer *ta_peer,
  1292. struct dp_txrx_peer *da_peer)
  1293. {
  1294. return false;
  1295. }
  1296. #endif
  1297. #ifdef INTRA_BSS_FWD_OFFLOAD
  1298. /**
  1299. * dp_rx_intrabss_ucast_check_be() - Check if intrabss is allowed
  1300. * for unicast frame
  1301. * @nbuf: RX packet buffer
  1302. * @ta_peer: transmitter DP peer handle
  1303. * @rx_tlv_hdr: Rx TLV header
  1304. * @msdu_metadata: MSDU meta data info
  1305. * @params: params to be filled in
  1306. *
  1307. * Return: true - intrabss allowed
  1308. * false - not allow
  1309. */
  1310. static bool
  1311. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1312. struct dp_txrx_peer *ta_peer,
  1313. uint8_t *rx_tlv_hdr,
  1314. struct hal_rx_msdu_metadata *msdu_metadata,
  1315. struct dp_be_intrabss_params *params)
  1316. {
  1317. uint8_t dest_chip_id, dest_chip_pmac_id;
  1318. struct dp_vdev_be *be_vdev =
  1319. dp_get_be_vdev_from_dp_vdev(ta_peer->vdev);
  1320. struct dp_soc_be *be_soc =
  1321. dp_get_be_soc_from_dp_soc(params->dest_soc);
  1322. uint16_t da_peer_id;
  1323. struct dp_peer *da_peer = NULL;
  1324. if (!qdf_nbuf_is_intra_bss(nbuf))
  1325. return false;
  1326. hal_rx_tlv_get_dest_chip_pmac_id(rx_tlv_hdr,
  1327. &dest_chip_id,
  1328. &dest_chip_pmac_id);
  1329. if (dp_assert_always_internal_stat(
  1330. (dest_chip_id <= (DP_MLO_MAX_DEST_CHIP_ID - 1)),
  1331. &be_soc->soc, rx.err.intra_bss_bad_chipid))
  1332. return false;
  1333. params->dest_soc =
  1334. dp_mlo_get_soc_ref_by_chip_id(be_soc->ml_ctxt,
  1335. dest_chip_id);
  1336. if (!params->dest_soc)
  1337. return false;
  1338. da_peer_id = HAL_RX_PEER_ID_GET(msdu_metadata);
  1339. da_peer = dp_peer_get_tgt_peer_by_id(params->dest_soc, da_peer_id,
  1340. DP_MOD_ID_RX);
  1341. if (da_peer) {
  1342. if (da_peer->bss_peer || (da_peer->txrx_peer == ta_peer)) {
  1343. dp_peer_unref_delete(da_peer, DP_MOD_ID_RX);
  1344. return false;
  1345. }
  1346. dp_peer_unref_delete(da_peer, DP_MOD_ID_RX);
  1347. }
  1348. if (!be_vdev->mlo_dev_ctxt) {
  1349. params->tx_vdev_id = ta_peer->vdev->vdev_id;
  1350. return true;
  1351. }
  1352. if (dest_chip_id == be_soc->mlo_chip_id) {
  1353. if (dest_chip_pmac_id == ta_peer->vdev->pdev->pdev_id)
  1354. params->tx_vdev_id = ta_peer->vdev->vdev_id;
  1355. else
  1356. params->tx_vdev_id =
  1357. be_vdev->mlo_dev_ctxt->vdev_list[dest_chip_id]
  1358. [dest_chip_pmac_id];
  1359. return true;
  1360. }
  1361. params->tx_vdev_id =
  1362. be_vdev->mlo_dev_ctxt->vdev_list[dest_chip_id]
  1363. [dest_chip_pmac_id];
  1364. return true;
  1365. }
  1366. #else
  1367. #ifdef WLAN_MLO_MULTI_CHIP
  1368. static bool
  1369. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1370. struct dp_txrx_peer *ta_peer,
  1371. uint8_t *rx_tlv_hdr,
  1372. struct hal_rx_msdu_metadata *msdu_metadata,
  1373. struct dp_be_intrabss_params *params)
  1374. {
  1375. uint16_t da_peer_id;
  1376. struct dp_txrx_peer *da_peer;
  1377. bool ret = false;
  1378. uint8_t dest_chip_id;
  1379. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1380. struct dp_vdev_be *be_vdev =
  1381. dp_get_be_vdev_from_dp_vdev(ta_peer->vdev);
  1382. struct dp_soc_be *be_soc =
  1383. dp_get_be_soc_from_dp_soc(params->dest_soc);
  1384. if (!(qdf_nbuf_is_da_valid(nbuf) || qdf_nbuf_is_da_mcbc(nbuf)))
  1385. return false;
  1386. dest_chip_id = HAL_RX_DEST_CHIP_ID_GET(msdu_metadata);
  1387. if (dp_assert_always_internal_stat(
  1388. (dest_chip_id <= (DP_MLO_MAX_DEST_CHIP_ID - 1)),
  1389. &be_soc->soc, rx.err.intra_bss_bad_chipid))
  1390. return false;
  1391. da_peer_id = HAL_RX_PEER_ID_GET(msdu_metadata);
  1392. /* use dest chip id when TA is MLD peer and DA is legacy */
  1393. if (be_soc->mlo_enabled &&
  1394. ta_peer->mld_peer &&
  1395. !(da_peer_id & HAL_RX_DA_IDX_ML_PEER_MASK)) {
  1396. /* validate chip_id, get a ref, and re-assign soc */
  1397. params->dest_soc =
  1398. dp_mlo_get_soc_ref_by_chip_id(be_soc->ml_ctxt,
  1399. dest_chip_id);
  1400. if (!params->dest_soc)
  1401. return false;
  1402. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc,
  1403. da_peer_id,
  1404. &txrx_ref_handle,
  1405. DP_MOD_ID_RX);
  1406. if (!da_peer)
  1407. return false;
  1408. } else {
  1409. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc,
  1410. da_peer_id,
  1411. &txrx_ref_handle,
  1412. DP_MOD_ID_RX);
  1413. if (!da_peer)
  1414. return false;
  1415. params->dest_soc = da_peer->vdev->pdev->soc;
  1416. if (!params->dest_soc)
  1417. goto rel_da_peer;
  1418. }
  1419. params->tx_vdev_id = da_peer->vdev->vdev_id;
  1420. /* If the source or destination peer in the isolation
  1421. * list then dont forward instead push to bridge stack.
  1422. */
  1423. if (dp_get_peer_isolation(ta_peer) ||
  1424. dp_get_peer_isolation(da_peer)) {
  1425. ret = false;
  1426. goto rel_da_peer;
  1427. }
  1428. if (da_peer->bss_peer || (da_peer == ta_peer)) {
  1429. ret = false;
  1430. goto rel_da_peer;
  1431. }
  1432. /* Same vdev, support Inra-BSS */
  1433. if (da_peer->vdev == ta_peer->vdev) {
  1434. ret = true;
  1435. goto rel_da_peer;
  1436. }
  1437. if (!be_vdev->mlo_dev_ctxt)
  1438. ret = false;
  1439. goto rel_da_peer;
  1440. }
  1441. /* MLO specific Intra-BSS check */
  1442. if (dp_rx_intrabss_fwd_mlo_allow(ta_peer, da_peer)) {
  1443. /* use dest chip id for legacy dest peer */
  1444. if (!(da_peer_id & HAL_RX_DA_IDX_ML_PEER_MASK)) {
  1445. if (!(be_vdev->mlo_dev_ctxt->vdev_list[dest_chip_id][0]
  1446. == params->tx_vdev_id) &&
  1447. !(be_vdev->mlo_dev_ctxt->vdev_list[dest_chip_id][1]
  1448. == params->tx_vdev_id)) {
  1449. /*dp_soc_unref_delete(soc);*/
  1450. goto rel_da_peer;
  1451. }
  1452. }
  1453. ret = true;
  1454. }
  1455. rel_da_peer:
  1456. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  1457. return ret;
  1458. }
  1459. #else
  1460. static bool
  1461. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1462. struct dp_txrx_peer *ta_peer,
  1463. uint8_t *rx_tlv_hdr,
  1464. struct hal_rx_msdu_metadata *msdu_metadata,
  1465. struct dp_be_intrabss_params *params)
  1466. {
  1467. uint16_t da_peer_id;
  1468. struct dp_txrx_peer *da_peer;
  1469. bool ret = false;
  1470. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1471. if (!qdf_nbuf_is_da_valid(nbuf) || qdf_nbuf_is_da_mcbc(nbuf))
  1472. return false;
  1473. da_peer_id = dp_rx_peer_metadata_peer_id_get_be(
  1474. params->dest_soc,
  1475. msdu_metadata->da_idx);
  1476. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc, da_peer_id,
  1477. &txrx_ref_handle, DP_MOD_ID_RX);
  1478. if (!da_peer)
  1479. return false;
  1480. params->tx_vdev_id = da_peer->vdev->vdev_id;
  1481. /* If the source or destination peer in the isolation
  1482. * list then dont forward instead push to bridge stack.
  1483. */
  1484. if (dp_get_peer_isolation(ta_peer) ||
  1485. dp_get_peer_isolation(da_peer))
  1486. goto rel_da_peer;
  1487. if (da_peer->bss_peer || da_peer == ta_peer)
  1488. goto rel_da_peer;
  1489. /* Same vdev, support Inra-BSS */
  1490. if (da_peer->vdev == ta_peer->vdev) {
  1491. ret = true;
  1492. goto rel_da_peer;
  1493. }
  1494. /* MLO specific Intra-BSS check */
  1495. if (dp_rx_intrabss_fwd_mlo_allow(ta_peer, da_peer)) {
  1496. ret = true;
  1497. goto rel_da_peer;
  1498. }
  1499. rel_da_peer:
  1500. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  1501. return ret;
  1502. }
  1503. #endif /* WLAN_MLO_MULTI_CHIP */
  1504. #endif /* INTRA_BSS_FWD_OFFLOAD */
  1505. #if defined(WLAN_PKT_CAPTURE_RX_2_0) || defined(CONFIG_WORD_BASED_TLV)
  1506. void dp_rx_word_mask_subscribe_be(struct dp_soc *soc,
  1507. uint32_t *msg_word,
  1508. void *rx_filter)
  1509. {
  1510. struct htt_rx_ring_tlv_filter *tlv_filter =
  1511. (struct htt_rx_ring_tlv_filter *)rx_filter;
  1512. if (!msg_word || !tlv_filter)
  1513. return;
  1514. /* tlv_filter->enable is set to 1 for monitor rings */
  1515. if (tlv_filter->enable)
  1516. return;
  1517. /* if word mask is zero, FW will set the default values */
  1518. if (!(tlv_filter->rx_mpdu_start_wmask > 0 &&
  1519. tlv_filter->rx_msdu_end_wmask > 0)) {
  1520. return;
  1521. }
  1522. HTT_RX_RING_SELECTION_CFG_WORD_MASK_COMPACTION_ENABLE_SET(*msg_word, 1);
  1523. /* word 14 */
  1524. msg_word += 3;
  1525. *msg_word = 0;
  1526. HTT_RX_RING_SELECTION_CFG_RX_MPDU_START_WORD_MASK_SET(
  1527. *msg_word,
  1528. tlv_filter->rx_mpdu_start_wmask);
  1529. /* word 15 */
  1530. msg_word++;
  1531. *msg_word = 0;
  1532. HTT_RX_RING_SELECTION_CFG_RX_MSDU_END_WORD_MASK_SET(
  1533. *msg_word,
  1534. tlv_filter->rx_msdu_end_wmask);
  1535. }
  1536. #else
  1537. void dp_rx_word_mask_subscribe_be(struct dp_soc *soc,
  1538. uint32_t *msg_word,
  1539. void *rx_filter)
  1540. {
  1541. }
  1542. #endif
  1543. #if defined(WLAN_MCAST_MLO) && defined(CONFIG_MLO_SINGLE_DEV)
  1544. static inline
  1545. bool dp_rx_intrabss_mlo_mcbc_fwd(struct dp_soc *soc, struct dp_vdev *vdev,
  1546. qdf_nbuf_t nbuf_copy)
  1547. {
  1548. struct dp_vdev *mcast_primary_vdev = NULL;
  1549. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1550. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1551. struct cdp_tx_exception_metadata tx_exc_metadata = {0};
  1552. tx_exc_metadata.is_mlo_mcast = 1;
  1553. tx_exc_metadata.tx_encap_type = CDP_INVALID_TX_ENCAP_TYPE;
  1554. tx_exc_metadata.sec_type = CDP_INVALID_SEC_TYPE;
  1555. tx_exc_metadata.peer_id = CDP_INVALID_PEER;
  1556. tx_exc_metadata.tid = CDP_INVALID_TID;
  1557. mcast_primary_vdev = dp_mlo_get_mcast_primary_vdev(be_soc,
  1558. be_vdev,
  1559. DP_MOD_ID_RX);
  1560. if (!mcast_primary_vdev)
  1561. return false;
  1562. nbuf_copy = dp_tx_send_exception((struct cdp_soc_t *)
  1563. mcast_primary_vdev->pdev->soc,
  1564. mcast_primary_vdev->vdev_id,
  1565. nbuf_copy, &tx_exc_metadata);
  1566. if (nbuf_copy)
  1567. qdf_nbuf_free(nbuf_copy);
  1568. dp_vdev_unref_delete(mcast_primary_vdev->pdev->soc,
  1569. mcast_primary_vdev, DP_MOD_ID_RX);
  1570. return true;
  1571. }
  1572. #else
  1573. static inline
  1574. bool dp_rx_intrabss_mlo_mcbc_fwd(struct dp_soc *soc, struct dp_vdev *vdev,
  1575. qdf_nbuf_t nbuf_copy)
  1576. {
  1577. return false;
  1578. }
  1579. #endif
  1580. bool
  1581. dp_rx_intrabss_mcast_handler_be(struct dp_soc *soc,
  1582. struct dp_txrx_peer *ta_txrx_peer,
  1583. qdf_nbuf_t nbuf_copy,
  1584. struct cdp_tid_rx_stats *tid_stats,
  1585. uint8_t link_id)
  1586. {
  1587. if (qdf_unlikely(ta_txrx_peer->vdev->nawds_enabled)) {
  1588. struct cdp_tx_exception_metadata tx_exc_metadata = {0};
  1589. uint16_t len = QDF_NBUF_CB_RX_PKT_LEN(nbuf_copy);
  1590. tx_exc_metadata.peer_id = ta_txrx_peer->peer_id;
  1591. tx_exc_metadata.is_intrabss_fwd = 1;
  1592. tx_exc_metadata.tid = HTT_TX_EXT_TID_INVALID;
  1593. if (dp_tx_send_exception((struct cdp_soc_t *)soc,
  1594. ta_txrx_peer->vdev->vdev_id,
  1595. nbuf_copy,
  1596. &tx_exc_metadata)) {
  1597. DP_PEER_PER_PKT_STATS_INC_PKT(ta_txrx_peer,
  1598. rx.intra_bss.fail, 1,
  1599. len, link_id);
  1600. tid_stats->fail_cnt[INTRABSS_DROP]++;
  1601. qdf_nbuf_free(nbuf_copy);
  1602. } else {
  1603. DP_PEER_PER_PKT_STATS_INC_PKT(ta_txrx_peer,
  1604. rx.intra_bss.pkts, 1,
  1605. len, link_id);
  1606. tid_stats->intrabss_cnt++;
  1607. }
  1608. return true;
  1609. }
  1610. if (dp_rx_intrabss_mlo_mcbc_fwd(soc, ta_txrx_peer->vdev,
  1611. nbuf_copy))
  1612. return true;
  1613. return false;
  1614. }
  1615. bool dp_rx_intrabss_fwd_be(struct dp_soc *soc, struct dp_txrx_peer *ta_peer,
  1616. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1617. uint8_t link_id)
  1618. {
  1619. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1620. uint8_t ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  1621. struct cdp_tid_rx_stats *tid_stats = &ta_peer->vdev->pdev->stats.
  1622. tid_stats.tid_rx_stats[ring_id][tid];
  1623. bool ret = false;
  1624. struct dp_be_intrabss_params params;
  1625. struct hal_rx_msdu_metadata msdu_metadata;
  1626. /* if it is a broadcast pkt (eg: ARP) and it is not its own
  1627. * source, then clone the pkt and send the cloned pkt for
  1628. * intra BSS forwarding and original pkt up the network stack
  1629. * Note: how do we handle multicast pkts. do we forward
  1630. * all multicast pkts as is or let a higher layer module
  1631. * like igmpsnoop decide whether to forward or not with
  1632. * Mcast enhancement.
  1633. */
  1634. if (qdf_nbuf_is_da_mcbc(nbuf) && !ta_peer->bss_peer) {
  1635. return dp_rx_intrabss_mcbc_fwd(soc, ta_peer, rx_tlv_hdr,
  1636. nbuf, tid_stats, link_id);
  1637. }
  1638. if (dp_rx_intrabss_eapol_drop_check(soc, ta_peer, rx_tlv_hdr,
  1639. nbuf))
  1640. return true;
  1641. hal_rx_msdu_packet_metadata_get_generic_be(rx_tlv_hdr, &msdu_metadata);
  1642. params.dest_soc = soc;
  1643. if (dp_rx_intrabss_ucast_check_be(nbuf, ta_peer, rx_tlv_hdr,
  1644. &msdu_metadata, &params)) {
  1645. ret = dp_rx_intrabss_ucast_fwd(params.dest_soc, ta_peer,
  1646. params.tx_vdev_id,
  1647. rx_tlv_hdr, nbuf, tid_stats,
  1648. link_id);
  1649. }
  1650. return ret;
  1651. }
  1652. #endif
  1653. #ifndef BE_WBM_RELEASE_DESC_RX_SG_SUPPORT
  1654. /**
  1655. * dp_rx_chain_msdus_be() - Function to chain all msdus of a mpdu
  1656. * to pdev invalid peer list
  1657. *
  1658. * @soc: core DP main context
  1659. * @nbuf: Buffer pointer
  1660. * @rx_tlv_hdr: start of rx tlv header
  1661. * @mac_id: mac id
  1662. *
  1663. * Return: bool: true for last msdu of mpdu
  1664. */
  1665. static bool dp_rx_chain_msdus_be(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1666. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  1667. {
  1668. bool mpdu_done = false;
  1669. qdf_nbuf_t curr_nbuf = NULL;
  1670. qdf_nbuf_t tmp_nbuf = NULL;
  1671. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1672. if (!dp_pdev) {
  1673. dp_rx_debug("%pK: pdev is null for mac_id = %d", soc, mac_id);
  1674. return mpdu_done;
  1675. }
  1676. /* if invalid peer SG list has max values free the buffers in list
  1677. * and treat current buffer as start of list
  1678. *
  1679. * current logic to detect the last buffer from attn_tlv is not reliable
  1680. * in OFDMA UL scenario hence add max buffers check to avoid list pile
  1681. * up
  1682. */
  1683. if (!dp_pdev->first_nbuf ||
  1684. (dp_pdev->invalid_peer_head_msdu &&
  1685. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST
  1686. (dp_pdev->invalid_peer_head_msdu) >= DP_MAX_INVALID_BUFFERS)) {
  1687. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1688. dp_pdev->first_nbuf = true;
  1689. /* If the new nbuf received is the first msdu of the
  1690. * amsdu and there are msdus in the invalid peer msdu
  1691. * list, then let us free all the msdus of the invalid
  1692. * peer msdu list.
  1693. * This scenario can happen when we start receiving
  1694. * new a-msdu even before the previous a-msdu is completely
  1695. * received.
  1696. */
  1697. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  1698. while (curr_nbuf) {
  1699. tmp_nbuf = curr_nbuf->next;
  1700. dp_rx_nbuf_free(curr_nbuf);
  1701. curr_nbuf = tmp_nbuf;
  1702. }
  1703. dp_pdev->invalid_peer_head_msdu = NULL;
  1704. dp_pdev->invalid_peer_tail_msdu = NULL;
  1705. dp_monitor_get_mpdu_status(dp_pdev, soc, rx_tlv_hdr);
  1706. }
  1707. if (qdf_nbuf_is_rx_chfrag_end(nbuf) &&
  1708. hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1709. qdf_assert_always(dp_pdev->first_nbuf);
  1710. dp_pdev->first_nbuf = false;
  1711. mpdu_done = true;
  1712. }
  1713. /*
  1714. * For MCL, invalid_peer_head_msdu and invalid_peer_tail_msdu
  1715. * should be NULL here, add the checking for debugging purpose
  1716. * in case some corner case.
  1717. */
  1718. DP_PDEV_INVALID_PEER_MSDU_CHECK(dp_pdev->invalid_peer_head_msdu,
  1719. dp_pdev->invalid_peer_tail_msdu);
  1720. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  1721. dp_pdev->invalid_peer_tail_msdu,
  1722. nbuf);
  1723. return mpdu_done;
  1724. }
  1725. #else
  1726. static bool dp_rx_chain_msdus_be(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1727. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  1728. {
  1729. return false;
  1730. }
  1731. #endif
  1732. qdf_nbuf_t
  1733. dp_rx_wbm_err_reap_desc_be(struct dp_intr *int_ctx, struct dp_soc *soc,
  1734. hal_ring_handle_t hal_ring_hdl, uint32_t quota,
  1735. uint32_t *rx_bufs_used)
  1736. {
  1737. hal_ring_desc_t ring_desc;
  1738. hal_soc_handle_t hal_soc;
  1739. struct dp_rx_desc *rx_desc;
  1740. union dp_rx_desc_list_elem_t
  1741. *head[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { NULL } };
  1742. union dp_rx_desc_list_elem_t
  1743. *tail[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { NULL } };
  1744. uint32_t rx_bufs_reaped[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { 0 } };
  1745. uint8_t mac_id;
  1746. struct dp_srng *dp_rxdma_srng;
  1747. struct rx_desc_pool *rx_desc_pool;
  1748. qdf_nbuf_t nbuf_head = NULL;
  1749. qdf_nbuf_t nbuf_tail = NULL;
  1750. qdf_nbuf_t nbuf;
  1751. uint8_t msdu_continuation = 0;
  1752. bool process_sg_buf = false;
  1753. QDF_STATUS status;
  1754. struct dp_soc *replenish_soc;
  1755. uint8_t chip_id;
  1756. union hal_wbm_err_info_u wbm_err = { 0 };
  1757. qdf_assert(soc && hal_ring_hdl);
  1758. hal_soc = soc->hal_soc;
  1759. qdf_assert(hal_soc);
  1760. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1761. /* TODO */
  1762. /*
  1763. * Need API to convert from hal_ring pointer to
  1764. * Ring Type / Ring Id combo
  1765. */
  1766. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  1767. soc, hal_ring_hdl);
  1768. goto done;
  1769. }
  1770. while (qdf_likely(quota)) {
  1771. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  1772. if (qdf_unlikely(!ring_desc))
  1773. break;
  1774. /* Get SW Desc from HAL desc */
  1775. if (dp_wbm_get_rx_desc_from_hal_desc_be(soc,
  1776. ring_desc,
  1777. &rx_desc)) {
  1778. dp_rx_err_err("get rx sw desc from hal_desc failed");
  1779. continue;
  1780. }
  1781. if (dp_assert_always_internal_stat(rx_desc, soc,
  1782. rx.err.rx_desc_null))
  1783. continue;
  1784. if (!dp_rx_desc_check_magic(rx_desc)) {
  1785. dp_rx_err_err("%pK: Invalid rx_desc %pK",
  1786. soc, rx_desc);
  1787. continue;
  1788. }
  1789. /*
  1790. * this is a unlikely scenario where the host is reaping
  1791. * a descriptor which it already reaped just a while ago
  1792. * but is yet to replenish it back to HW.
  1793. * In this case host will dump the last 128 descriptors
  1794. * including the software descriptor rx_desc and assert.
  1795. */
  1796. if (qdf_unlikely(!rx_desc->in_use)) {
  1797. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  1798. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1799. ring_desc, rx_desc);
  1800. continue;
  1801. }
  1802. status = dp_rx_wbm_desc_nbuf_sanity_check(soc, hal_ring_hdl,
  1803. ring_desc, rx_desc);
  1804. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1805. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1806. dp_info_rl("Rx error Nbuf %pK sanity check failure!",
  1807. rx_desc->nbuf);
  1808. rx_desc->in_err_state = 1;
  1809. continue;
  1810. }
  1811. nbuf = rx_desc->nbuf;
  1812. /*
  1813. * Read wbm err info , MSDU info , MPDU info , peer meta data,
  1814. * from desc. Save all the info in nbuf CB/TLV.
  1815. * We will need this info when we do the actual nbuf processing
  1816. */
  1817. wbm_err.info = dp_rx_wbm_err_copy_desc_info_in_nbuf(
  1818. soc,
  1819. ring_desc,
  1820. nbuf,
  1821. rx_desc->pool_id);
  1822. /*
  1823. * For WBM ring, expect only MSDU buffers
  1824. */
  1825. if (dp_assert_always_internal_stat(
  1826. wbm_err.info_bit.buffer_or_desc_type ==
  1827. HAL_RX_WBM_BUF_TYPE_REL_BUF,
  1828. soc, rx.err.wbm_err_buf_rel_type))
  1829. continue;
  1830. /*
  1831. * Errors are handled only if the source is RXDMA or REO
  1832. */
  1833. qdf_assert((wbm_err.info_bit.wbm_err_src ==
  1834. HAL_RX_WBM_ERR_SRC_RXDMA) ||
  1835. (wbm_err.info_bit.wbm_err_src ==
  1836. HAL_RX_WBM_ERR_SRC_REO));
  1837. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1838. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1839. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  1840. rx_desc->unmapped = 1;
  1841. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1842. if (qdf_unlikely(
  1843. soc->wbm_release_desc_rx_sg_support &&
  1844. dp_rx_is_sg_formation_required(&wbm_err.info_bit))) {
  1845. /* SG is detected from continuation bit */
  1846. msdu_continuation =
  1847. dp_rx_wbm_err_msdu_continuation_get(soc,
  1848. ring_desc,
  1849. nbuf);
  1850. if (msdu_continuation &&
  1851. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  1852. /* Update length from first buffer in SG */
  1853. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  1854. hal_rx_msdu_start_msdu_len_get(
  1855. soc->hal_soc,
  1856. qdf_nbuf_data(nbuf));
  1857. soc->wbm_sg_param.wbm_is_first_msdu_in_sg =
  1858. true;
  1859. }
  1860. if (msdu_continuation) {
  1861. /* MSDU continued packets */
  1862. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  1863. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1864. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  1865. } else {
  1866. /* This is the terminal packet in SG */
  1867. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1868. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1869. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1870. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  1871. process_sg_buf = true;
  1872. }
  1873. } else {
  1874. qdf_nbuf_set_rx_chfrag_cont(nbuf, 0);
  1875. }
  1876. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  1877. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  1878. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  1879. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  1880. nbuf);
  1881. if (process_sg_buf) {
  1882. if (!dp_rx_buffer_pool_refill(
  1883. soc,
  1884. soc->wbm_sg_param.wbm_sg_nbuf_head,
  1885. rx_desc->pool_id))
  1886. DP_RX_MERGE_TWO_LIST(
  1887. nbuf_head, nbuf_tail,
  1888. soc->wbm_sg_param.wbm_sg_nbuf_head,
  1889. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  1890. dp_rx_wbm_sg_list_last_msdu_war(soc);
  1891. dp_rx_wbm_sg_list_reset(soc);
  1892. process_sg_buf = false;
  1893. }
  1894. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  1895. rx_desc->pool_id)) {
  1896. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  1897. }
  1898. dp_rx_add_to_free_desc_list
  1899. (&head[rx_desc->chip_id][rx_desc->pool_id],
  1900. &tail[rx_desc->chip_id][rx_desc->pool_id], rx_desc);
  1901. /*
  1902. * if continuation bit is set then we have MSDU spread
  1903. * across multiple buffers, let us not decrement quota
  1904. * till we reap all buffers of that MSDU.
  1905. */
  1906. if (qdf_likely(!msdu_continuation))
  1907. quota -= 1;
  1908. }
  1909. done:
  1910. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1911. for (chip_id = 0; chip_id < WLAN_MAX_MLO_CHIPS; chip_id++) {
  1912. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  1913. /*
  1914. * continue with next mac_id if no pkts were reaped
  1915. * from that pool
  1916. */
  1917. if (!rx_bufs_reaped[chip_id][mac_id])
  1918. continue;
  1919. replenish_soc = dp_rx_replenish_soc_get(soc, chip_id);
  1920. dp_rxdma_srng =
  1921. &replenish_soc->rx_refill_buf_ring[mac_id];
  1922. rx_desc_pool = &replenish_soc->rx_desc_buf[mac_id];
  1923. dp_rx_buffers_replenish_simple(replenish_soc, mac_id,
  1924. dp_rxdma_srng,
  1925. rx_desc_pool,
  1926. rx_bufs_reaped[chip_id][mac_id],
  1927. &head[chip_id][mac_id],
  1928. &tail[chip_id][mac_id]);
  1929. *rx_bufs_used += rx_bufs_reaped[chip_id][mac_id];
  1930. }
  1931. }
  1932. return nbuf_head;
  1933. }
  1934. #ifdef WLAN_FEATURE_11BE_MLO
  1935. /**
  1936. * check_extap_multicast_loopback() - Check if rx packet is a loopback packet.
  1937. *
  1938. * @vdev: vdev on which rx packet is received
  1939. * @addr: src address of the received packet
  1940. *
  1941. */
  1942. static bool check_extap_multicast_loopback(struct dp_vdev *vdev, uint8_t *addr)
  1943. {
  1944. /* if src mac addr matches with vdev mac address then drop the pkt */
  1945. if (!(qdf_mem_cmp(addr, vdev->mac_addr.raw, QDF_MAC_ADDR_SIZE)))
  1946. return true;
  1947. /* if src mac addr matches with mld mac address then drop the pkt */
  1948. if (!(qdf_mem_cmp(addr, vdev->mld_mac_addr.raw, QDF_MAC_ADDR_SIZE)))
  1949. return true;
  1950. return false;
  1951. }
  1952. #else
  1953. static bool check_extap_multicast_loopback(struct dp_vdev *vdev, uint8_t *addr)
  1954. {
  1955. return false;
  1956. }
  1957. #endif
  1958. QDF_STATUS
  1959. dp_rx_null_q_desc_handle_be(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1960. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  1961. struct dp_txrx_peer *txrx_peer,
  1962. bool is_reo_exception,
  1963. uint8_t link_id)
  1964. {
  1965. uint32_t pkt_len;
  1966. uint16_t msdu_len;
  1967. struct dp_vdev *vdev;
  1968. uint8_t tid;
  1969. qdf_ether_header_t *eh;
  1970. struct hal_rx_msdu_metadata msdu_metadata;
  1971. uint16_t sa_idx = 0;
  1972. bool is_eapol = 0;
  1973. bool enh_flag;
  1974. uint16_t buf_size;
  1975. buf_size = wlan_cfg_rx_buffer_size(soc->wlan_cfg_ctx);
  1976. qdf_nbuf_set_rx_chfrag_start(
  1977. nbuf,
  1978. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1979. rx_tlv_hdr));
  1980. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1981. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1982. rx_tlv_hdr));
  1983. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1984. rx_tlv_hdr));
  1985. qdf_nbuf_set_da_valid(nbuf,
  1986. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1987. rx_tlv_hdr));
  1988. qdf_nbuf_set_sa_valid(nbuf,
  1989. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1990. rx_tlv_hdr));
  1991. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1992. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1993. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1994. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1995. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1996. if (dp_rx_check_pkt_len(soc, pkt_len))
  1997. goto drop_nbuf;
  1998. /* Set length in nbuf */
  1999. qdf_nbuf_set_pktlen(nbuf, qdf_min(pkt_len, (uint32_t)buf_size));
  2000. }
  2001. /*
  2002. * Check if DMA completed -- msdu_done is the last bit
  2003. * to be written
  2004. */
  2005. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  2006. dp_err_rl("MSDU DONE failure");
  2007. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  2008. QDF_TRACE_LEVEL_INFO);
  2009. qdf_assert(0);
  2010. }
  2011. if (!txrx_peer &&
  2012. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  2013. rx_tlv_hdr, nbuf))
  2014. return QDF_STATUS_E_FAILURE;
  2015. if (!txrx_peer) {
  2016. bool mpdu_done = false;
  2017. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2018. if (!pdev) {
  2019. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  2020. return QDF_STATUS_E_FAILURE;
  2021. }
  2022. dp_err_rl("txrx_peer is NULL");
  2023. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  2024. qdf_nbuf_len(nbuf));
  2025. /* QCN9000 has the support enabled */
  2026. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  2027. mpdu_done = true;
  2028. nbuf->next = NULL;
  2029. /* Trigger invalid peer handler wrapper */
  2030. dp_rx_process_invalid_peer_wrapper(soc,
  2031. nbuf,
  2032. mpdu_done,
  2033. pool_id);
  2034. } else {
  2035. mpdu_done = dp_rx_chain_msdus_be(soc, nbuf, rx_tlv_hdr,
  2036. pool_id);
  2037. /* Trigger invalid peer handler wrapper */
  2038. dp_rx_process_invalid_peer_wrapper(
  2039. soc,
  2040. pdev->invalid_peer_head_msdu,
  2041. mpdu_done, pool_id);
  2042. }
  2043. if (mpdu_done) {
  2044. pdev->invalid_peer_head_msdu = NULL;
  2045. pdev->invalid_peer_tail_msdu = NULL;
  2046. }
  2047. return QDF_STATUS_E_FAILURE;
  2048. }
  2049. vdev = txrx_peer->vdev;
  2050. if (!vdev) {
  2051. dp_err_rl("Null vdev!");
  2052. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  2053. goto drop_nbuf;
  2054. }
  2055. /*
  2056. * Advance the packet start pointer by total size of
  2057. * pre-header TLV's
  2058. */
  2059. if (qdf_nbuf_is_frag(nbuf))
  2060. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  2061. else
  2062. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  2063. soc->rx_pkt_tlv_size));
  2064. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  2065. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  2066. if (dp_rx_err_drop_3addr_mcast(vdev, rx_tlv_hdr)) {
  2067. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.mcast_3addr_drop, 1,
  2068. link_id);
  2069. goto drop_nbuf;
  2070. }
  2071. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  2072. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  2073. if ((sa_idx < 0) ||
  2074. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  2075. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  2076. goto drop_nbuf;
  2077. }
  2078. }
  2079. if ((!soc->mec_fw_offload) &&
  2080. dp_rx_mcast_echo_check(soc, txrx_peer, rx_tlv_hdr, nbuf)) {
  2081. /* this is a looped back MCBC pkt, drop it */
  2082. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  2083. qdf_nbuf_len(nbuf), link_id);
  2084. goto drop_nbuf;
  2085. }
  2086. /*
  2087. * In qwrap mode if the received packet matches with any of the vdev
  2088. * mac addresses, drop it. Donot receive multicast packets originated
  2089. * from any proxysta.
  2090. */
  2091. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  2092. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  2093. qdf_nbuf_len(nbuf), link_id);
  2094. goto drop_nbuf;
  2095. }
  2096. if (qdf_unlikely(txrx_peer->nawds_enabled &&
  2097. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  2098. rx_tlv_hdr))) {
  2099. dp_err_rl("free buffer for multicast packet");
  2100. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.nawds_mcast_drop, 1,
  2101. link_id);
  2102. goto drop_nbuf;
  2103. }
  2104. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  2105. dp_err_rl("mcast Policy Check Drop pkt");
  2106. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.policy_check_drop, 1,
  2107. link_id);
  2108. goto drop_nbuf;
  2109. }
  2110. /* WDS Source Port Learning */
  2111. if (!soc->ast_offload_support &&
  2112. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  2113. vdev->wds_enabled))
  2114. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, txrx_peer, nbuf,
  2115. msdu_metadata);
  2116. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  2117. struct dp_peer *peer;
  2118. struct dp_rx_tid *rx_tid;
  2119. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  2120. DP_MOD_ID_RX_ERR);
  2121. if (peer) {
  2122. rx_tid = &peer->rx_tid[tid];
  2123. qdf_spin_lock_bh(&rx_tid->tid_lock);
  2124. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned) {
  2125. /* For Mesh peer, if on one of the mesh AP the
  2126. * mesh peer is not deleted, the new addition of mesh
  2127. * peer on other mesh AP doesn't do BA negotiation
  2128. * leading to mismatch in BA windows.
  2129. * To avoid this send max BA window during init.
  2130. */
  2131. if (qdf_unlikely(vdev->mesh_vdev) ||
  2132. qdf_unlikely(txrx_peer->nawds_enabled))
  2133. dp_rx_tid_setup_wifi3(
  2134. peer, BIT(tid),
  2135. hal_get_rx_max_ba_window(soc->hal_soc,tid),
  2136. IEEE80211_SEQ_MAX);
  2137. else
  2138. dp_rx_tid_setup_wifi3(peer, BIT(tid), 1,
  2139. IEEE80211_SEQ_MAX);
  2140. }
  2141. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  2142. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  2143. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2144. }
  2145. }
  2146. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  2147. if (!txrx_peer->authorize) {
  2148. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  2149. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  2150. if (!dp_rx_err_match_dhost(eh, vdev))
  2151. goto drop_nbuf;
  2152. } else {
  2153. goto drop_nbuf;
  2154. }
  2155. }
  2156. /*
  2157. * Drop packets in this path if cce_match is found. Packets will come
  2158. * in following path depending on whether tidQ is setup.
  2159. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  2160. * cce_match = 1
  2161. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  2162. * dropped.
  2163. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  2164. * cce_match = 1
  2165. * These packets need to be dropped and should not get delivered
  2166. * to stack.
  2167. */
  2168. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr)))
  2169. goto drop_nbuf;
  2170. /*
  2171. * In extap mode if the received packet matches with mld mac address
  2172. * drop it. For non IP packets conversion might not be possible
  2173. * due to that MEC entry will not be updated, resulting loopback.
  2174. */
  2175. if (qdf_unlikely(check_extap_multicast_loopback(vdev,
  2176. eh->ether_shost))) {
  2177. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  2178. qdf_nbuf_len(nbuf), link_id);
  2179. goto drop_nbuf;
  2180. }
  2181. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  2182. qdf_nbuf_set_raw_frame(nbuf, 1);
  2183. qdf_nbuf_set_next(nbuf, NULL);
  2184. dp_rx_deliver_raw(vdev, nbuf, txrx_peer, link_id);
  2185. } else {
  2186. enh_flag = vdev->pdev->enhanced_stats_en;
  2187. qdf_nbuf_set_next(nbuf, NULL);
  2188. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  2189. enh_flag);
  2190. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2191. rx.rx_success, 1,
  2192. qdf_nbuf_len(nbuf),
  2193. link_id);
  2194. /*
  2195. * Update the protocol tag in SKB based on
  2196. * CCE metadata
  2197. */
  2198. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  2199. EXCEPTION_DEST_RING_ID,
  2200. true, true);
  2201. /* Update the flow tag in SKB based on FSE metadata */
  2202. dp_rx_update_flow_tag(soc, vdev, nbuf,
  2203. rx_tlv_hdr, true);
  2204. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  2205. soc->hal_soc, rx_tlv_hdr) &&
  2206. (vdev->rx_decap_type ==
  2207. htt_cmn_pkt_type_ethernet))) {
  2208. DP_PEER_MC_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  2209. enh_flag, link_id);
  2210. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  2211. DP_PEER_BC_INCC_PKT(txrx_peer, 1,
  2212. qdf_nbuf_len(nbuf),
  2213. enh_flag,
  2214. link_id);
  2215. } else {
  2216. DP_PEER_UC_INCC_PKT(txrx_peer, 1,
  2217. qdf_nbuf_len(nbuf),
  2218. enh_flag,
  2219. link_id);
  2220. }
  2221. qdf_nbuf_set_exc_frame(nbuf, 1);
  2222. if (qdf_unlikely(vdev->multipass_en)) {
  2223. if (dp_rx_multipass_process(txrx_peer, nbuf,
  2224. tid) == false) {
  2225. DP_PEER_PER_PKT_STATS_INC
  2226. (txrx_peer,
  2227. rx.multipass_rx_pkt_drop,
  2228. 1, link_id);
  2229. goto drop_nbuf;
  2230. }
  2231. }
  2232. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  2233. is_eapol);
  2234. }
  2235. return QDF_STATUS_SUCCESS;
  2236. drop_nbuf:
  2237. dp_rx_nbuf_free(nbuf);
  2238. return QDF_STATUS_E_FAILURE;
  2239. }