sde_encoder.h 25 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685
  1. /*
  2. * Copyright (c) 2021 Qualcomm Innovation Center, Inc. All rights reserved.
  3. * Copyright (c) 2015-2021, The Linux Foundation. All rights reserved.
  4. * Copyright (C) 2013 Red Hat
  5. * Author: Rob Clark <[email protected]>
  6. *
  7. * This program is free software; you can redistribute it and/or modify it
  8. * under the terms of the GNU General Public License version 2 as published by
  9. * the Free Software Foundation.
  10. *
  11. * This program is distributed in the hope that it will be useful, but WITHOUT
  12. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  13. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  14. * more details.
  15. *
  16. * You should have received a copy of the GNU General Public License along with
  17. * this program. If not, see <http://www.gnu.org/licenses/>.
  18. */
  19. #ifndef __SDE_ENCODER_H__
  20. #define __SDE_ENCODER_H__
  21. #include <drm/drm_crtc.h>
  22. #include <drm/drm_bridge.h>
  23. #include <linux/sde_rsc.h>
  24. #include "msm_prop.h"
  25. #include "sde_hw_mdss.h"
  26. #include "sde_kms.h"
  27. #include "sde_connector.h"
  28. #include "sde_power_handle.h"
  29. /*
  30. * Two to anticipate panels that can do cmd/vid dynamic switching
  31. * plan is to create all possible physical encoder types, and switch between
  32. * them at runtime
  33. */
  34. #define NUM_PHYS_ENCODER_TYPES 2
  35. #define MAX_PHYS_ENCODERS_PER_VIRTUAL \
  36. (MAX_H_TILES_PER_DISPLAY * NUM_PHYS_ENCODER_TYPES)
  37. #define MAX_CHANNELS_PER_ENC 4
  38. #define SDE_ENCODER_FRAME_EVENT_DONE BIT(0)
  39. #define SDE_ENCODER_FRAME_EVENT_ERROR BIT(1)
  40. #define SDE_ENCODER_FRAME_EVENT_PANEL_DEAD BIT(2)
  41. #define SDE_ENCODER_FRAME_EVENT_SIGNAL_RELEASE_FENCE BIT(3)
  42. #define SDE_ENCODER_FRAME_EVENT_SIGNAL_RETIRE_FENCE BIT(4)
  43. #define SDE_ENCODER_FRAME_EVENT_CWB_DONE BIT(5)
  44. #define IDLE_POWERCOLLAPSE_DURATION (66 - 16/2)
  45. #define IDLE_POWERCOLLAPSE_IN_EARLY_WAKEUP (200 - 16/2)
  46. /* below this fps limit, timeouts are adjusted based on fps */
  47. #define DEFAULT_TIMEOUT_FPS_THRESHOLD 24
  48. /**
  49. * Encoder functions and data types
  50. * @intfs: Interfaces this encoder is using, INTF_MODE_NONE if unused
  51. * @wbs: Writebacks this encoder is using, INTF_MODE_NONE if unused
  52. * @needs_cdm: Encoder requests a CDM based on pixel format conversion needs
  53. * @display_num_of_h_tiles: Number of horizontal tiles in case of split
  54. * interface
  55. * @display_type: Type of the display
  56. * @topology: Topology of the display
  57. * @comp_info: Compression parameters information
  58. */
  59. struct sde_encoder_hw_resources {
  60. enum sde_intf_mode intfs[INTF_MAX];
  61. enum sde_intf_mode wbs[WB_MAX];
  62. bool needs_cdm;
  63. u32 display_num_of_h_tiles;
  64. enum sde_connector_display display_type;
  65. struct msm_display_topology topology;
  66. struct msm_compression_info *comp_info;
  67. };
  68. /**
  69. * sde_encoder_kickoff_params - info encoder requires at kickoff
  70. * @affected_displays: bitmask, bit set means the ROI of the commit lies within
  71. * the bounds of the physical display at the bit index
  72. * @recovery_events_enabled: indicates status of client for recoovery events
  73. * @frame_trigger_mode: indicates frame trigger mode
  74. */
  75. struct sde_encoder_kickoff_params {
  76. unsigned long affected_displays;
  77. bool recovery_events_enabled;
  78. enum frame_trigger_mode_type frame_trigger_mode;
  79. };
  80. /*
  81. * enum sde_enc_rc_states - states that the resource control maintains
  82. * @SDE_ENC_RC_STATE_OFF: Resource is in OFF state
  83. * @SDE_ENC_RC_STATE_PRE_OFF: Resource is transitioning to OFF state
  84. * @SDE_ENC_RC_STATE_ON: Resource is in ON state
  85. * @SDE_ENC_RC_STATE_MODESET: Resource is in modeset state
  86. * @SDE_ENC_RC_STATE_IDLE: Resource is in IDLE state
  87. */
  88. enum sde_enc_rc_states {
  89. SDE_ENC_RC_STATE_OFF,
  90. SDE_ENC_RC_STATE_PRE_OFF,
  91. SDE_ENC_RC_STATE_ON,
  92. SDE_ENC_RC_STATE_MODESET,
  93. SDE_ENC_RC_STATE_IDLE
  94. };
  95. /**
  96. * struct sde_encoder_virt - virtual encoder. Container of one or more physical
  97. * encoders. Virtual encoder manages one "logical" display. Physical
  98. * encoders manage one intf block, tied to a specific panel/sub-panel.
  99. * Virtual encoder defers as much as possible to the physical encoders.
  100. * Virtual encoder registers itself with the DRM Framework as the encoder.
  101. * @base: drm_encoder base class for registration with DRM
  102. * @enc_spin_lock: Virtual-Encoder-Wide Spin Lock for IRQ purposes
  103. * @bus_scaling_client: Client handle to the bus scaling interface
  104. * @te_source: vsync source pin information
  105. * @num_phys_encs: Actual number of physical encoders contained.
  106. * @phys_encs: Container of physical encoders managed.
  107. * @phys_vid_encs: Video physical encoders for panel mode switch.
  108. * @phys_cmd_encs: Command physical encoders for panel mode switch.
  109. * @cur_master: Pointer to the current master in this mode. Optimization
  110. * Only valid after enable. Cleared as disable.
  111. * @hw_pp Handle to the pingpong blocks used for the display. No.
  112. * pingpong blocks can be different than num_phys_encs.
  113. * @hw_dsc: Array of DSC block handles used for the display.
  114. * @hw_vdc: Array of VDC block handles used for the display.
  115. * @dirty_dsc_ids: Cached dsc indexes for dirty DSC blocks needing flush
  116. * @intfs_swapped Whether or not the phys_enc interfaces have been swapped
  117. * for partial update right-only cases, such as pingpong
  118. * split where virtual pingpong does not generate IRQs
  119. * @qdss_status: indicate if qdss is modified since last update
  120. * @crtc_vblank_cb: Callback into the upper layer / CRTC for
  121. * notification of the VBLANK
  122. * @crtc_vblank_cb_data: Data from upper layer for VBLANK notification
  123. * @crtc_kickoff_cb: Callback into CRTC that will flush & start
  124. * all CTL paths
  125. * @crtc_kickoff_cb_data: Opaque user data given to crtc_kickoff_cb
  126. * @debugfs_root: Debug file system root file node
  127. * @enc_lock: Lock around physical encoder create/destroy and
  128. access.
  129. * @frame_done_cnt: Atomic counter for tracking which phys_enc is
  130. * done with frame processing
  131. * @crtc_frame_event_cb: callback handler for frame event
  132. * @crtc_frame_event_cb_data: callback handler private data
  133. * @rsc_client: rsc client pointer
  134. * @rsc_state_init: boolean to indicate rsc config init
  135. * @disp_info: local copy of msm_display_info struct
  136. * @misr_enable: misr enable/disable status
  137. * @misr_reconfigure: boolean entry indicates misr reconfigure status
  138. * @misr_frame_count: misr frame count before start capturing the data
  139. * @idle_pc_enabled: indicate if idle power collapse is enabled
  140. * currently. This can be controlled by user-mode
  141. * @rc_lock: resource control mutex lock to protect
  142. * virt encoder over various state changes
  143. * @rc_state: resource controller state
  144. * @delayed_off_work: delayed worker to schedule disabling of
  145. * clks and resources after IDLE_TIMEOUT time.
  146. * @early_wakeup_work: worker to handle early wakeup event
  147. * @input_event_work: worker to handle input device touch events
  148. * @esd_trigger_work: worker to handle esd trigger events
  149. * @input_handler: handler for input device events
  150. * @topology: topology of the display
  151. * @vblank_enabled: boolean to track userspace vblank vote
  152. * @idle_pc_restore: flag to indicate idle_pc_restore happened
  153. * @frame_trigger_mode: frame trigger mode indication for command mode
  154. * display
  155. * @dynamic_hdr_updated: flag to indicate if mempool was unchanged
  156. * @rsc_config: rsc configuration for display vtotal, fps, etc.
  157. * @cur_conn_roi: current connector roi
  158. * @prv_conn_roi: previous connector roi to optimize if unchanged
  159. * @crtc pointer to drm_crtc
  160. * @recovery_events_enabled: status of hw recovery feature enable by client
  161. * @elevated_ahb_vote: increase AHB bus speed for the first frame
  162. * after power collapse
  163. * @pm_qos_cpu_req: qos request for all cpu core frequency
  164. * @valid_cpu_mask: actual voted cpu core mask
  165. * @mode_info: stores the current mode and should be used
  166. * only in commit phase
  167. * @delay_kickoff boolean to delay the kickoff, used in case
  168. * of esd attack to ensure esd workqueue detects
  169. * the previous frame transfer completion before
  170. * next update is triggered.
  171. * @autorefresh_solver_disable It tracks if solver state is disabled from this
  172. * encoder due to autorefresh concurrency.
  173. * @ctl_done_supported boolean flag to indicate the availability of
  174. * ctl done irq support for the hardware
  175. */
  176. struct sde_encoder_virt {
  177. struct drm_encoder base;
  178. spinlock_t enc_spinlock;
  179. struct mutex vblank_ctl_lock;
  180. uint32_t bus_scaling_client;
  181. uint32_t display_num_of_h_tiles;
  182. uint32_t te_source;
  183. unsigned int num_phys_encs;
  184. struct sde_encoder_phys *phys_encs[MAX_PHYS_ENCODERS_PER_VIRTUAL];
  185. struct sde_encoder_phys *phys_vid_encs[MAX_PHYS_ENCODERS_PER_VIRTUAL];
  186. struct sde_encoder_phys *phys_cmd_encs[MAX_PHYS_ENCODERS_PER_VIRTUAL];
  187. struct sde_encoder_phys *cur_master;
  188. struct sde_hw_pingpong *hw_pp[MAX_CHANNELS_PER_ENC];
  189. struct sde_hw_dsc *hw_dsc[MAX_CHANNELS_PER_ENC];
  190. struct sde_hw_vdc *hw_vdc[MAX_CHANNELS_PER_ENC];
  191. struct sde_hw_pingpong *hw_dsc_pp[MAX_CHANNELS_PER_ENC];
  192. enum sde_dsc dirty_dsc_ids[MAX_CHANNELS_PER_ENC];
  193. enum sde_vdc dirty_vdc_ids[MAX_CHANNELS_PER_ENC];
  194. bool intfs_swapped;
  195. bool qdss_status;
  196. void (*crtc_vblank_cb)(void *data, ktime_t ts);
  197. void *crtc_vblank_cb_data;
  198. struct dentry *debugfs_root;
  199. struct mutex enc_lock;
  200. atomic_t frame_done_cnt[MAX_PHYS_ENCODERS_PER_VIRTUAL];
  201. void (*crtc_frame_event_cb)(void *data, u32 event, ktime_t ts);
  202. struct sde_kms_frame_event_cb_data crtc_frame_event_cb_data;
  203. struct sde_rsc_client *rsc_client;
  204. bool rsc_state_init;
  205. struct msm_display_info disp_info;
  206. bool misr_enable;
  207. bool misr_reconfigure;
  208. u32 misr_frame_count;
  209. bool idle_pc_enabled;
  210. bool input_event_enabled;
  211. struct mutex rc_lock;
  212. enum sde_enc_rc_states rc_state;
  213. struct kthread_delayed_work delayed_off_work;
  214. struct kthread_work early_wakeup_work;
  215. struct kthread_work input_event_work;
  216. struct kthread_work esd_trigger_work;
  217. struct input_handler *input_handler;
  218. bool vblank_enabled;
  219. bool idle_pc_restore;
  220. enum frame_trigger_mode_type frame_trigger_mode;
  221. bool dynamic_hdr_updated;
  222. struct sde_rsc_cmd_config rsc_config;
  223. struct sde_rect cur_conn_roi;
  224. struct sde_rect prv_conn_roi;
  225. struct drm_crtc *crtc;
  226. bool recovery_events_enabled;
  227. bool elevated_ahb_vote;
  228. struct dev_pm_qos_request pm_qos_cpu_req[NR_CPUS];
  229. struct cpumask valid_cpu_mask;
  230. struct msm_mode_info mode_info;
  231. bool delay_kickoff;
  232. bool autorefresh_solver_disable;
  233. bool ctl_done_supported;
  234. };
  235. #define to_sde_encoder_virt(x) container_of(x, struct sde_encoder_virt, base)
  236. /**
  237. * sde_encoder_get_hw_resources - Populate table of required hardware resources
  238. * @encoder: encoder pointer
  239. * @hw_res: resource table to populate with encoder required resources
  240. * @conn_state: report hw reqs based on this proposed connector state
  241. */
  242. void sde_encoder_get_hw_resources(struct drm_encoder *encoder,
  243. struct sde_encoder_hw_resources *hw_res,
  244. struct drm_connector_state *conn_state);
  245. /**
  246. * sde_encoder_early_wakeup - early wake up display
  247. * @encoder: encoder pointer
  248. */
  249. void sde_encoder_early_wakeup(struct drm_encoder *drm_enc);
  250. /**
  251. * sde_encoder_register_vblank_callback - provide callback to encoder that
  252. * will be called on the next vblank.
  253. * @encoder: encoder pointer
  254. * @cb: callback pointer, provide NULL to deregister and disable IRQs
  255. * @data: user data provided to callback
  256. */
  257. void sde_encoder_register_vblank_callback(struct drm_encoder *encoder,
  258. void (*cb)(void *, ktime_t), void *data);
  259. /**
  260. * sde_encoder_register_frame_event_callback - provide callback to encoder that
  261. * will be called after the request is complete, or other events.
  262. * @encoder: encoder pointer
  263. * @cb: callback pointer, provide NULL to deregister
  264. * @crtc: pointer to drm_crtc object interested in frame events
  265. */
  266. void sde_encoder_register_frame_event_callback(struct drm_encoder *encoder,
  267. void (*cb)(void *, u32, ktime_t), struct drm_crtc *crtc);
  268. /**
  269. * sde_encoder_get_rsc_client - gets the rsc client state for primary
  270. * for primary display.
  271. * @encoder: encoder pointer
  272. */
  273. struct sde_rsc_client *sde_encoder_get_rsc_client(struct drm_encoder *encoder);
  274. /**
  275. * sde_encoder_poll_line_counts - poll encoder line counts for start of frame
  276. * @encoder: encoder pointer
  277. * @Returns: zero on success
  278. */
  279. int sde_encoder_poll_line_counts(struct drm_encoder *encoder);
  280. /**
  281. * sde_encoder_prepare_for_kickoff - schedule double buffer flip of the ctl
  282. * path (i.e. ctl flush and start) at next appropriate time.
  283. * Immediately: if no previous commit is outstanding.
  284. * Delayed: Block until next trigger can be issued.
  285. * @encoder: encoder pointer
  286. * @params: kickoff time parameters
  287. * @Returns: Zero on success, last detected error otherwise
  288. */
  289. int sde_encoder_prepare_for_kickoff(struct drm_encoder *encoder,
  290. struct sde_encoder_kickoff_params *params);
  291. /**
  292. * sde_encoder_trigger_kickoff_pending - Clear the flush bits from previous
  293. * kickoff and trigger the ctl prepare progress for command mode display.
  294. * @encoder: encoder pointer
  295. */
  296. void sde_encoder_trigger_kickoff_pending(struct drm_encoder *encoder);
  297. /**
  298. * sde_encoder_kickoff - trigger a double buffer flip of the ctl path
  299. * (i.e. ctl flush and start) immediately.
  300. * @encoder: encoder pointer
  301. * @config_changed: if true new configuration is applied on the control path
  302. */
  303. void sde_encoder_kickoff(struct drm_encoder *encoder, bool config_changed);
  304. /**
  305. * sde_encoder_wait_for_event - Waits for encoder events
  306. * @encoder: encoder pointer
  307. * @event: event to wait for
  308. * MSM_ENC_COMMIT_DONE - Wait for hardware to have flushed the current pending
  309. * frames to hardware at a vblank or wr_ptr_start
  310. * Encoders will map this differently depending on the
  311. * panel type.
  312. * vid mode -> vsync_irq
  313. * cmd mode -> wr_ptr_start_irq
  314. * MSM_ENC_TX_COMPLETE - Wait for the hardware to transfer all the pixels to
  315. * the panel. Encoders will map this differently
  316. * depending on the panel type.
  317. * vid mode -> vsync_irq
  318. * cmd mode -> pp_done
  319. * Returns: 0 on success, -EWOULDBLOCK if already signaled, error otherwise
  320. */
  321. int sde_encoder_wait_for_event(struct drm_encoder *drm_encoder,
  322. enum msm_event_wait event);
  323. /**
  324. * sde_encoder_idle_request - request for idle request to avoid 4 vsync cycle
  325. * to turn off the clocks.
  326. * @encoder: encoder pointer
  327. * Returns: 0 on success, errorcode otherwise
  328. */
  329. int sde_encoder_idle_request(struct drm_encoder *drm_enc);
  330. /*
  331. * sde_encoder_get_fps - get interface frame rate of the given encoder
  332. * @encoder: Pointer to drm encoder object
  333. */
  334. u32 sde_encoder_get_fps(struct drm_encoder *encoder);
  335. /*
  336. * sde_encoder_get_intf_mode - get interface mode of the given encoder
  337. * @encoder: Pointer to drm encoder object
  338. */
  339. enum sde_intf_mode sde_encoder_get_intf_mode(struct drm_encoder *encoder);
  340. /*
  341. * sde_encoder_get_frame_count - get hardware frame count of the given encoder
  342. * @encoder: Pointer to drm encoder object
  343. */
  344. u32 sde_encoder_get_frame_count(struct drm_encoder *encoder);
  345. /**
  346. * sde_encoder_get_avr_status - get combined avr_status from all intfs for given virt encoder
  347. * @drm_enc: Pointer to drm encoder structure
  348. */
  349. int sde_encoder_get_avr_status(struct drm_encoder *drm_enc);
  350. /*
  351. * sde_encoder_get_vblank_timestamp - get the last vsync timestamp
  352. * @encoder: Pointer to drm encoder object
  353. * @tvblank: vblank timestamp
  354. */
  355. bool sde_encoder_get_vblank_timestamp(struct drm_encoder *encoder,
  356. ktime_t *tvblank);
  357. /**
  358. * sde_encoder_control_te - control enabling/disabling VSYNC_IN_EN
  359. * @encoder: encoder pointer
  360. * @enable: boolean to indicate enable/disable
  361. */
  362. void sde_encoder_control_te(struct drm_encoder *encoder, bool enable);
  363. /**
  364. * sde_encoder_virt_restore - restore the encoder configs
  365. * @encoder: encoder pointer
  366. */
  367. void sde_encoder_virt_restore(struct drm_encoder *encoder);
  368. /**
  369. * sde_encoder_is_dsc_merge - check if encoder is in DSC merge mode
  370. * @drm_enc: Pointer to drm encoder object
  371. * @Return: true if encoder is in DSC merge mode
  372. */
  373. bool sde_encoder_is_dsc_merge(struct drm_encoder *drm_enc);
  374. /**
  375. * sde_encoder_check_curr_mode - check if given mode is supported or not
  376. * @drm_enc: Pointer to drm encoder object
  377. * @mode: Mode to be checked
  378. * @Return: true if it is cmd mode
  379. */
  380. bool sde_encoder_check_curr_mode(struct drm_encoder *drm_enc, u32 mode);
  381. /**
  382. * sde_encoder_init - initialize virtual encoder object
  383. * @dev: Pointer to drm device structure
  384. * @disp_info: Pointer to display information structure
  385. * Returns: Pointer to newly created drm encoder
  386. */
  387. struct drm_encoder *sde_encoder_init(
  388. struct drm_device *dev,
  389. struct msm_display_info *disp_info);
  390. /**
  391. * sde_encoder_destroy - destroy previously initialized virtual encoder
  392. * @drm_enc: Pointer to previously created drm encoder structure
  393. */
  394. void sde_encoder_destroy(struct drm_encoder *drm_enc);
  395. /**
  396. * sde_encoder_prepare_commit - prepare encoder at the very beginning of an
  397. * atomic commit, before any registers are written
  398. * @drm_enc: Pointer to previously created drm encoder structure
  399. */
  400. int sde_encoder_prepare_commit(struct drm_encoder *drm_enc);
  401. /**
  402. * sde_encoder_update_caps_for_cont_splash - update encoder settings during
  403. * device bootup when cont_splash is enabled
  404. * @drm_enc: Pointer to drm encoder structure
  405. * @splash_display: Pointer to sde_splash_display corresponding to this encoder
  406. * @enable: boolean indicates enable or displae state of splash
  407. * @Return: true if successful in updating the encoder structure
  408. */
  409. int sde_encoder_update_caps_for_cont_splash(struct drm_encoder *encoder,
  410. struct sde_splash_display *splash_display, bool enable);
  411. /**
  412. * sde_encoder_display_failure_notification - update sde encoder state for
  413. * esd timeout or other display failure notification. This event flows from
  414. * dsi, sde_connector to sde_encoder.
  415. *
  416. * This api must not be called from crtc_commit (display) thread because it
  417. * requests the flush work on same thread. It is called from esd check thread
  418. * based on current design.
  419. *
  420. * TODO: manage the event at sde_kms level for forward processing.
  421. * @drm_enc: Pointer to drm encoder structure
  422. * @skip_pre_kickoff: Caller can avoid pre_kickoff if it is triggering this
  423. * event only to switch the panel TE to watchdog mode.
  424. * @Return: true if successful in updating the encoder structure
  425. */
  426. int sde_encoder_display_failure_notification(struct drm_encoder *enc,
  427. bool skip_pre_kickoff);
  428. /**
  429. * sde_encoder_recovery_events_enabled - checks if client has enabled
  430. * sw recovery mechanism for this connector
  431. * @drm_enc: Pointer to drm encoder structure
  432. * @Return: true if enabled
  433. */
  434. bool sde_encoder_recovery_events_enabled(struct drm_encoder *encoder);
  435. /**
  436. * sde_encoder_enable_recovery_event - handler to enable the sw recovery
  437. * for this connector
  438. * @drm_enc: Pointer to drm encoder structure
  439. */
  440. void sde_encoder_enable_recovery_event(struct drm_encoder *encoder);
  441. /**
  442. * sde_encoder_in_clone_mode - checks if underlying phys encoder is in clone
  443. * mode or independent display mode. ref@ WB in Concurrent writeback mode.
  444. * @drm_enc: Pointer to drm encoder structure
  445. * @Return: true if successful in updating the encoder structure
  446. */
  447. bool sde_encoder_in_clone_mode(struct drm_encoder *enc);
  448. /**
  449. * sde_encoder_set_clone_mode - cwb in wb phys enc is enabled.
  450. * drm_enc: Pointer to drm encoder structure
  451. * drm_crtc_state: Pointer to drm_crtc_state
  452. */
  453. void sde_encoder_set_clone_mode(struct drm_encoder *drm_enc,
  454. struct drm_crtc_state *crtc_state);
  455. /*
  456. * sde_encoder_is_cwb_disabling - check if cwb encoder disable is pending
  457. * @drm_enc: Pointer to drm encoder structure
  458. * @drm_crtc: Pointer to drm crtc structure
  459. * @Return: true if cwb encoder disable is pending
  460. */
  461. bool sde_encoder_is_cwb_disabling(struct drm_encoder *drm_enc,
  462. struct drm_crtc *drm_crtc);
  463. /**
  464. * sde_encoder_is_primary_display - checks if underlying display is primary
  465. * display or not.
  466. * @drm_enc: Pointer to drm encoder structure
  467. * @Return: true if it is primary display. false otherwise
  468. */
  469. bool sde_encoder_is_primary_display(struct drm_encoder *enc);
  470. /**
  471. * sde_encoder_is_built_in_display - checks if underlying display is built in
  472. * display or not.
  473. * @drm_enc: Pointer to drm encoder structure
  474. * @Return: true if it is a built in display. false otherwise
  475. */
  476. bool sde_encoder_is_built_in_display(struct drm_encoder *enc);
  477. /**
  478. * sde_encoder_check_ctl_done_support - checks if ctl_done irq is available
  479. * for the display
  480. * @drm_enc: Pointer to drm encoder structure
  481. * @Return: true if scheduler update is enabled
  482. */
  483. static inline bool sde_encoder_check_ctl_done_support(struct drm_encoder *drm_enc)
  484. {
  485. struct sde_encoder_virt *sde_enc = to_sde_encoder_virt(drm_enc);
  486. return sde_enc && sde_enc->ctl_done_supported;
  487. }
  488. /**
  489. * sde_encoder_is_dsi_display - checks if underlying display is DSI
  490. * display or not.
  491. * @drm_enc: Pointer to drm encoder structure
  492. * @Return: true if it is a dsi display. false otherwise
  493. */
  494. bool sde_encoder_is_dsi_display(struct drm_encoder *enc);
  495. /**
  496. * sde_encoder_control_idle_pc - control enable/disable of idle power collapse
  497. * @drm_enc: Pointer to drm encoder structure
  498. * @enable: enable/disable flag
  499. */
  500. void sde_encoder_control_idle_pc(struct drm_encoder *enc, bool enable);
  501. /**
  502. * sde_encoder_in_cont_splash - checks if display is in continuous splash
  503. * @drm_enc: Pointer to drm encoder structure
  504. * @Return: true if display in continuous splash
  505. */
  506. int sde_encoder_in_cont_splash(struct drm_encoder *enc);
  507. /**
  508. * sde_encoder_helper_hw_reset - hw reset helper function
  509. * @drm_enc: Pointer to drm encoder structure
  510. */
  511. void sde_encoder_needs_hw_reset(struct drm_encoder *enc);
  512. /**
  513. * sde_encoder_uidle_enable - control enable/disable of uidle
  514. * @drm_enc: Pointer to drm encoder structure
  515. * @enable: enable/disable flag
  516. */
  517. void sde_encoder_uidle_enable(struct drm_encoder *drm_enc, bool enable);
  518. /**
  519. * sde_encoder_irq_control - control enable/disable of IRQ's
  520. * @drm_enc: Pointer to drm encoder structure
  521. * @enable: enable/disable flag
  522. */
  523. void sde_encoder_irq_control(struct drm_encoder *drm_enc, bool enable);
  524. /**sde_encoder_get_connector - get connector corresponding to encoder
  525. * @dev: Pointer to drm device structure
  526. * @drm_enc: Pointer to drm encoder structure
  527. * Returns: drm connector if found, null if not found
  528. */
  529. struct drm_connector *sde_encoder_get_connector(struct drm_device *dev,
  530. struct drm_encoder *drm_enc);
  531. /**sde_encoder_needs_dsc_disable - indicates if dsc should be disabled
  532. * based on previous topology
  533. * @drm_enc: Pointer to drm encoder structure
  534. */
  535. bool sde_encoder_needs_dsc_disable(struct drm_encoder *drm_enc);
  536. /**
  537. * sde_encoder_get_transfer_time - get the mdp transfer time in usecs
  538. * @drm_enc: Pointer to drm encoder structure
  539. * @transfer_time_us: Pointer to store the output value
  540. */
  541. void sde_encoder_get_transfer_time(struct drm_encoder *drm_enc,
  542. u32 *transfer_time_us);
  543. /*
  544. * sde_encoder_get_dfps_maxfps - get dynamic FPS max frame rate of
  545. the given encoder
  546. * @encoder: Pointer to drm encoder object
  547. */
  548. static inline u32 sde_encoder_get_dfps_maxfps(struct drm_encoder *drm_enc)
  549. {
  550. struct sde_encoder_virt *sde_enc;
  551. if (!drm_enc) {
  552. SDE_ERROR("invalid encoder\n");
  553. return 0;
  554. }
  555. sde_enc = to_sde_encoder_virt(drm_enc);
  556. return sde_enc->mode_info.dfps_maxfps;
  557. }
  558. /**
  559. * sde_encoder_virt_reset - delay encoder virt reset
  560. * @drm_enc: Pointer to drm encoder structure
  561. */
  562. void sde_encoder_virt_reset(struct drm_encoder *drm_enc);
  563. /**
  564. * sde_encoder_calc_last_vsync_timestamp - read last HW vsync timestamp counter
  565. * and calculate the corresponding vsync ktime. Return ktime_get
  566. * when HW support is not available
  567. * @drm_enc: Pointer to drm encoder structure
  568. */
  569. ktime_t sde_encoder_calc_last_vsync_timestamp(struct drm_encoder *drm_enc);
  570. /**
  571. * sde_encoder_cancel_delayed_work - cancel delayed off work for encoder
  572. * @drm_enc: Pointer to drm encoder structure
  573. */
  574. void sde_encoder_cancel_delayed_work(struct drm_encoder *encoder);
  575. /**
  576. * sde_encoder_get_kms - retrieve the kms from encoder
  577. * @drm_enc: Pointer to drm encoder structure
  578. */
  579. static inline struct sde_kms *sde_encoder_get_kms(struct drm_encoder *drm_enc)
  580. {
  581. struct msm_drm_private *priv;
  582. if (!drm_enc || !drm_enc->dev) {
  583. SDE_ERROR("invalid encoder\n");
  584. return NULL;
  585. }
  586. priv = drm_enc->dev->dev_private;
  587. if (!priv || !priv->kms) {
  588. SDE_ERROR("invalid kms\n");
  589. return NULL;
  590. }
  591. return to_sde_kms(priv->kms);
  592. }
  593. /*
  594. * sde_encoder_is_widebus_enabled - check if widebus is enabled for current mode
  595. * @drm_enc: Pointer to drm encoder structure
  596. * @Return: true if widebus is enabled for current mode
  597. */
  598. static inline bool sde_encoder_is_widebus_enabled(struct drm_encoder *drm_enc)
  599. {
  600. struct sde_encoder_virt *sde_enc;
  601. if (!drm_enc)
  602. return false;
  603. sde_enc = to_sde_encoder_virt(drm_enc);
  604. return sde_enc->mode_info.wide_bus_en;
  605. }
  606. void sde_encoder_add_data_to_minidump_va(struct drm_encoder *drm_enc);
  607. #endif /* __SDE_ENCODER_H__ */