dp_rx_err.c 92 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "dp_internal.h"
  25. #include "hal_api.h"
  26. #include "qdf_trace.h"
  27. #include "qdf_nbuf.h"
  28. #include "dp_rx_defrag.h"
  29. #include "dp_ipa.h"
  30. #ifdef WIFI_MONITOR_SUPPORT
  31. #include "dp_htt.h"
  32. #include <dp_mon.h>
  33. #endif
  34. #ifdef FEATURE_WDS
  35. #include "dp_txrx_wds.h"
  36. #endif
  37. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  38. #include "qdf_net_types.h"
  39. #include "dp_rx_buffer_pool.h"
  40. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  41. #define dp_rx_err_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_RX_ERROR, params)
  42. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  43. #define dp_rx_err_info(params...) \
  44. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  45. #define dp_rx_err_info_rl(params...) \
  46. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  47. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  48. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  49. /* Max buffer in invalid peer SG list*/
  50. #define DP_MAX_INVALID_BUFFERS 10
  51. /* Max regular Rx packet routing error */
  52. #define DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD 20
  53. #define DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT 10
  54. #define DP_RX_ERR_ROUTE_TIMEOUT_US (5 * 1000 * 1000) /* micro seconds */
  55. #ifdef FEATURE_MEC
  56. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  57. struct dp_peer *peer,
  58. uint8_t *rx_tlv_hdr,
  59. qdf_nbuf_t nbuf)
  60. {
  61. struct dp_vdev *vdev = peer->vdev;
  62. struct dp_pdev *pdev = vdev->pdev;
  63. struct dp_mec_entry *mecentry = NULL;
  64. struct dp_ast_entry *ase = NULL;
  65. uint16_t sa_idx = 0;
  66. uint8_t *data;
  67. /*
  68. * Multicast Echo Check is required only if vdev is STA and
  69. * received pkt is a multicast/broadcast pkt. otherwise
  70. * skip the MEC check.
  71. */
  72. if (vdev->opmode != wlan_op_mode_sta)
  73. return false;
  74. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  75. return false;
  76. data = qdf_nbuf_data(nbuf);
  77. /*
  78. * if the received pkts src mac addr matches with vdev
  79. * mac address then drop the pkt as it is looped back
  80. */
  81. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  82. vdev->mac_addr.raw,
  83. QDF_MAC_ADDR_SIZE)))
  84. return true;
  85. /*
  86. * In case of qwrap isolation mode, donot drop loopback packets.
  87. * In isolation mode, all packets from the wired stations need to go
  88. * to rootap and loop back to reach the wireless stations and
  89. * vice-versa.
  90. */
  91. if (qdf_unlikely(vdev->isolation_vdev))
  92. return false;
  93. /*
  94. * if the received pkts src mac addr matches with the
  95. * wired PCs MAC addr which is behind the STA or with
  96. * wireless STAs MAC addr which are behind the Repeater,
  97. * then drop the pkt as it is looped back
  98. */
  99. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  100. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  101. if ((sa_idx < 0) ||
  102. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  103. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  104. "invalid sa_idx: %d", sa_idx);
  105. qdf_assert_always(0);
  106. }
  107. qdf_spin_lock_bh(&soc->ast_lock);
  108. ase = soc->ast_table[sa_idx];
  109. /*
  110. * this check was not needed since MEC is not dependent on AST,
  111. * but if we dont have this check SON has some issues in
  112. * dual backhaul scenario. in APS SON mode, client connected
  113. * to RE 2G and sends multicast packets. the RE sends it to CAP
  114. * over 5G backhaul. the CAP loopback it on 2G to RE.
  115. * On receiving in 2G STA vap, we assume that client has roamed
  116. * and kickout the client.
  117. */
  118. if (ase && (ase->peer_id != peer->peer_id)) {
  119. qdf_spin_unlock_bh(&soc->ast_lock);
  120. goto drop;
  121. }
  122. qdf_spin_unlock_bh(&soc->ast_lock);
  123. }
  124. qdf_spin_lock_bh(&soc->mec_lock);
  125. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  126. &data[QDF_MAC_ADDR_SIZE]);
  127. if (!mecentry) {
  128. qdf_spin_unlock_bh(&soc->mec_lock);
  129. return false;
  130. }
  131. qdf_spin_unlock_bh(&soc->mec_lock);
  132. drop:
  133. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  134. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  135. return true;
  136. }
  137. #endif
  138. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  139. void dp_rx_link_desc_refill_duplicate_check(
  140. struct dp_soc *soc,
  141. struct hal_buf_info *buf_info,
  142. hal_buff_addrinfo_t ring_buf_info)
  143. {
  144. struct hal_buf_info current_link_desc_buf_info = { 0 };
  145. /* do duplicate link desc address check */
  146. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  147. &current_link_desc_buf_info);
  148. /*
  149. * TODO - Check if the hal soc api call can be removed
  150. * since the cookie is just used for print.
  151. * buffer_addr_info is the first element of ring_desc
  152. */
  153. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  154. (uint32_t *)ring_buf_info,
  155. &current_link_desc_buf_info);
  156. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  157. buf_info->paddr)) {
  158. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  159. current_link_desc_buf_info.paddr,
  160. current_link_desc_buf_info.sw_cookie);
  161. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  162. }
  163. *buf_info = current_link_desc_buf_info;
  164. }
  165. /**
  166. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  167. * (WBM) by address
  168. *
  169. * @soc: core DP main context
  170. * @link_desc_addr: link descriptor addr
  171. *
  172. * Return: QDF_STATUS
  173. */
  174. QDF_STATUS
  175. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  176. hal_buff_addrinfo_t link_desc_addr,
  177. uint8_t bm_action)
  178. {
  179. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  180. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  181. hal_soc_handle_t hal_soc = soc->hal_soc;
  182. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  183. void *src_srng_desc;
  184. if (!wbm_rel_srng) {
  185. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  186. return status;
  187. }
  188. /* do duplicate link desc address check */
  189. dp_rx_link_desc_refill_duplicate_check(
  190. soc,
  191. &soc->last_op_info.wbm_rel_link_desc,
  192. link_desc_addr);
  193. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  194. /* TODO */
  195. /*
  196. * Need API to convert from hal_ring pointer to
  197. * Ring Type / Ring Id combo
  198. */
  199. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  200. soc, wbm_rel_srng);
  201. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  202. goto done;
  203. }
  204. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  205. if (qdf_likely(src_srng_desc)) {
  206. /* Return link descriptor through WBM ring (SW2WBM)*/
  207. hal_rx_msdu_link_desc_set(hal_soc,
  208. src_srng_desc, link_desc_addr, bm_action);
  209. status = QDF_STATUS_SUCCESS;
  210. } else {
  211. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  212. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  213. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  214. srng->ring_id,
  215. soc->stats.rx.err.hal_ring_access_full_fail);
  216. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  217. *srng->u.src_ring.hp_addr,
  218. srng->u.src_ring.reap_hp,
  219. *srng->u.src_ring.tp_addr,
  220. srng->u.src_ring.cached_tp);
  221. QDF_BUG(0);
  222. }
  223. done:
  224. hal_srng_access_end(hal_soc, wbm_rel_srng);
  225. return status;
  226. }
  227. qdf_export_symbol(dp_rx_link_desc_return_by_addr);
  228. /**
  229. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  230. * (WBM), following error handling
  231. *
  232. * @soc: core DP main context
  233. * @ring_desc: opaque pointer to the REO error ring descriptor
  234. *
  235. * Return: QDF_STATUS
  236. */
  237. QDF_STATUS
  238. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  239. uint8_t bm_action)
  240. {
  241. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  242. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  243. }
  244. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  245. /**
  246. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  247. *
  248. * @soc: core txrx main context
  249. * @ring_desc: opaque pointer to the REO error ring descriptor
  250. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  251. * @head: head of the local descriptor free-list
  252. * @tail: tail of the local descriptor free-list
  253. * @quota: No. of units (packets) that can be serviced in one shot.
  254. *
  255. * This function is used to drop all MSDU in an MPDU
  256. *
  257. * Return: uint32_t: No. of elements processed
  258. */
  259. static uint32_t
  260. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  261. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  262. uint8_t *mac_id,
  263. uint32_t quota)
  264. {
  265. uint32_t rx_bufs_used = 0;
  266. void *link_desc_va;
  267. struct hal_buf_info buf_info;
  268. struct dp_pdev *pdev;
  269. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  270. int i;
  271. uint8_t *rx_tlv_hdr;
  272. uint32_t tid;
  273. struct rx_desc_pool *rx_desc_pool;
  274. struct dp_rx_desc *rx_desc;
  275. /* First field in REO Dst ring Desc is buffer_addr_info */
  276. void *buf_addr_info = ring_desc;
  277. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  278. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  279. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  280. /* buffer_addr_info is the first element of ring_desc */
  281. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  282. (uint32_t *)ring_desc,
  283. &buf_info);
  284. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  285. if (!link_desc_va) {
  286. dp_rx_err_debug("link desc va is null, soc %pk", soc);
  287. return rx_bufs_used;
  288. }
  289. more_msdu_link_desc:
  290. /* No UNMAP required -- this is "malloc_consistent" memory */
  291. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  292. &mpdu_desc_info->msdu_count);
  293. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  294. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  295. soc, msdu_list.sw_cookie[i]);
  296. qdf_assert_always(rx_desc);
  297. /* all buffers from a MSDU link link belong to same pdev */
  298. *mac_id = rx_desc->pool_id;
  299. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  300. if (!pdev) {
  301. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  302. soc, rx_desc->pool_id);
  303. return rx_bufs_used;
  304. }
  305. if (!dp_rx_desc_check_magic(rx_desc)) {
  306. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  307. soc, msdu_list.sw_cookie[i]);
  308. return rx_bufs_used;
  309. }
  310. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  311. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  312. dp_ipa_handle_rx_buf_smmu_mapping(soc, rx_desc->nbuf,
  313. rx_desc_pool->buf_size,
  314. false);
  315. qdf_nbuf_unmap_nbytes_single(soc->osdev, rx_desc->nbuf,
  316. QDF_DMA_FROM_DEVICE,
  317. rx_desc_pool->buf_size);
  318. rx_desc->unmapped = 1;
  319. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  320. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  321. rx_bufs_used++;
  322. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  323. rx_desc->rx_buf_start);
  324. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  325. soc, tid);
  326. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  327. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  328. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  329. /* Just free the buffers */
  330. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  331. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  332. &pdev->free_list_tail, rx_desc);
  333. }
  334. /*
  335. * If the msdu's are spread across multiple link-descriptors,
  336. * we cannot depend solely on the msdu_count(e.g., if msdu is
  337. * spread across multiple buffers).Hence, it is
  338. * necessary to check the next link_descriptor and release
  339. * all the msdu's that are part of it.
  340. */
  341. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  342. link_desc_va,
  343. &next_link_desc_addr_info);
  344. if (hal_rx_is_buf_addr_info_valid(
  345. &next_link_desc_addr_info)) {
  346. /* Clear the next link desc info for the current link_desc */
  347. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  348. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  349. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  350. hal_rx_buffer_addr_info_get_paddr(
  351. &next_link_desc_addr_info,
  352. &buf_info);
  353. /* buffer_addr_info is the first element of ring_desc */
  354. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  355. (uint32_t *)&next_link_desc_addr_info,
  356. &buf_info);
  357. cur_link_desc_addr_info = next_link_desc_addr_info;
  358. buf_addr_info = &cur_link_desc_addr_info;
  359. link_desc_va =
  360. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  361. goto more_msdu_link_desc;
  362. }
  363. quota--;
  364. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  365. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  366. return rx_bufs_used;
  367. }
  368. /**
  369. * dp_rx_pn_error_handle() - Handles PN check errors
  370. *
  371. * @soc: core txrx main context
  372. * @ring_desc: opaque pointer to the REO error ring descriptor
  373. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  374. * @head: head of the local descriptor free-list
  375. * @tail: tail of the local descriptor free-list
  376. * @quota: No. of units (packets) that can be serviced in one shot.
  377. *
  378. * This function implements PN error handling
  379. * If the peer is configured to ignore the PN check errors
  380. * or if DP feels, that this frame is still OK, the frame can be
  381. * re-injected back to REO to use some of the other features
  382. * of REO e.g. duplicate detection/routing to other cores
  383. *
  384. * Return: uint32_t: No. of elements processed
  385. */
  386. static uint32_t
  387. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  388. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  389. uint8_t *mac_id,
  390. uint32_t quota)
  391. {
  392. uint16_t peer_id;
  393. uint32_t rx_bufs_used = 0;
  394. struct dp_peer *peer;
  395. bool peer_pn_policy = false;
  396. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  397. mpdu_desc_info->peer_meta_data);
  398. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  399. if (qdf_likely(peer)) {
  400. /*
  401. * TODO: Check for peer specific policies & set peer_pn_policy
  402. */
  403. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  404. "discard rx due to PN error for peer %pK "QDF_MAC_ADDR_FMT,
  405. peer, QDF_MAC_ADDR_REF(peer->mac_addr.raw));
  406. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  407. }
  408. dp_rx_err_err("%pK: Packet received with PN error", soc);
  409. /* No peer PN policy -- definitely drop */
  410. if (!peer_pn_policy)
  411. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  412. mpdu_desc_info,
  413. mac_id, quota);
  414. return rx_bufs_used;
  415. }
  416. /**
  417. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  418. *
  419. * @soc: core txrx main context
  420. * @nbuf: pointer to msdu skb
  421. * @peer_id: dp peer ID
  422. * @rx_tlv_hdr: start of rx tlv header
  423. *
  424. * This function process the msdu delivered from REO2TCL
  425. * ring with error type OOR
  426. *
  427. * Return: None
  428. */
  429. static void
  430. dp_rx_oor_handle(struct dp_soc *soc,
  431. qdf_nbuf_t nbuf,
  432. uint16_t peer_id,
  433. uint8_t *rx_tlv_hdr)
  434. {
  435. uint32_t frame_mask = FRAME_MASK_IPV4_ARP | FRAME_MASK_IPV4_DHCP |
  436. FRAME_MASK_IPV4_EAPOL | FRAME_MASK_IPV6_DHCP;
  437. struct dp_peer *peer = NULL;
  438. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  439. if (!peer) {
  440. dp_info_rl("peer not found");
  441. goto free_nbuf;
  442. }
  443. if (dp_rx_deliver_special_frame(soc, peer, nbuf, frame_mask,
  444. rx_tlv_hdr)) {
  445. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  446. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  447. return;
  448. }
  449. free_nbuf:
  450. if (peer)
  451. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  452. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  453. qdf_nbuf_free(nbuf);
  454. }
  455. /**
  456. * dp_rx_err_nbuf_pn_check() - Check if the PN number of this current packet
  457. * is a monotonous increment of packet number
  458. * from the previous successfully re-ordered
  459. * frame.
  460. * @soc: Datapath SOC handle
  461. * @ring_desc: REO ring descriptor
  462. * @nbuf: Current packet
  463. *
  464. * Return: QDF_STATUS_SUCCESS, if the pn check passes, else QDF_STATUS_E_FAILURE
  465. */
  466. static inline QDF_STATUS
  467. dp_rx_err_nbuf_pn_check(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  468. qdf_nbuf_t nbuf)
  469. {
  470. uint64_t prev_pn, curr_pn[2];
  471. hal_rx_reo_prev_pn_get(soc->hal_soc, ring_desc, &prev_pn);
  472. hal_rx_tlv_get_pn_num(soc->hal_soc, qdf_nbuf_data(nbuf), curr_pn);
  473. if (curr_pn[0] > prev_pn)
  474. return QDF_STATUS_SUCCESS;
  475. return QDF_STATUS_E_FAILURE;
  476. }
  477. #ifdef WLAN_SKIP_BAR_UPDATE
  478. static
  479. void dp_rx_err_handle_bar(struct dp_soc *soc,
  480. struct dp_peer *peer,
  481. qdf_nbuf_t nbuf)
  482. {
  483. dp_info_rl("BAR update to H.W is skipped");
  484. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  485. }
  486. #else
  487. static
  488. void dp_rx_err_handle_bar(struct dp_soc *soc,
  489. struct dp_peer *peer,
  490. qdf_nbuf_t nbuf)
  491. {
  492. uint8_t *rx_tlv_hdr;
  493. unsigned char type, subtype;
  494. uint16_t start_seq_num;
  495. uint32_t tid;
  496. QDF_STATUS status;
  497. struct ieee80211_frame_bar *bar;
  498. /*
  499. * 1. Is this a BAR frame. If not Discard it.
  500. * 2. If it is, get the peer id, tid, ssn
  501. * 2a Do a tid update
  502. */
  503. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  504. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  505. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  506. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  507. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  508. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  509. dp_err_rl("Not a BAR frame!");
  510. return;
  511. }
  512. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  513. qdf_assert_always(tid < DP_MAX_TIDS);
  514. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  515. dp_info_rl("tid %u window_size %u start_seq_num %u",
  516. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  517. status = dp_rx_tid_update_wifi3(peer, tid,
  518. peer->rx_tid[tid].ba_win_size,
  519. start_seq_num,
  520. true);
  521. if (status != QDF_STATUS_SUCCESS) {
  522. dp_err_rl("failed to handle bar frame update rx tid");
  523. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  524. } else {
  525. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  526. }
  527. }
  528. #endif
  529. /**
  530. * _dp_rx_bar_frame_handle(): Core of the BAR frame handling
  531. * @soc: Datapath SoC handle
  532. * @nbuf: packet being processed
  533. * @mpdu_desc_info: mpdu desc info for the current packet
  534. * @tid: tid on which the packet arrived
  535. * @err_status: Flag to indicate if REO encountered an error while routing this
  536. * frame
  537. * @error_code: REO error code
  538. *
  539. * Return: None
  540. */
  541. static void
  542. _dp_rx_bar_frame_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  543. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  544. uint32_t tid, uint8_t err_status, uint32_t error_code)
  545. {
  546. uint16_t peer_id;
  547. struct dp_peer *peer;
  548. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  549. mpdu_desc_info->peer_meta_data);
  550. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  551. if (!peer)
  552. return;
  553. dp_info("BAR frame: peer = " QDF_MAC_ADDR_FMT
  554. " peer_id = %d"
  555. " tid = %u"
  556. " SSN = %d"
  557. " error status = %d",
  558. QDF_MAC_ADDR_REF(peer->mac_addr.raw),
  559. peer->peer_id,
  560. tid,
  561. mpdu_desc_info->mpdu_seq,
  562. err_status);
  563. if (err_status == HAL_REO_ERROR_DETECTED) {
  564. switch (error_code) {
  565. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  566. /* fallthrough */
  567. case HAL_REO_ERR_BAR_FRAME_OOR:
  568. dp_rx_err_handle_bar(soc, peer, nbuf);
  569. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  570. break;
  571. default:
  572. DP_STATS_INC(soc, rx.bar_frame, 1);
  573. }
  574. }
  575. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  576. }
  577. /**
  578. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  579. *
  580. * @soc: core txrx main context
  581. * @ring_desc: opaque pointer to the REO error ring descriptor
  582. * @mpdu_desc_info: pointer to mpdu level description info
  583. * @link_desc_va: pointer to msdu_link_desc virtual address
  584. * @err_code: reo erro code fetched from ring entry
  585. *
  586. * Function to handle msdus fetched from msdu link desc, currently
  587. * only support 2K jump, OOR error.
  588. *
  589. * Return: msdu count processed.
  590. */
  591. static uint32_t
  592. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  593. void *ring_desc,
  594. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  595. void *link_desc_va,
  596. enum hal_reo_error_code err_code)
  597. {
  598. uint32_t rx_bufs_used = 0;
  599. struct dp_pdev *pdev;
  600. int i;
  601. uint8_t *rx_tlv_hdr_first;
  602. uint8_t *rx_tlv_hdr_last;
  603. uint32_t tid = DP_MAX_TIDS;
  604. uint16_t peer_id;
  605. struct dp_rx_desc *rx_desc;
  606. struct rx_desc_pool *rx_desc_pool;
  607. qdf_nbuf_t nbuf;
  608. struct hal_buf_info buf_info;
  609. struct hal_rx_msdu_list msdu_list;
  610. uint16_t num_msdus;
  611. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  612. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  613. /* First field in REO Dst ring Desc is buffer_addr_info */
  614. void *buf_addr_info = ring_desc;
  615. qdf_nbuf_t head_nbuf = NULL;
  616. qdf_nbuf_t tail_nbuf = NULL;
  617. uint16_t msdu_processed = 0;
  618. QDF_STATUS status;
  619. bool ret;
  620. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  621. mpdu_desc_info->peer_meta_data);
  622. more_msdu_link_desc:
  623. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  624. &num_msdus);
  625. for (i = 0; i < num_msdus; i++) {
  626. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  627. soc,
  628. msdu_list.sw_cookie[i]);
  629. qdf_assert_always(rx_desc);
  630. /* all buffers from a MSDU link belong to same pdev */
  631. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  632. nbuf = rx_desc->nbuf;
  633. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  634. msdu_list.paddr[i]);
  635. if (!ret) {
  636. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  637. rx_desc->in_err_state = 1;
  638. continue;
  639. }
  640. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  641. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  642. dp_ipa_handle_rx_buf_smmu_mapping(soc, nbuf,
  643. rx_desc_pool->buf_size,
  644. false);
  645. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf,
  646. QDF_DMA_FROM_DEVICE,
  647. rx_desc_pool->buf_size);
  648. rx_desc->unmapped = 1;
  649. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  650. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  651. rx_bufs_used++;
  652. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  653. &pdev->free_list_tail, rx_desc);
  654. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  655. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  656. HAL_MSDU_F_MSDU_CONTINUATION))
  657. continue;
  658. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  659. rx_desc->pool_id)) {
  660. /* MSDU queued back to the pool */
  661. goto process_next_msdu;
  662. }
  663. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  664. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  665. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  666. nbuf = dp_rx_sg_create(soc, head_nbuf);
  667. qdf_nbuf_set_is_frag(nbuf, 1);
  668. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  669. }
  670. if (soc->features.pn_in_reo_dest) {
  671. status = dp_rx_err_nbuf_pn_check(soc, ring_desc, nbuf);
  672. if (QDF_IS_STATUS_ERROR(status)) {
  673. DP_STATS_INC(soc, rx.err.pn_in_dest_check_fail,
  674. 1);
  675. qdf_nbuf_free(nbuf);
  676. goto process_next_msdu;
  677. }
  678. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc,
  679. qdf_nbuf_data(nbuf),
  680. mpdu_desc_info);
  681. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  682. mpdu_desc_info->peer_meta_data);
  683. if (mpdu_desc_info->bar_frame)
  684. _dp_rx_bar_frame_handle(soc, nbuf,
  685. mpdu_desc_info, tid,
  686. HAL_REO_ERROR_DETECTED,
  687. err_code);
  688. }
  689. switch (err_code) {
  690. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  691. /*
  692. * only first msdu, mpdu start description tlv valid?
  693. * and use it for following msdu.
  694. */
  695. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  696. rx_tlv_hdr_last))
  697. tid = hal_rx_mpdu_start_tid_get(
  698. soc->hal_soc,
  699. rx_tlv_hdr_first);
  700. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  701. peer_id, tid);
  702. break;
  703. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  704. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  705. break;
  706. default:
  707. dp_err_rl("Non-support error code %d", err_code);
  708. qdf_nbuf_free(nbuf);
  709. }
  710. process_next_msdu:
  711. msdu_processed++;
  712. head_nbuf = NULL;
  713. tail_nbuf = NULL;
  714. }
  715. /*
  716. * If the msdu's are spread across multiple link-descriptors,
  717. * we cannot depend solely on the msdu_count(e.g., if msdu is
  718. * spread across multiple buffers).Hence, it is
  719. * necessary to check the next link_descriptor and release
  720. * all the msdu's that are part of it.
  721. */
  722. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  723. link_desc_va,
  724. &next_link_desc_addr_info);
  725. if (hal_rx_is_buf_addr_info_valid(
  726. &next_link_desc_addr_info)) {
  727. /* Clear the next link desc info for the current link_desc */
  728. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  729. dp_rx_link_desc_return_by_addr(
  730. soc,
  731. buf_addr_info,
  732. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  733. hal_rx_buffer_addr_info_get_paddr(
  734. &next_link_desc_addr_info,
  735. &buf_info);
  736. /* buffer_addr_info is the first element of ring_desc */
  737. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  738. (uint32_t *)&next_link_desc_addr_info,
  739. &buf_info);
  740. link_desc_va =
  741. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  742. cur_link_desc_addr_info = next_link_desc_addr_info;
  743. buf_addr_info = &cur_link_desc_addr_info;
  744. goto more_msdu_link_desc;
  745. }
  746. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  747. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  748. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  749. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  750. return rx_bufs_used;
  751. }
  752. #ifdef DP_INVALID_PEER_ASSERT
  753. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) \
  754. do { \
  755. qdf_assert_always(!(head)); \
  756. qdf_assert_always(!(tail)); \
  757. } while (0)
  758. #else
  759. #define DP_PDEV_INVALID_PEER_MSDU_CHECK(head, tail) /* no op */
  760. #endif
  761. /**
  762. * dp_rx_chain_msdus() - Function to chain all msdus of a mpdu
  763. * to pdev invalid peer list
  764. *
  765. * @soc: core DP main context
  766. * @nbuf: Buffer pointer
  767. * @rx_tlv_hdr: start of rx tlv header
  768. * @mac_id: mac id
  769. *
  770. * Return: bool: true for last msdu of mpdu
  771. */
  772. static bool
  773. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf,
  774. uint8_t *rx_tlv_hdr, uint8_t mac_id)
  775. {
  776. bool mpdu_done = false;
  777. qdf_nbuf_t curr_nbuf = NULL;
  778. qdf_nbuf_t tmp_nbuf = NULL;
  779. /* TODO: Currently only single radio is supported, hence
  780. * pdev hard coded to '0' index
  781. */
  782. struct dp_pdev *dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  783. if (!dp_pdev) {
  784. dp_rx_err_debug("%pK: pdev is null for mac_id = %d", soc, mac_id);
  785. return mpdu_done;
  786. }
  787. /* if invalid peer SG list has max values free the buffers in list
  788. * and treat current buffer as start of list
  789. *
  790. * current logic to detect the last buffer from attn_tlv is not reliable
  791. * in OFDMA UL scenario hence add max buffers check to avoid list pile
  792. * up
  793. */
  794. if (!dp_pdev->first_nbuf ||
  795. (dp_pdev->invalid_peer_head_msdu &&
  796. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST
  797. (dp_pdev->invalid_peer_head_msdu) >= DP_MAX_INVALID_BUFFERS)) {
  798. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  799. dp_pdev->ppdu_id = hal_rx_get_ppdu_id(soc->hal_soc,
  800. rx_tlv_hdr);
  801. dp_pdev->first_nbuf = true;
  802. /* If the new nbuf received is the first msdu of the
  803. * amsdu and there are msdus in the invalid peer msdu
  804. * list, then let us free all the msdus of the invalid
  805. * peer msdu list.
  806. * This scenario can happen when we start receiving
  807. * new a-msdu even before the previous a-msdu is completely
  808. * received.
  809. */
  810. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  811. while (curr_nbuf) {
  812. tmp_nbuf = curr_nbuf->next;
  813. qdf_nbuf_free(curr_nbuf);
  814. curr_nbuf = tmp_nbuf;
  815. }
  816. dp_pdev->invalid_peer_head_msdu = NULL;
  817. dp_pdev->invalid_peer_tail_msdu = NULL;
  818. dp_monitor_get_mpdu_status(dp_pdev, soc, rx_tlv_hdr);
  819. }
  820. if (dp_pdev->ppdu_id == hal_rx_attn_phy_ppdu_id_get(soc->hal_soc,
  821. rx_tlv_hdr) &&
  822. hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  823. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  824. qdf_assert_always(dp_pdev->first_nbuf == true);
  825. dp_pdev->first_nbuf = false;
  826. mpdu_done = true;
  827. }
  828. /*
  829. * For MCL, invalid_peer_head_msdu and invalid_peer_tail_msdu
  830. * should be NULL here, add the checking for debugging purpose
  831. * in case some corner case.
  832. */
  833. DP_PDEV_INVALID_PEER_MSDU_CHECK(dp_pdev->invalid_peer_head_msdu,
  834. dp_pdev->invalid_peer_tail_msdu);
  835. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  836. dp_pdev->invalid_peer_tail_msdu,
  837. nbuf);
  838. return mpdu_done;
  839. }
  840. /**
  841. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  842. * @soc: core DP main context
  843. * @ring_desc: Hal ring desc
  844. * @rx_desc: dp rx desc
  845. * @mpdu_desc_info: mpdu desc info
  846. *
  847. * Handle the error BAR frames received. Ensure the SOC level
  848. * stats are updated based on the REO error code. The BAR frames
  849. * are further processed by updating the Rx tids with the start
  850. * sequence number (SSN) and BA window size. Desc is returned
  851. * to the free desc list
  852. *
  853. * Return: none
  854. */
  855. static void
  856. dp_rx_bar_frame_handle(struct dp_soc *soc,
  857. hal_ring_desc_t ring_desc,
  858. struct dp_rx_desc *rx_desc,
  859. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  860. uint8_t err_status,
  861. uint32_t err_code)
  862. {
  863. qdf_nbuf_t nbuf;
  864. struct dp_pdev *pdev;
  865. struct rx_desc_pool *rx_desc_pool;
  866. uint8_t *rx_tlv_hdr;
  867. uint32_t tid;
  868. nbuf = rx_desc->nbuf;
  869. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  870. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  871. dp_ipa_handle_rx_buf_smmu_mapping(soc, nbuf,
  872. rx_desc_pool->buf_size,
  873. false);
  874. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf,
  875. QDF_DMA_FROM_DEVICE,
  876. rx_desc_pool->buf_size);
  877. rx_desc->unmapped = 1;
  878. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  879. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  880. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  881. rx_tlv_hdr);
  882. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  883. _dp_rx_bar_frame_handle(soc, nbuf, mpdu_desc_info, tid, err_status,
  884. err_code);
  885. dp_rx_link_desc_return(soc, ring_desc,
  886. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  887. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  888. rx_desc->pool_id);
  889. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  890. &pdev->free_list_tail,
  891. rx_desc);
  892. }
  893. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  894. /**
  895. * dp_2k_jump_handle() - Function to handle 2k jump exception
  896. * on WBM ring
  897. *
  898. * @soc: core DP main context
  899. * @nbuf: buffer pointer
  900. * @rx_tlv_hdr: start of rx tlv header
  901. * @peer_id: peer id of first msdu
  902. * @tid: Tid for which exception occurred
  903. *
  904. * This function handles 2k jump violations arising out
  905. * of receiving aggregates in non BA case. This typically
  906. * may happen if aggregates are received on a QOS enabled TID
  907. * while Rx window size is still initialized to value of 2. Or
  908. * it may also happen if negotiated window size is 1 but peer
  909. * sends aggregates.
  910. *
  911. */
  912. void
  913. dp_2k_jump_handle(struct dp_soc *soc,
  914. qdf_nbuf_t nbuf,
  915. uint8_t *rx_tlv_hdr,
  916. uint16_t peer_id,
  917. uint8_t tid)
  918. {
  919. struct dp_peer *peer = NULL;
  920. struct dp_rx_tid *rx_tid = NULL;
  921. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  922. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  923. if (!peer) {
  924. dp_rx_err_info_rl("%pK: peer not found", soc);
  925. goto free_nbuf;
  926. }
  927. if (tid >= DP_MAX_TIDS) {
  928. dp_info_rl("invalid tid");
  929. goto nbuf_deliver;
  930. }
  931. rx_tid = &peer->rx_tid[tid];
  932. qdf_spin_lock_bh(&rx_tid->tid_lock);
  933. /* only if BA session is active, allow send Delba */
  934. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  935. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  936. goto nbuf_deliver;
  937. }
  938. if (!rx_tid->delba_tx_status) {
  939. rx_tid->delba_tx_retry++;
  940. rx_tid->delba_tx_status = 1;
  941. rx_tid->delba_rcode =
  942. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  943. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  944. if (soc->cdp_soc.ol_ops->send_delba) {
  945. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent, 1);
  946. soc->cdp_soc.ol_ops->send_delba(
  947. peer->vdev->pdev->soc->ctrl_psoc,
  948. peer->vdev->vdev_id,
  949. peer->mac_addr.raw,
  950. tid,
  951. rx_tid->delba_rcode,
  952. CDP_DELBA_2K_JUMP);
  953. }
  954. } else {
  955. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  956. }
  957. nbuf_deliver:
  958. if (dp_rx_deliver_special_frame(soc, peer, nbuf, frame_mask,
  959. rx_tlv_hdr)) {
  960. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  961. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  962. return;
  963. }
  964. free_nbuf:
  965. if (peer)
  966. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  967. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  968. qdf_nbuf_free(nbuf);
  969. }
  970. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  971. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_WCN7850)
  972. /**
  973. * dp_rx_null_q_handle_invalid_peer_id_exception() - to find exception
  974. * @soc: pointer to dp_soc struct
  975. * @pool_id: Pool id to find dp_pdev
  976. * @rx_tlv_hdr: TLV header of received packet
  977. * @nbuf: SKB
  978. *
  979. * In certain types of packets if peer_id is not correct then
  980. * driver may not be able find. Try finding peer by addr_2 of
  981. * received MPDU. If you find the peer then most likely sw_peer_id &
  982. * ast_idx is corrupted.
  983. *
  984. * Return: True if you find the peer by addr_2 of received MPDU else false
  985. */
  986. static bool
  987. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  988. uint8_t pool_id,
  989. uint8_t *rx_tlv_hdr,
  990. qdf_nbuf_t nbuf)
  991. {
  992. struct dp_peer *peer = NULL;
  993. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  994. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  995. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  996. if (!pdev) {
  997. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  998. soc, pool_id);
  999. return false;
  1000. }
  1001. /*
  1002. * WAR- In certain types of packets if peer_id is not correct then
  1003. * driver may not be able find. Try finding peer by addr_2 of
  1004. * received MPDU
  1005. */
  1006. if (wh)
  1007. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  1008. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  1009. if (peer) {
  1010. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  1011. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1012. QDF_TRACE_LEVEL_DEBUG);
  1013. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  1014. 1, qdf_nbuf_len(nbuf));
  1015. qdf_nbuf_free(nbuf);
  1016. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1017. return true;
  1018. }
  1019. return false;
  1020. }
  1021. /**
  1022. * dp_rx_check_pkt_len() - Check for pktlen validity
  1023. * @soc: DP SOC context
  1024. * @pkt_len: computed length of the pkt from caller in bytes
  1025. *
  1026. * Return: true if pktlen > RX_BUFFER_SIZE, else return false
  1027. *
  1028. */
  1029. static inline
  1030. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  1031. {
  1032. if (qdf_unlikely(pkt_len > RX_DATA_BUFFER_SIZE)) {
  1033. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  1034. 1, pkt_len);
  1035. return true;
  1036. } else {
  1037. return false;
  1038. }
  1039. }
  1040. #else
  1041. static inline bool
  1042. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  1043. uint8_t pool_id,
  1044. uint8_t *rx_tlv_hdr,
  1045. qdf_nbuf_t nbuf)
  1046. {
  1047. return false;
  1048. }
  1049. static inline
  1050. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  1051. {
  1052. return false;
  1053. }
  1054. #endif
  1055. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1056. /**
  1057. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  1058. * descriptor violation on either a
  1059. * REO or WBM ring
  1060. *
  1061. * @soc: core DP main context
  1062. * @nbuf: buffer pointer
  1063. * @rx_tlv_hdr: start of rx tlv header
  1064. * @pool_id: mac id
  1065. * @peer: peer handle
  1066. *
  1067. * This function handles NULL queue descriptor violations arising out
  1068. * a missing REO queue for a given peer or a given TID. This typically
  1069. * may happen if a packet is received on a QOS enabled TID before the
  1070. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  1071. * it may also happen for MC/BC frames if they are not routed to the
  1072. * non-QOS TID queue, in the absence of any other default TID queue.
  1073. * This error can show up both in a REO destination or WBM release ring.
  1074. *
  1075. * Return: QDF_STATUS_SUCCESS, if nbuf handled successfully. QDF status code
  1076. * if nbuf could not be handled or dropped.
  1077. */
  1078. static QDF_STATUS
  1079. dp_rx_null_q_desc_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1080. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  1081. struct dp_peer *peer)
  1082. {
  1083. uint32_t pkt_len;
  1084. uint16_t msdu_len;
  1085. struct dp_vdev *vdev;
  1086. uint8_t tid;
  1087. qdf_ether_header_t *eh;
  1088. struct hal_rx_msdu_metadata msdu_metadata;
  1089. uint16_t sa_idx = 0;
  1090. bool is_eapol;
  1091. bool enh_flag;
  1092. qdf_nbuf_set_rx_chfrag_start(nbuf,
  1093. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1094. rx_tlv_hdr));
  1095. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1096. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1097. rx_tlv_hdr));
  1098. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1099. rx_tlv_hdr));
  1100. qdf_nbuf_set_da_valid(nbuf,
  1101. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1102. rx_tlv_hdr));
  1103. qdf_nbuf_set_sa_valid(nbuf,
  1104. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1105. rx_tlv_hdr));
  1106. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1107. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1108. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1109. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1110. if (dp_rx_check_pkt_len(soc, pkt_len))
  1111. goto drop_nbuf;
  1112. /* Set length in nbuf */
  1113. qdf_nbuf_set_pktlen(
  1114. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1115. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1116. }
  1117. /*
  1118. * Check if DMA completed -- msdu_done is the last bit
  1119. * to be written
  1120. */
  1121. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1122. dp_err_rl("MSDU DONE failure");
  1123. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1124. QDF_TRACE_LEVEL_INFO);
  1125. qdf_assert(0);
  1126. }
  1127. if (!peer &&
  1128. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1129. rx_tlv_hdr, nbuf))
  1130. return QDF_STATUS_E_FAILURE;
  1131. if (!peer) {
  1132. bool mpdu_done = false;
  1133. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1134. if (!pdev) {
  1135. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1136. return QDF_STATUS_E_FAILURE;
  1137. }
  1138. dp_err_rl("peer is NULL");
  1139. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1140. qdf_nbuf_len(nbuf));
  1141. /* QCN9000 has the support enabled */
  1142. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1143. mpdu_done = true;
  1144. nbuf->next = NULL;
  1145. /* Trigger invalid peer handler wrapper */
  1146. dp_rx_process_invalid_peer_wrapper(soc,
  1147. nbuf, mpdu_done, pool_id);
  1148. } else {
  1149. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_tlv_hdr, pool_id);
  1150. /* Trigger invalid peer handler wrapper */
  1151. dp_rx_process_invalid_peer_wrapper(soc,
  1152. pdev->invalid_peer_head_msdu,
  1153. mpdu_done, pool_id);
  1154. }
  1155. if (mpdu_done) {
  1156. pdev->invalid_peer_head_msdu = NULL;
  1157. pdev->invalid_peer_tail_msdu = NULL;
  1158. }
  1159. return QDF_STATUS_E_FAILURE;
  1160. }
  1161. vdev = peer->vdev;
  1162. if (!vdev) {
  1163. dp_err_rl("Null vdev!");
  1164. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1165. goto drop_nbuf;
  1166. }
  1167. /*
  1168. * Advance the packet start pointer by total size of
  1169. * pre-header TLV's
  1170. */
  1171. if (qdf_nbuf_is_frag(nbuf))
  1172. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1173. else
  1174. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1175. soc->rx_pkt_tlv_size));
  1176. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  1177. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1178. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1179. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1180. if ((sa_idx < 0) ||
  1181. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1182. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1183. goto drop_nbuf;
  1184. }
  1185. }
  1186. if ((!soc->mec_fw_offload) &&
  1187. dp_rx_mcast_echo_check(soc, peer, rx_tlv_hdr, nbuf)) {
  1188. /* this is a looped back MCBC pkt, drop it */
  1189. DP_STATS_INC_PKT(peer, rx.mec_drop, 1,
  1190. qdf_nbuf_len(nbuf));
  1191. goto drop_nbuf;
  1192. }
  1193. /*
  1194. * In qwrap mode if the received packet matches with any of the vdev
  1195. * mac addresses, drop it. Donot receive multicast packets originated
  1196. * from any proxysta.
  1197. */
  1198. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1199. DP_STATS_INC_PKT(peer, rx.mec_drop, 1, qdf_nbuf_len(nbuf));
  1200. goto drop_nbuf;
  1201. }
  1202. if (qdf_unlikely((peer->nawds_enabled == true) &&
  1203. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1204. rx_tlv_hdr))) {
  1205. dp_err_rl("free buffer for multicast packet");
  1206. DP_STATS_INC(peer, rx.nawds_mcast_drop, 1);
  1207. goto drop_nbuf;
  1208. }
  1209. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, peer)) {
  1210. dp_err_rl("mcast Policy Check Drop pkt");
  1211. DP_STATS_INC(peer, rx.policy_check_drop, 1);
  1212. goto drop_nbuf;
  1213. }
  1214. /* WDS Source Port Learning */
  1215. if (!soc->ast_offload_support &&
  1216. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1217. vdev->wds_enabled))
  1218. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, peer, nbuf,
  1219. msdu_metadata);
  1220. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1221. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1222. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned)
  1223. dp_rx_tid_setup_wifi3(peer, tid, 1, IEEE80211_SEQ_MAX);
  1224. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  1225. }
  1226. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1227. if (!peer->authorize) {
  1228. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  1229. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  1230. if (is_eapol) {
  1231. if (qdf_mem_cmp(eh->ether_dhost,
  1232. &vdev->mac_addr.raw[0],
  1233. QDF_MAC_ADDR_SIZE))
  1234. goto drop_nbuf;
  1235. } else {
  1236. goto drop_nbuf;
  1237. }
  1238. }
  1239. /*
  1240. * Drop packets in this path if cce_match is found. Packets will come
  1241. * in following path depending on whether tidQ is setup.
  1242. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  1243. * cce_match = 1
  1244. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  1245. * dropped.
  1246. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  1247. * cce_match = 1
  1248. * These packets need to be dropped and should not get delivered
  1249. * to stack.
  1250. */
  1251. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr))) {
  1252. goto drop_nbuf;
  1253. }
  1254. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1255. qdf_nbuf_set_next(nbuf, NULL);
  1256. dp_rx_deliver_raw(vdev, nbuf, peer);
  1257. } else {
  1258. enh_flag = vdev->pdev->enhanced_stats_en;
  1259. qdf_nbuf_set_next(nbuf, NULL);
  1260. DP_PEER_TO_STACK_INCC_PKT(peer, 1, qdf_nbuf_len(nbuf),
  1261. enh_flag);
  1262. /*
  1263. * Update the protocol tag in SKB based on
  1264. * CCE metadata
  1265. */
  1266. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1267. EXCEPTION_DEST_RING_ID,
  1268. true, true);
  1269. /* Update the flow tag in SKB based on FSE metadata */
  1270. dp_rx_update_flow_tag(soc, vdev, nbuf,
  1271. rx_tlv_hdr, true);
  1272. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  1273. soc->hal_soc, rx_tlv_hdr) &&
  1274. (vdev->rx_decap_type ==
  1275. htt_cmn_pkt_type_ethernet))) {
  1276. DP_PEER_MC_INCC_PKT(peer, 1, qdf_nbuf_len(nbuf),
  1277. enh_flag);
  1278. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  1279. DP_PEER_BC_INCC_PKT(peer, 1, qdf_nbuf_len(nbuf),
  1280. enh_flag);
  1281. }
  1282. qdf_nbuf_set_exc_frame(nbuf, 1);
  1283. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf, NULL);
  1284. }
  1285. return QDF_STATUS_SUCCESS;
  1286. drop_nbuf:
  1287. qdf_nbuf_free(nbuf);
  1288. return QDF_STATUS_E_FAILURE;
  1289. }
  1290. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1291. /**
  1292. * dp_rx_process_rxdma_err() - Function to deliver rxdma unencrypted_err
  1293. * frames to OS or wifi parse errors.
  1294. * @soc: core DP main context
  1295. * @nbuf: buffer pointer
  1296. * @rx_tlv_hdr: start of rx tlv header
  1297. * @peer: peer reference
  1298. * @err_code: rxdma err code
  1299. * @mac_id: mac_id which is one of 3 mac_ids(Assuming mac_id and
  1300. * pool_id has same mapping)
  1301. *
  1302. * Return: None
  1303. */
  1304. void
  1305. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1306. uint8_t *rx_tlv_hdr, struct dp_peer *peer,
  1307. uint8_t err_code, uint8_t mac_id)
  1308. {
  1309. uint32_t pkt_len, l2_hdr_offset;
  1310. uint16_t msdu_len;
  1311. struct dp_vdev *vdev;
  1312. qdf_ether_header_t *eh;
  1313. bool is_broadcast;
  1314. /*
  1315. * Check if DMA completed -- msdu_done is the last bit
  1316. * to be written
  1317. */
  1318. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1319. dp_err_rl("MSDU DONE failure");
  1320. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1321. QDF_TRACE_LEVEL_INFO);
  1322. qdf_assert(0);
  1323. }
  1324. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1325. rx_tlv_hdr);
  1326. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1327. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1328. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1329. /* Drop & free packet */
  1330. qdf_nbuf_free(nbuf);
  1331. return;
  1332. }
  1333. /* Set length in nbuf */
  1334. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1335. qdf_nbuf_set_next(nbuf, NULL);
  1336. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1337. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1338. if (!peer) {
  1339. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "peer is NULL");
  1340. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1341. qdf_nbuf_len(nbuf));
  1342. /* Trigger invalid peer handler wrapper */
  1343. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1344. return;
  1345. }
  1346. vdev = peer->vdev;
  1347. if (!vdev) {
  1348. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1349. vdev);
  1350. /* Drop & free packet */
  1351. qdf_nbuf_free(nbuf);
  1352. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1353. return;
  1354. }
  1355. /*
  1356. * Advance the packet start pointer by total size of
  1357. * pre-header TLV's
  1358. */
  1359. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1360. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1361. uint8_t *pkt_type;
  1362. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1363. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1364. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1365. htons(QDF_LLC_STP)) {
  1366. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1367. goto process_mesh;
  1368. } else {
  1369. goto process_rx;
  1370. }
  1371. }
  1372. }
  1373. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1374. goto process_mesh;
  1375. /*
  1376. * WAPI cert AP sends rekey frames as unencrypted.
  1377. * Thus RXDMA will report unencrypted frame error.
  1378. * To pass WAPI cert case, SW needs to pass unencrypted
  1379. * rekey frame to stack.
  1380. */
  1381. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1382. goto process_rx;
  1383. }
  1384. /*
  1385. * In dynamic WEP case rekey frames are not encrypted
  1386. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1387. * key install is already done
  1388. */
  1389. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1390. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1391. goto process_rx;
  1392. process_mesh:
  1393. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1394. qdf_nbuf_free(nbuf);
  1395. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1396. return;
  1397. }
  1398. if (vdev->mesh_vdev) {
  1399. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1400. == QDF_STATUS_SUCCESS) {
  1401. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1402. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1403. qdf_nbuf_free(nbuf);
  1404. return;
  1405. }
  1406. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, peer);
  1407. }
  1408. process_rx:
  1409. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1410. rx_tlv_hdr) &&
  1411. (vdev->rx_decap_type ==
  1412. htt_cmn_pkt_type_ethernet))) {
  1413. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1414. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1415. (eh->ether_dhost)) ? 1 : 0 ;
  1416. DP_STATS_INC_PKT(peer, rx.multicast, 1, qdf_nbuf_len(nbuf));
  1417. if (is_broadcast) {
  1418. DP_STATS_INC_PKT(peer, rx.bcast, 1,
  1419. qdf_nbuf_len(nbuf));
  1420. }
  1421. }
  1422. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1423. dp_rx_deliver_raw(vdev, nbuf, peer);
  1424. } else {
  1425. /* Update the protocol tag in SKB based on CCE metadata */
  1426. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1427. EXCEPTION_DEST_RING_ID, true, true);
  1428. /* Update the flow tag in SKB based on FSE metadata */
  1429. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1430. DP_STATS_INC(peer, rx.to_stack.num, 1);
  1431. qdf_nbuf_set_exc_frame(nbuf, 1);
  1432. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf, NULL);
  1433. }
  1434. return;
  1435. }
  1436. /**
  1437. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  1438. * @soc: core DP main context
  1439. * @nbuf: buffer pointer
  1440. * @rx_tlv_hdr: start of rx tlv header
  1441. * @peer: peer handle
  1442. *
  1443. * return: void
  1444. */
  1445. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1446. uint8_t *rx_tlv_hdr, struct dp_peer *peer)
  1447. {
  1448. struct dp_vdev *vdev = NULL;
  1449. struct dp_pdev *pdev = NULL;
  1450. struct ol_if_ops *tops = NULL;
  1451. uint16_t rx_seq, fragno;
  1452. uint8_t is_raw;
  1453. unsigned int tid;
  1454. QDF_STATUS status;
  1455. struct cdp_rx_mic_err_info mic_failure_info;
  1456. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1457. rx_tlv_hdr))
  1458. return;
  1459. if (!peer) {
  1460. dp_info_rl("peer not found");
  1461. goto fail;
  1462. }
  1463. vdev = peer->vdev;
  1464. if (!vdev) {
  1465. dp_info_rl("VDEV not found");
  1466. goto fail;
  1467. }
  1468. pdev = vdev->pdev;
  1469. if (!pdev) {
  1470. dp_info_rl("PDEV not found");
  1471. goto fail;
  1472. }
  1473. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1474. if (is_raw) {
  1475. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1476. qdf_nbuf_data(nbuf));
  1477. /* Can get only last fragment */
  1478. if (fragno) {
  1479. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1480. qdf_nbuf_data(nbuf));
  1481. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1482. qdf_nbuf_data(nbuf));
  1483. status = dp_rx_defrag_add_last_frag(soc, peer,
  1484. tid, rx_seq, nbuf);
  1485. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1486. "status %d !", rx_seq, fragno, status);
  1487. return;
  1488. }
  1489. }
  1490. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1491. &mic_failure_info.da_mac_addr.bytes[0])) {
  1492. dp_err_rl("Failed to get da_mac_addr");
  1493. goto fail;
  1494. }
  1495. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1496. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1497. dp_err_rl("Failed to get ta_mac_addr");
  1498. goto fail;
  1499. }
  1500. mic_failure_info.key_id = 0;
  1501. mic_failure_info.multicast =
  1502. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1503. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1504. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1505. mic_failure_info.data = NULL;
  1506. mic_failure_info.vdev_id = vdev->vdev_id;
  1507. tops = pdev->soc->cdp_soc.ol_ops;
  1508. if (tops->rx_mic_error)
  1509. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1510. &mic_failure_info);
  1511. fail:
  1512. qdf_nbuf_free(nbuf);
  1513. return;
  1514. }
  1515. /*
  1516. * dp_rx_deliver_to_osif_stack() - function to deliver rx pkts to stack
  1517. * @soc: DP soc
  1518. * @vdv: DP vdev handle
  1519. * @peer: pointer to the peer object
  1520. * @nbuf: skb list head
  1521. * @tail: skb list tail
  1522. * @is_eapol: eapol pkt check
  1523. *
  1524. * Return: None
  1525. */
  1526. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  1527. static inline void
  1528. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  1529. struct dp_vdev *vdev,
  1530. struct dp_peer *peer,
  1531. qdf_nbuf_t nbuf,
  1532. qdf_nbuf_t tail,
  1533. bool is_eapol)
  1534. {
  1535. if (is_eapol && soc->eapol_over_control_port)
  1536. dp_rx_eapol_deliver_to_stack(soc, vdev, peer, nbuf, NULL);
  1537. else
  1538. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf, NULL);
  1539. }
  1540. #else
  1541. static inline void
  1542. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  1543. struct dp_vdev *vdev,
  1544. struct dp_peer *peer,
  1545. qdf_nbuf_t nbuf,
  1546. qdf_nbuf_t tail,
  1547. bool is_eapol)
  1548. {
  1549. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf, NULL);
  1550. }
  1551. #endif
  1552. #ifdef WLAN_SUPPORT_RX_PROTOCOL_TYPE_TAG
  1553. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1554. defined(WLAN_MCAST_MLO)
  1555. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1556. struct dp_vdev *vdev,
  1557. struct dp_peer *peer,
  1558. qdf_nbuf_t nbuf)
  1559. {
  1560. if (soc->arch_ops.dp_rx_mcast_handler) {
  1561. if (soc->arch_ops.dp_rx_mcast_handler(soc, vdev, peer, nbuf))
  1562. return true;
  1563. }
  1564. return false;
  1565. }
  1566. #else
  1567. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1568. struct dp_vdev *vdev,
  1569. struct dp_peer *peer,
  1570. qdf_nbuf_t nbuf)
  1571. {
  1572. return false;
  1573. }
  1574. #endif
  1575. /**
  1576. * dp_rx_err_route_hdl() - Function to send EAPOL frames to stack
  1577. * Free any other packet which comes in
  1578. * this path.
  1579. *
  1580. * @soc: core DP main context
  1581. * @nbuf: buffer pointer
  1582. * @peer: peer handle
  1583. * @rx_tlv_hdr: start of rx tlv header
  1584. * @err_src: rxdma/reo
  1585. *
  1586. * This function indicates EAPOL frame received in wbm error ring to stack.
  1587. * Any other frame should be dropped.
  1588. *
  1589. * Return: SUCCESS if delivered to stack
  1590. */
  1591. static void
  1592. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1593. struct dp_peer *peer, uint8_t *rx_tlv_hdr,
  1594. enum hal_rx_wbm_error_source err_src)
  1595. {
  1596. uint32_t pkt_len;
  1597. uint16_t msdu_len;
  1598. struct dp_vdev *vdev;
  1599. struct hal_rx_msdu_metadata msdu_metadata;
  1600. bool is_eapol;
  1601. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1602. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1603. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1604. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1605. if (dp_rx_check_pkt_len(soc, pkt_len))
  1606. goto drop_nbuf;
  1607. /* Set length in nbuf */
  1608. qdf_nbuf_set_pktlen(
  1609. nbuf, qdf_min(pkt_len, (uint32_t)RX_DATA_BUFFER_SIZE));
  1610. qdf_assert_always(nbuf->data == rx_tlv_hdr);
  1611. }
  1612. /*
  1613. * Check if DMA completed -- msdu_done is the last bit
  1614. * to be written
  1615. */
  1616. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1617. dp_err_rl("MSDU DONE failure");
  1618. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1619. QDF_TRACE_LEVEL_INFO);
  1620. qdf_assert(0);
  1621. }
  1622. if (!peer)
  1623. goto drop_nbuf;
  1624. vdev = peer->vdev;
  1625. if (!vdev) {
  1626. dp_err_rl("Null vdev!");
  1627. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1628. goto drop_nbuf;
  1629. }
  1630. /*
  1631. * Advance the packet start pointer by total size of
  1632. * pre-header TLV's
  1633. */
  1634. if (qdf_nbuf_is_frag(nbuf))
  1635. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1636. else
  1637. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1638. soc->rx_pkt_tlv_size));
  1639. if (dp_rx_igmp_handler(soc, vdev, peer, nbuf))
  1640. return;
  1641. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1642. /*
  1643. * Indicate EAPOL frame to stack only when vap mac address
  1644. * matches the destination address.
  1645. */
  1646. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1647. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1648. qdf_ether_header_t *eh =
  1649. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1650. if (qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  1651. QDF_MAC_ADDR_SIZE) == 0) {
  1652. DP_STATS_INC_PKT(vdev, rx_i.routed_eapol_pkt, 1,
  1653. qdf_nbuf_len(nbuf));
  1654. /*
  1655. * Update the protocol tag in SKB based on
  1656. * CCE metadata.
  1657. */
  1658. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1659. EXCEPTION_DEST_RING_ID,
  1660. true, true);
  1661. /* Update the flow tag in SKB based on FSE metadata */
  1662. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1663. true);
  1664. DP_PEER_TO_STACK_INCC_PKT(peer, 1, qdf_nbuf_len(nbuf),
  1665. vdev->pdev->enhanced_stats_en);
  1666. qdf_nbuf_set_exc_frame(nbuf, 1);
  1667. qdf_nbuf_set_next(nbuf, NULL);
  1668. dp_rx_deliver_to_osif_stack(soc, vdev, peer, nbuf,
  1669. NULL, is_eapol);
  1670. return;
  1671. }
  1672. }
  1673. drop_nbuf:
  1674. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1675. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1676. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1677. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1678. qdf_nbuf_free(nbuf);
  1679. }
  1680. #else
  1681. static void
  1682. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1683. struct dp_peer *peer, uint8_t *rx_tlv_hdr,
  1684. enum hal_rx_wbm_error_source err_src)
  1685. {
  1686. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1687. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1688. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1689. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1690. qdf_nbuf_free(nbuf);
  1691. }
  1692. #endif
  1693. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1694. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1695. /**
  1696. * dp_rx_link_cookie_check() - Validate link desc cookie
  1697. * @ring_desc: ring descriptor
  1698. *
  1699. * Return: qdf status
  1700. */
  1701. static inline QDF_STATUS
  1702. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1703. {
  1704. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1705. return QDF_STATUS_E_FAILURE;
  1706. return QDF_STATUS_SUCCESS;
  1707. }
  1708. /**
  1709. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1710. * @ring_desc: ring descriptor
  1711. *
  1712. * Return: None
  1713. */
  1714. static inline void
  1715. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1716. {
  1717. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1718. }
  1719. #else
  1720. static inline QDF_STATUS
  1721. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1722. {
  1723. return QDF_STATUS_SUCCESS;
  1724. }
  1725. static inline void
  1726. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1727. {
  1728. }
  1729. #endif
  1730. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1731. /**
  1732. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1733. * @soc: Datapath soc structure
  1734. * @paddr: paddr of the buffer in RX err ring
  1735. * @sw_cookie: SW cookie of the buffer in RX err ring
  1736. * @rbm: Return buffer manager of the buffer in RX err ring
  1737. *
  1738. * Returns: None
  1739. */
  1740. static inline void
  1741. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1742. uint32_t sw_cookie, uint8_t rbm)
  1743. {
  1744. struct dp_buf_info_record *record;
  1745. uint32_t idx;
  1746. if (qdf_unlikely(!soc->rx_err_ring_history))
  1747. return;
  1748. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1749. DP_RX_ERR_HIST_MAX);
  1750. /* No NULL check needed for record since its an array */
  1751. record = &soc->rx_err_ring_history->entry[idx];
  1752. record->timestamp = qdf_get_log_timestamp();
  1753. record->hbi.paddr = paddr;
  1754. record->hbi.sw_cookie = sw_cookie;
  1755. record->hbi.rbm = rbm;
  1756. }
  1757. #else
  1758. static inline void
  1759. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1760. uint32_t sw_cookie, uint8_t rbm)
  1761. {
  1762. }
  1763. #endif
  1764. #ifdef HANDLE_RX_REROUTE_ERR
  1765. static int dp_rx_err_handle_msdu_buf(struct dp_soc *soc,
  1766. hal_ring_desc_t ring_desc)
  1767. {
  1768. int lmac_id = DP_INVALID_LMAC_ID;
  1769. struct dp_rx_desc *rx_desc;
  1770. struct hal_buf_info hbi;
  1771. struct dp_pdev *pdev;
  1772. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1773. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, hbi.sw_cookie);
  1774. /* sanity */
  1775. if (!rx_desc) {
  1776. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_invalid_cookie, 1);
  1777. goto assert_return;
  1778. }
  1779. if (!rx_desc->nbuf)
  1780. goto assert_return;
  1781. dp_rx_err_ring_record_entry(soc, hbi.paddr,
  1782. hbi.sw_cookie,
  1783. hal_rx_ret_buf_manager_get(soc->hal_soc,
  1784. ring_desc));
  1785. if (hbi.paddr != qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0)) {
  1786. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1787. rx_desc->in_err_state = 1;
  1788. goto assert_return;
  1789. }
  1790. /* After this point the rx_desc and nbuf are valid */
  1791. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1792. qdf_assert_always(!rx_desc->unmapped);
  1793. dp_ipa_handle_rx_buf_smmu_mapping(soc,
  1794. rx_desc->nbuf,
  1795. RX_DATA_BUFFER_SIZE,
  1796. false);
  1797. qdf_nbuf_unmap_nbytes_single(soc->osdev,
  1798. rx_desc->nbuf,
  1799. QDF_DMA_FROM_DEVICE,
  1800. RX_DATA_BUFFER_SIZE);
  1801. rx_desc->unmapped = 1;
  1802. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1803. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  1804. rx_desc->pool_id);
  1805. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  1806. lmac_id = rx_desc->pool_id;
  1807. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1808. &pdev->free_list_tail,
  1809. rx_desc);
  1810. return lmac_id;
  1811. assert_return:
  1812. qdf_assert(0);
  1813. return lmac_id;
  1814. }
  1815. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1816. {
  1817. int ret;
  1818. uint64_t cur_time_stamp;
  1819. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_rcved, 1);
  1820. /* Recover if overall error count exceeds threshold */
  1821. if (soc->stats.rx.err.reo_err_msdu_buf_rcved >
  1822. DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD) {
  1823. dp_err("pkt threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1824. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1825. soc->rx_route_err_start_pkt_ts);
  1826. qdf_trigger_self_recovery(NULL, QDF_RX_REG_PKT_ROUTE_ERR);
  1827. }
  1828. cur_time_stamp = qdf_get_log_timestamp_usecs();
  1829. if (!soc->rx_route_err_start_pkt_ts)
  1830. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1831. /* Recover if threshold number of packets received in threshold time */
  1832. if ((cur_time_stamp - soc->rx_route_err_start_pkt_ts) >
  1833. DP_RX_ERR_ROUTE_TIMEOUT_US) {
  1834. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1835. if (soc->rx_route_err_in_window >
  1836. DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT) {
  1837. qdf_trigger_self_recovery(NULL,
  1838. QDF_RX_REG_PKT_ROUTE_ERR);
  1839. dp_err("rate threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1840. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1841. soc->rx_route_err_start_pkt_ts);
  1842. } else {
  1843. soc->rx_route_err_in_window = 1;
  1844. }
  1845. } else {
  1846. soc->rx_route_err_in_window++;
  1847. }
  1848. ret = dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1849. return ret;
  1850. }
  1851. #else /* HANDLE_RX_REROUTE_ERR */
  1852. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1853. {
  1854. qdf_assert_always(0);
  1855. return DP_INVALID_LMAC_ID;
  1856. }
  1857. #endif /* HANDLE_RX_REROUTE_ERR */
  1858. /**
  1859. * dp_rx_err_is_pn_check_needed() - Check if the packet number check is needed
  1860. * for this frame received in REO error ring.
  1861. * @soc: Datapath SOC handle
  1862. * @error: REO error detected or not
  1863. * @error_code: Error code in case of REO error
  1864. *
  1865. * Return: true if pn check if needed in software,
  1866. * false, if pn check if not needed.
  1867. */
  1868. static inline bool
  1869. dp_rx_err_is_pn_check_needed(struct dp_soc *soc, uint8_t error,
  1870. uint32_t error_code)
  1871. {
  1872. return (soc->features.pn_in_reo_dest &&
  1873. (error == HAL_REO_ERROR_DETECTED &&
  1874. (hal_rx_reo_is_2k_jump(error_code) ||
  1875. hal_rx_reo_is_oor_error(error_code) ||
  1876. hal_rx_reo_is_bar_oor_2k_jump(error_code))));
  1877. }
  1878. uint32_t
  1879. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1880. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  1881. {
  1882. hal_ring_desc_t ring_desc;
  1883. hal_soc_handle_t hal_soc;
  1884. uint32_t count = 0;
  1885. uint32_t rx_bufs_used = 0;
  1886. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  1887. uint8_t mac_id = 0;
  1888. uint8_t buf_type;
  1889. uint8_t err_status;
  1890. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  1891. struct hal_buf_info hbi;
  1892. struct dp_pdev *dp_pdev;
  1893. struct dp_srng *dp_rxdma_srng;
  1894. struct rx_desc_pool *rx_desc_pool;
  1895. void *link_desc_va;
  1896. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  1897. uint16_t num_msdus;
  1898. struct dp_rx_desc *rx_desc = NULL;
  1899. QDF_STATUS status;
  1900. bool ret;
  1901. uint32_t error_code = 0;
  1902. bool sw_pn_check_needed;
  1903. /* Debug -- Remove later */
  1904. qdf_assert(soc && hal_ring_hdl);
  1905. hal_soc = soc->hal_soc;
  1906. /* Debug -- Remove later */
  1907. qdf_assert(hal_soc);
  1908. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1909. /* TODO */
  1910. /*
  1911. * Need API to convert from hal_ring pointer to
  1912. * Ring Type / Ring Id combo
  1913. */
  1914. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  1915. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  1916. hal_ring_hdl);
  1917. goto done;
  1918. }
  1919. while (qdf_likely(quota-- && (ring_desc =
  1920. hal_srng_dst_peek(hal_soc,
  1921. hal_ring_hdl)))) {
  1922. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  1923. err_status = hal_rx_err_status_get(hal_soc, ring_desc);
  1924. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  1925. if (err_status == HAL_REO_ERROR_DETECTED)
  1926. error_code = hal_rx_get_reo_error_code(hal_soc,
  1927. ring_desc);
  1928. qdf_mem_set(&mpdu_desc_info, sizeof(mpdu_desc_info), 0);
  1929. sw_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1930. err_status,
  1931. error_code);
  1932. if (!sw_pn_check_needed) {
  1933. /*
  1934. * MPDU desc info will be present in the REO desc
  1935. * only in the below scenarios
  1936. * 1) pn_in_dest_disabled: always
  1937. * 2) pn_in_dest enabled: All cases except 2k-jup
  1938. * and OOR errors
  1939. */
  1940. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc,
  1941. &mpdu_desc_info);
  1942. }
  1943. if (HAL_RX_REO_DESC_MSDU_COUNT_GET(ring_desc) == 0)
  1944. goto next_entry;
  1945. /*
  1946. * For REO error ring, only MSDU LINK DESC is expected.
  1947. * Handle HAL_RX_REO_MSDU_BUF_ADDR_TYPE exception case.
  1948. */
  1949. if (qdf_unlikely(buf_type != HAL_RX_REO_MSDU_LINK_DESC_TYPE)) {
  1950. int lmac_id;
  1951. lmac_id = dp_rx_err_exception(soc, ring_desc);
  1952. if (lmac_id >= 0)
  1953. rx_bufs_reaped[lmac_id] += 1;
  1954. goto next_entry;
  1955. }
  1956. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  1957. &hbi);
  1958. /*
  1959. * check for the magic number in the sw cookie
  1960. */
  1961. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  1962. soc->link_desc_id_start);
  1963. status = dp_rx_link_cookie_check(ring_desc);
  1964. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1965. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  1966. break;
  1967. }
  1968. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1969. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  1970. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1971. &num_msdus);
  1972. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  1973. msdu_list.sw_cookie[0],
  1974. msdu_list.rbm[0]);
  1975. // TODO - BE- Check if the RBM is to be checked for all chips
  1976. if (qdf_unlikely((msdu_list.rbm[0] !=
  1977. dp_rx_get_rx_bm_id(soc)) &&
  1978. (msdu_list.rbm[0] !=
  1979. soc->idle_link_bm_id) &&
  1980. (msdu_list.rbm[0] !=
  1981. dp_rx_get_defrag_bm_id(soc)))) {
  1982. /* TODO */
  1983. /* Call appropriate handler */
  1984. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1985. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  1986. dp_rx_err_err("%pK: Invalid RBM %d",
  1987. soc, msdu_list.rbm[0]);
  1988. }
  1989. /* Return link descriptor through WBM ring (SW2WBM)*/
  1990. dp_rx_link_desc_return(soc, ring_desc,
  1991. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  1992. goto next_entry;
  1993. }
  1994. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  1995. soc,
  1996. msdu_list.sw_cookie[0]);
  1997. qdf_assert_always(rx_desc);
  1998. mac_id = rx_desc->pool_id;
  1999. if (sw_pn_check_needed) {
  2000. goto process_reo_error_code;
  2001. }
  2002. if (mpdu_desc_info.bar_frame) {
  2003. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  2004. dp_rx_bar_frame_handle(soc, ring_desc, rx_desc,
  2005. &mpdu_desc_info, err_status,
  2006. error_code);
  2007. rx_bufs_reaped[mac_id] += 1;
  2008. goto next_entry;
  2009. }
  2010. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  2011. /*
  2012. * We only handle one msdu per link desc for fragmented
  2013. * case. We drop the msdus and release the link desc
  2014. * back if there are more than one msdu in link desc.
  2015. */
  2016. if (qdf_unlikely(num_msdus > 1)) {
  2017. count = dp_rx_msdus_drop(soc, ring_desc,
  2018. &mpdu_desc_info,
  2019. &mac_id, quota);
  2020. rx_bufs_reaped[mac_id] += count;
  2021. goto next_entry;
  2022. }
  2023. /*
  2024. * this is a unlikely scenario where the host is reaping
  2025. * a descriptor which it already reaped just a while ago
  2026. * but is yet to replenish it back to HW.
  2027. * In this case host will dump the last 128 descriptors
  2028. * including the software descriptor rx_desc and assert.
  2029. */
  2030. if (qdf_unlikely(!rx_desc->in_use)) {
  2031. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  2032. dp_info_rl("Reaping rx_desc not in use!");
  2033. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2034. ring_desc, rx_desc);
  2035. /* ignore duplicate RX desc and continue */
  2036. /* Pop out the descriptor */
  2037. goto next_entry;
  2038. }
  2039. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  2040. msdu_list.paddr[0]);
  2041. if (!ret) {
  2042. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  2043. rx_desc->in_err_state = 1;
  2044. goto next_entry;
  2045. }
  2046. count = dp_rx_frag_handle(soc,
  2047. ring_desc, &mpdu_desc_info,
  2048. rx_desc, &mac_id, quota);
  2049. rx_bufs_reaped[mac_id] += count;
  2050. DP_STATS_INC(soc, rx.rx_frags, 1);
  2051. goto next_entry;
  2052. }
  2053. process_reo_error_code:
  2054. /*
  2055. * Expect REO errors to be handled after this point
  2056. */
  2057. qdf_assert_always(err_status == HAL_REO_ERROR_DETECTED);
  2058. dp_info_rl("Got pkt with REO ERROR: %d", error_code);
  2059. switch (error_code) {
  2060. case HAL_REO_ERR_PN_CHECK_FAILED:
  2061. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2062. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2063. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2064. if (dp_pdev)
  2065. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2066. count = dp_rx_pn_error_handle(soc,
  2067. ring_desc,
  2068. &mpdu_desc_info, &mac_id,
  2069. quota);
  2070. rx_bufs_reaped[mac_id] += count;
  2071. break;
  2072. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2073. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  2074. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2075. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2076. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2077. if (dp_pdev)
  2078. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2079. count = dp_rx_reo_err_entry_process(
  2080. soc,
  2081. ring_desc,
  2082. &mpdu_desc_info,
  2083. link_desc_va,
  2084. HAL_REO_ERR_REGULAR_FRAME_2K_JUMP);
  2085. rx_bufs_reaped[mac_id] += count;
  2086. break;
  2087. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2088. case HAL_REO_ERR_BAR_FRAME_OOR:
  2089. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2090. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2091. if (dp_pdev)
  2092. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  2093. count = dp_rx_reo_err_entry_process(
  2094. soc,
  2095. ring_desc,
  2096. &mpdu_desc_info,
  2097. link_desc_va,
  2098. HAL_REO_ERR_REGULAR_FRAME_OOR);
  2099. rx_bufs_reaped[mac_id] += count;
  2100. break;
  2101. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2102. case HAL_REO_ERR_QUEUE_DESC_INVALID:
  2103. case HAL_REO_ERR_AMPDU_IN_NON_BA:
  2104. case HAL_REO_ERR_NON_BA_DUPLICATE:
  2105. case HAL_REO_ERR_BA_DUPLICATE:
  2106. case HAL_REO_ERR_BAR_FRAME_NO_BA_SESSION:
  2107. case HAL_REO_ERR_BAR_FRAME_SN_EQUALS_SSN:
  2108. case HAL_REO_ERR_QUEUE_DESC_BLOCKED_SET:
  2109. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2110. count = dp_rx_msdus_drop(soc, ring_desc,
  2111. &mpdu_desc_info,
  2112. &mac_id, quota);
  2113. rx_bufs_reaped[mac_id] += count;
  2114. break;
  2115. default:
  2116. /* Assert if unexpected error type */
  2117. qdf_assert_always(0);
  2118. }
  2119. next_entry:
  2120. dp_rx_link_cookie_invalidate(ring_desc);
  2121. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2122. }
  2123. done:
  2124. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2125. if (soc->rx.flags.defrag_timeout_check) {
  2126. uint32_t now_ms =
  2127. qdf_system_ticks_to_msecs(qdf_system_ticks());
  2128. if (now_ms >= soc->rx.defrag.next_flush_ms)
  2129. dp_rx_defrag_waitlist_flush(soc);
  2130. }
  2131. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2132. if (rx_bufs_reaped[mac_id]) {
  2133. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2134. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2135. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2136. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2137. rx_desc_pool,
  2138. rx_bufs_reaped[mac_id],
  2139. &dp_pdev->free_list_head,
  2140. &dp_pdev->free_list_tail);
  2141. rx_bufs_used += rx_bufs_reaped[mac_id];
  2142. }
  2143. }
  2144. return rx_bufs_used; /* Assume no scale factor for now */
  2145. }
  2146. #ifdef DROP_RXDMA_DECRYPT_ERR
  2147. /**
  2148. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  2149. *
  2150. * Return: true if rxdma decrypt err frames are handled and false otheriwse
  2151. */
  2152. static inline bool dp_handle_rxdma_decrypt_err(void)
  2153. {
  2154. return false;
  2155. }
  2156. #else
  2157. static inline bool dp_handle_rxdma_decrypt_err(void)
  2158. {
  2159. return true;
  2160. }
  2161. #endif
  2162. static inline bool
  2163. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  2164. {
  2165. /*
  2166. * Currently Null Queue and Unencrypted error handlers has support for
  2167. * SG. Other error handler do not deal with SG buffer.
  2168. */
  2169. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  2170. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  2171. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  2172. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  2173. return true;
  2174. return false;
  2175. }
  2176. uint32_t
  2177. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2178. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2179. {
  2180. hal_ring_desc_t ring_desc;
  2181. hal_soc_handle_t hal_soc;
  2182. struct dp_rx_desc *rx_desc;
  2183. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  2184. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  2185. uint32_t rx_bufs_used = 0;
  2186. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  2187. uint8_t buf_type;
  2188. uint8_t mac_id;
  2189. struct dp_pdev *dp_pdev;
  2190. struct dp_srng *dp_rxdma_srng;
  2191. struct rx_desc_pool *rx_desc_pool;
  2192. uint8_t *rx_tlv_hdr;
  2193. qdf_nbuf_t nbuf_head = NULL;
  2194. qdf_nbuf_t nbuf_tail = NULL;
  2195. qdf_nbuf_t nbuf, next;
  2196. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  2197. uint8_t pool_id;
  2198. uint8_t tid = 0;
  2199. uint8_t msdu_continuation = 0;
  2200. bool process_sg_buf = false;
  2201. uint32_t wbm_err_src;
  2202. /* Debug -- Remove later */
  2203. qdf_assert(soc && hal_ring_hdl);
  2204. hal_soc = soc->hal_soc;
  2205. /* Debug -- Remove later */
  2206. qdf_assert(hal_soc);
  2207. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  2208. /* TODO */
  2209. /*
  2210. * Need API to convert from hal_ring pointer to
  2211. * Ring Type / Ring Id combo
  2212. */
  2213. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  2214. soc, hal_ring_hdl);
  2215. goto done;
  2216. }
  2217. while (qdf_likely(quota)) {
  2218. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2219. if (qdf_unlikely(!ring_desc))
  2220. break;
  2221. /* XXX */
  2222. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  2223. /*
  2224. * For WBM ring, expect only MSDU buffers
  2225. */
  2226. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  2227. wbm_err_src = hal_rx_wbm_err_src_get(hal_soc, ring_desc);
  2228. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  2229. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  2230. if (soc->arch_ops.dp_wbm_get_rx_desc_from_hal_desc(soc,
  2231. ring_desc,
  2232. &rx_desc)) {
  2233. dp_rx_err_err("get rx desc from hal_desc failed");
  2234. continue;
  2235. }
  2236. qdf_assert_always(rx_desc);
  2237. if (!dp_rx_desc_check_magic(rx_desc)) {
  2238. dp_rx_err_err("%pk: Invalid rx_desc %pk",
  2239. soc, rx_desc);
  2240. continue;
  2241. }
  2242. /*
  2243. * this is a unlikely scenario where the host is reaping
  2244. * a descriptor which it already reaped just a while ago
  2245. * but is yet to replenish it back to HW.
  2246. * In this case host will dump the last 128 descriptors
  2247. * including the software descriptor rx_desc and assert.
  2248. */
  2249. if (qdf_unlikely(!rx_desc->in_use)) {
  2250. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  2251. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  2252. ring_desc, rx_desc);
  2253. continue;
  2254. }
  2255. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info, hal_soc);
  2256. nbuf = rx_desc->nbuf;
  2257. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2258. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2259. dp_ipa_handle_rx_buf_smmu_mapping(soc, nbuf,
  2260. rx_desc_pool->buf_size,
  2261. false);
  2262. qdf_nbuf_unmap_nbytes_single(soc->osdev, nbuf,
  2263. QDF_DMA_FROM_DEVICE,
  2264. rx_desc_pool->buf_size);
  2265. rx_desc->unmapped = 1;
  2266. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2267. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support &&
  2268. dp_rx_is_sg_formation_required(&wbm_err_info))) {
  2269. /* SG is detected from continuation bit */
  2270. msdu_continuation =
  2271. hal_rx_wbm_err_msdu_continuation_get(hal_soc,
  2272. ring_desc);
  2273. if (msdu_continuation &&
  2274. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  2275. /* Update length from first buffer in SG */
  2276. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  2277. hal_rx_msdu_start_msdu_len_get(
  2278. soc->hal_soc,
  2279. qdf_nbuf_data(nbuf));
  2280. soc->wbm_sg_param.wbm_is_first_msdu_in_sg = true;
  2281. }
  2282. if (msdu_continuation) {
  2283. /* MSDU continued packets */
  2284. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  2285. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2286. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2287. } else {
  2288. /* This is the terminal packet in SG */
  2289. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  2290. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  2291. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2292. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  2293. process_sg_buf = true;
  2294. }
  2295. }
  2296. /*
  2297. * save the wbm desc info in nbuf TLV. We will need this
  2298. * info when we do the actual nbuf processing
  2299. */
  2300. wbm_err_info.pool_id = rx_desc->pool_id;
  2301. hal_rx_priv_info_set_in_tlv(soc->hal_soc,
  2302. qdf_nbuf_data(nbuf),
  2303. (uint8_t *)&wbm_err_info,
  2304. sizeof(wbm_err_info));
  2305. rx_bufs_reaped[rx_desc->pool_id]++;
  2306. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  2307. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  2308. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  2309. nbuf);
  2310. if (process_sg_buf) {
  2311. if (!dp_rx_buffer_pool_refill(
  2312. soc,
  2313. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2314. rx_desc->pool_id))
  2315. DP_RX_MERGE_TWO_LIST(
  2316. nbuf_head, nbuf_tail,
  2317. soc->wbm_sg_param.wbm_sg_nbuf_head,
  2318. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  2319. dp_rx_wbm_sg_list_reset(soc);
  2320. process_sg_buf = false;
  2321. }
  2322. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  2323. rx_desc->pool_id)) {
  2324. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  2325. }
  2326. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  2327. &tail[rx_desc->pool_id],
  2328. rx_desc);
  2329. /*
  2330. * if continuation bit is set then we have MSDU spread
  2331. * across multiple buffers, let us not decrement quota
  2332. * till we reap all buffers of that MSDU.
  2333. */
  2334. if (qdf_likely(!msdu_continuation))
  2335. quota -= 1;
  2336. }
  2337. done:
  2338. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2339. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2340. if (rx_bufs_reaped[mac_id]) {
  2341. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2342. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2343. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2344. rx_desc_pool, rx_bufs_reaped[mac_id],
  2345. &head[mac_id], &tail[mac_id]);
  2346. rx_bufs_used += rx_bufs_reaped[mac_id];
  2347. }
  2348. }
  2349. nbuf = nbuf_head;
  2350. while (nbuf) {
  2351. struct dp_peer *peer;
  2352. uint16_t peer_id;
  2353. uint8_t err_code;
  2354. uint8_t *tlv_hdr;
  2355. uint32_t peer_meta_data;
  2356. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2357. /*
  2358. * retrieve the wbm desc info from nbuf TLV, so we can
  2359. * handle error cases appropriately
  2360. */
  2361. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  2362. (uint8_t *)&wbm_err_info,
  2363. sizeof(wbm_err_info));
  2364. peer_meta_data = hal_rx_mpdu_peer_meta_data_get(soc->hal_soc,
  2365. rx_tlv_hdr);
  2366. peer_id = dp_rx_peer_metadata_peer_id_get(soc, peer_meta_data);
  2367. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  2368. if (!peer)
  2369. dp_info_rl("peer is null peer_id%u err_src%u err_rsn%u",
  2370. peer_id, wbm_err_info.wbm_err_src,
  2371. wbm_err_info.reo_psh_rsn);
  2372. /* Set queue_mapping in nbuf to 0 */
  2373. dp_set_rx_queue(nbuf, 0);
  2374. next = nbuf->next;
  2375. /*
  2376. * Form the SG for msdu continued buffers
  2377. * QCN9000 has this support
  2378. */
  2379. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2380. nbuf = dp_rx_sg_create(soc, nbuf);
  2381. next = nbuf->next;
  2382. /*
  2383. * SG error handling is not done correctly,
  2384. * drop SG frames for now.
  2385. */
  2386. qdf_nbuf_free(nbuf);
  2387. dp_info_rl("scattered msdu dropped");
  2388. nbuf = next;
  2389. if (peer)
  2390. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2391. continue;
  2392. }
  2393. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  2394. if (wbm_err_info.reo_psh_rsn
  2395. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  2396. DP_STATS_INC(soc,
  2397. rx.err.reo_error
  2398. [wbm_err_info.reo_err_code], 1);
  2399. /* increment @pdev level */
  2400. pool_id = wbm_err_info.pool_id;
  2401. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2402. if (dp_pdev)
  2403. DP_STATS_INC(dp_pdev, err.reo_error,
  2404. 1);
  2405. switch (wbm_err_info.reo_err_code) {
  2406. /*
  2407. * Handling for packets which have NULL REO
  2408. * queue descriptor
  2409. */
  2410. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2411. pool_id = wbm_err_info.pool_id;
  2412. dp_rx_null_q_desc_handle(soc, nbuf,
  2413. rx_tlv_hdr,
  2414. pool_id, peer);
  2415. break;
  2416. /* TODO */
  2417. /* Add per error code accounting */
  2418. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2419. if (peer)
  2420. DP_STATS_INC(peer,
  2421. rx.err.jump_2k_err,
  2422. 1);
  2423. pool_id = wbm_err_info.pool_id;
  2424. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2425. rx_tlv_hdr)) {
  2426. tid =
  2427. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2428. }
  2429. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2430. hal_rx_msdu_start_msdu_len_get(
  2431. soc->hal_soc, rx_tlv_hdr);
  2432. nbuf->next = NULL;
  2433. dp_2k_jump_handle(soc, nbuf,
  2434. rx_tlv_hdr,
  2435. peer_id, tid);
  2436. break;
  2437. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2438. if (peer)
  2439. DP_STATS_INC(peer,
  2440. rx.err.oor_err, 1);
  2441. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2442. rx_tlv_hdr)) {
  2443. tid =
  2444. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2445. }
  2446. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2447. hal_rx_msdu_start_msdu_len_get(
  2448. soc->hal_soc, rx_tlv_hdr);
  2449. nbuf->next = NULL;
  2450. dp_rx_oor_handle(soc, nbuf,
  2451. peer_id,
  2452. rx_tlv_hdr);
  2453. break;
  2454. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2455. case HAL_REO_ERR_BAR_FRAME_OOR:
  2456. if (peer)
  2457. dp_rx_err_handle_bar(soc,
  2458. peer,
  2459. nbuf);
  2460. qdf_nbuf_free(nbuf);
  2461. break;
  2462. case HAL_REO_ERR_PN_CHECK_FAILED:
  2463. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2464. if (peer)
  2465. DP_STATS_INC(peer,
  2466. rx.err.pn_err, 1);
  2467. qdf_nbuf_free(nbuf);
  2468. break;
  2469. default:
  2470. dp_info_rl("Got pkt with REO ERROR: %d",
  2471. wbm_err_info.reo_err_code);
  2472. qdf_nbuf_free(nbuf);
  2473. }
  2474. } else if (wbm_err_info.reo_psh_rsn
  2475. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2476. dp_rx_err_route_hdl(soc, nbuf, peer,
  2477. rx_tlv_hdr,
  2478. HAL_RX_WBM_ERR_SRC_REO);
  2479. } else {
  2480. /* should not enter here */
  2481. dp_rx_err_alert("invalid reo push reason %u",
  2482. wbm_err_info.reo_psh_rsn);
  2483. qdf_nbuf_free(nbuf);
  2484. qdf_assert_always(0);
  2485. }
  2486. } else if (wbm_err_info.wbm_err_src ==
  2487. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2488. if (wbm_err_info.rxdma_psh_rsn
  2489. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2490. DP_STATS_INC(soc,
  2491. rx.err.rxdma_error
  2492. [wbm_err_info.rxdma_err_code], 1);
  2493. /* increment @pdev level */
  2494. pool_id = wbm_err_info.pool_id;
  2495. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2496. if (dp_pdev)
  2497. DP_STATS_INC(dp_pdev,
  2498. err.rxdma_error, 1);
  2499. switch (wbm_err_info.rxdma_err_code) {
  2500. case HAL_RXDMA_ERR_UNENCRYPTED:
  2501. case HAL_RXDMA_ERR_WIFI_PARSE:
  2502. if (peer)
  2503. DP_STATS_INC(peer,
  2504. rx.err.rxdma_wifi_parse_err,
  2505. 1);
  2506. pool_id = wbm_err_info.pool_id;
  2507. dp_rx_process_rxdma_err(soc, nbuf,
  2508. rx_tlv_hdr,
  2509. peer,
  2510. wbm_err_info.
  2511. rxdma_err_code,
  2512. pool_id);
  2513. break;
  2514. case HAL_RXDMA_ERR_TKIP_MIC:
  2515. dp_rx_process_mic_error(soc, nbuf,
  2516. rx_tlv_hdr,
  2517. peer);
  2518. if (peer)
  2519. DP_STATS_INC(peer, rx.err.mic_err, 1);
  2520. break;
  2521. case HAL_RXDMA_ERR_DECRYPT:
  2522. if (peer) {
  2523. DP_STATS_INC(peer, rx.err.
  2524. decrypt_err, 1);
  2525. qdf_nbuf_free(nbuf);
  2526. break;
  2527. }
  2528. if (!dp_handle_rxdma_decrypt_err()) {
  2529. qdf_nbuf_free(nbuf);
  2530. break;
  2531. }
  2532. pool_id = wbm_err_info.pool_id;
  2533. err_code = wbm_err_info.rxdma_err_code;
  2534. tlv_hdr = rx_tlv_hdr;
  2535. dp_rx_process_rxdma_err(soc, nbuf,
  2536. tlv_hdr, NULL,
  2537. err_code,
  2538. pool_id);
  2539. break;
  2540. case HAL_RXDMA_MULTICAST_ECHO:
  2541. DP_STATS_INC_PKT(peer, rx.mec_drop, 1,
  2542. qdf_nbuf_len(nbuf));
  2543. qdf_nbuf_free(nbuf);
  2544. break;
  2545. default:
  2546. qdf_nbuf_free(nbuf);
  2547. dp_err_rl("RXDMA error %d",
  2548. wbm_err_info.rxdma_err_code);
  2549. }
  2550. } else if (wbm_err_info.rxdma_psh_rsn
  2551. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2552. dp_rx_err_route_hdl(soc, nbuf, peer,
  2553. rx_tlv_hdr,
  2554. HAL_RX_WBM_ERR_SRC_RXDMA);
  2555. } else if (wbm_err_info.rxdma_psh_rsn
  2556. == HAL_RX_WBM_RXDMA_PSH_RSN_FLUSH) {
  2557. dp_rx_err_err("rxdma push reason %u",
  2558. wbm_err_info.rxdma_psh_rsn);
  2559. DP_STATS_INC(soc, rx.err.rx_flush_count, 1);
  2560. qdf_nbuf_free(nbuf);
  2561. } else {
  2562. /* should not enter here */
  2563. dp_rx_err_alert("invalid rxdma push reason %u",
  2564. wbm_err_info.rxdma_psh_rsn);
  2565. qdf_nbuf_free(nbuf);
  2566. qdf_assert_always(0);
  2567. }
  2568. } else {
  2569. /* Should not come here */
  2570. qdf_assert(0);
  2571. }
  2572. if (peer)
  2573. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2574. nbuf = next;
  2575. }
  2576. return rx_bufs_used; /* Assume no scale factor for now */
  2577. }
  2578. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2579. /**
  2580. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2581. *
  2582. * @soc: core DP main context
  2583. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2584. * @rx_desc: void pointer to rx descriptor
  2585. *
  2586. * Return: void
  2587. */
  2588. static void dup_desc_dbg(struct dp_soc *soc,
  2589. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2590. void *rx_desc)
  2591. {
  2592. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2593. dp_rx_dump_info_and_assert(
  2594. soc,
  2595. soc->rx_rel_ring.hal_srng,
  2596. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2597. rx_desc);
  2598. }
  2599. /**
  2600. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2601. *
  2602. * @soc: core DP main context
  2603. * @mac_id: mac id which is one of 3 mac_ids
  2604. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2605. * @head: head of descs list to be freed
  2606. * @tail: tail of decs list to be freed
  2607. * Return: number of msdu in MPDU to be popped
  2608. */
  2609. static inline uint32_t
  2610. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2611. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2612. union dp_rx_desc_list_elem_t **head,
  2613. union dp_rx_desc_list_elem_t **tail)
  2614. {
  2615. void *rx_msdu_link_desc;
  2616. qdf_nbuf_t msdu;
  2617. qdf_nbuf_t last;
  2618. struct hal_rx_msdu_list msdu_list;
  2619. uint16_t num_msdus;
  2620. struct hal_buf_info buf_info;
  2621. uint32_t rx_bufs_used = 0;
  2622. uint32_t msdu_cnt;
  2623. uint32_t i;
  2624. uint8_t push_reason;
  2625. uint8_t rxdma_error_code = 0;
  2626. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2627. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2628. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2629. hal_rxdma_desc_t ring_desc;
  2630. struct rx_desc_pool *rx_desc_pool;
  2631. if (!pdev) {
  2632. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2633. soc, mac_id);
  2634. return rx_bufs_used;
  2635. }
  2636. msdu = 0;
  2637. last = NULL;
  2638. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2639. &buf_info, &msdu_cnt);
  2640. push_reason =
  2641. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2642. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2643. rxdma_error_code =
  2644. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2645. }
  2646. do {
  2647. rx_msdu_link_desc =
  2648. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2649. qdf_assert_always(rx_msdu_link_desc);
  2650. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2651. &msdu_list, &num_msdus);
  2652. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2653. /* if the msdus belongs to NSS offloaded radio &&
  2654. * the rbm is not SW1_BM then return the msdu_link
  2655. * descriptor without freeing the msdus (nbufs). let
  2656. * these buffers be given to NSS completion ring for
  2657. * NSS to free them.
  2658. * else iterate through the msdu link desc list and
  2659. * free each msdu in the list.
  2660. */
  2661. if (msdu_list.rbm[0] !=
  2662. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2663. wlan_cfg_get_dp_pdev_nss_enabled(
  2664. pdev->wlan_cfg_ctx))
  2665. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2666. else {
  2667. for (i = 0; i < num_msdus; i++) {
  2668. struct dp_rx_desc *rx_desc =
  2669. soc->arch_ops.
  2670. dp_rx_desc_cookie_2_va(
  2671. soc,
  2672. msdu_list.sw_cookie[i]);
  2673. qdf_assert_always(rx_desc);
  2674. msdu = rx_desc->nbuf;
  2675. /*
  2676. * this is a unlikely scenario
  2677. * where the host is reaping
  2678. * a descriptor which
  2679. * it already reaped just a while ago
  2680. * but is yet to replenish
  2681. * it back to HW.
  2682. * In this case host will dump
  2683. * the last 128 descriptors
  2684. * including the software descriptor
  2685. * rx_desc and assert.
  2686. */
  2687. ring_desc = rxdma_dst_ring_desc;
  2688. if (qdf_unlikely(!rx_desc->in_use)) {
  2689. dup_desc_dbg(soc,
  2690. ring_desc,
  2691. rx_desc);
  2692. continue;
  2693. }
  2694. rx_desc_pool = &soc->
  2695. rx_desc_buf[rx_desc->pool_id];
  2696. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2697. dp_ipa_handle_rx_buf_smmu_mapping(
  2698. soc, msdu,
  2699. rx_desc_pool->buf_size,
  2700. false);
  2701. qdf_nbuf_unmap_nbytes_single(
  2702. soc->osdev, msdu,
  2703. QDF_DMA_FROM_DEVICE,
  2704. rx_desc_pool->buf_size);
  2705. rx_desc->unmapped = 1;
  2706. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2707. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2708. soc, msdu);
  2709. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2710. rx_desc->pool_id);
  2711. rx_bufs_used++;
  2712. dp_rx_add_to_free_desc_list(head,
  2713. tail, rx_desc);
  2714. }
  2715. }
  2716. } else {
  2717. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2718. }
  2719. /*
  2720. * Store the current link buffer into to the local structure
  2721. * to be used for release purpose.
  2722. */
  2723. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2724. buf_info.paddr, buf_info.sw_cookie,
  2725. buf_info.rbm);
  2726. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2727. &buf_info);
  2728. dp_rx_link_desc_return_by_addr(soc,
  2729. (hal_buff_addrinfo_t)
  2730. rx_link_buf_info,
  2731. bm_action);
  2732. } while (buf_info.paddr);
  2733. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2734. if (pdev)
  2735. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2736. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2737. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2738. }
  2739. return rx_bufs_used;
  2740. }
  2741. uint32_t
  2742. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2743. uint32_t mac_id, uint32_t quota)
  2744. {
  2745. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2746. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2747. hal_soc_handle_t hal_soc;
  2748. void *err_dst_srng;
  2749. union dp_rx_desc_list_elem_t *head = NULL;
  2750. union dp_rx_desc_list_elem_t *tail = NULL;
  2751. struct dp_srng *dp_rxdma_srng;
  2752. struct rx_desc_pool *rx_desc_pool;
  2753. uint32_t work_done = 0;
  2754. uint32_t rx_bufs_used = 0;
  2755. if (!pdev)
  2756. return 0;
  2757. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  2758. if (!err_dst_srng) {
  2759. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2760. soc, err_dst_srng);
  2761. return 0;
  2762. }
  2763. hal_soc = soc->hal_soc;
  2764. qdf_assert(hal_soc);
  2765. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  2766. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2767. soc, err_dst_srng);
  2768. return 0;
  2769. }
  2770. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  2771. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  2772. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  2773. rxdma_dst_ring_desc,
  2774. &head, &tail);
  2775. }
  2776. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  2777. if (rx_bufs_used) {
  2778. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2779. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2780. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2781. } else {
  2782. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  2783. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  2784. }
  2785. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2786. rx_desc_pool, rx_bufs_used, &head, &tail);
  2787. work_done += rx_bufs_used;
  2788. }
  2789. return work_done;
  2790. }
  2791. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2792. static inline uint32_t
  2793. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2794. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2795. union dp_rx_desc_list_elem_t **head,
  2796. union dp_rx_desc_list_elem_t **tail)
  2797. {
  2798. void *rx_msdu_link_desc;
  2799. qdf_nbuf_t msdu;
  2800. qdf_nbuf_t last;
  2801. struct hal_rx_msdu_list msdu_list;
  2802. uint16_t num_msdus;
  2803. struct hal_buf_info buf_info;
  2804. uint32_t rx_bufs_used = 0, msdu_cnt, i;
  2805. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2806. struct rx_desc_pool *rx_desc_pool;
  2807. msdu = 0;
  2808. last = NULL;
  2809. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2810. &buf_info, &msdu_cnt);
  2811. do {
  2812. rx_msdu_link_desc =
  2813. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2814. if (!rx_msdu_link_desc) {
  2815. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  2816. break;
  2817. }
  2818. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2819. &msdu_list, &num_msdus);
  2820. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2821. for (i = 0; i < num_msdus; i++) {
  2822. struct dp_rx_desc *rx_desc =
  2823. soc->arch_ops.dp_rx_desc_cookie_2_va(
  2824. soc,
  2825. msdu_list.sw_cookie[i]);
  2826. qdf_assert_always(rx_desc);
  2827. rx_desc_pool =
  2828. &soc->rx_desc_buf[rx_desc->pool_id];
  2829. msdu = rx_desc->nbuf;
  2830. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2831. dp_ipa_handle_rx_buf_smmu_mapping(
  2832. soc, msdu,
  2833. rx_desc_pool->buf_size,
  2834. false);
  2835. qdf_nbuf_unmap_nbytes_single(
  2836. soc->osdev,
  2837. msdu,
  2838. QDF_DMA_FROM_DEVICE,
  2839. rx_desc_pool->buf_size);
  2840. rx_desc->unmapped = 1;
  2841. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2842. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2843. rx_desc->pool_id);
  2844. rx_bufs_used++;
  2845. dp_rx_add_to_free_desc_list(head,
  2846. tail, rx_desc);
  2847. }
  2848. }
  2849. /*
  2850. * Store the current link buffer into to the local structure
  2851. * to be used for release purpose.
  2852. */
  2853. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2854. buf_info.paddr, buf_info.sw_cookie,
  2855. buf_info.rbm);
  2856. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2857. &buf_info);
  2858. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  2859. rx_link_buf_info,
  2860. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  2861. } while (buf_info.paddr);
  2862. return rx_bufs_used;
  2863. }
  2864. /*
  2865. *
  2866. * dp_handle_wbm_internal_error() - handles wbm_internal_error case
  2867. *
  2868. * @soc: core DP main context
  2869. * @hal_desc: hal descriptor
  2870. * @buf_type: indicates if the buffer is of type link disc or msdu
  2871. * Return: None
  2872. *
  2873. * wbm_internal_error is seen in following scenarios :
  2874. *
  2875. * 1. Null pointers detected in WBM_RELEASE_RING descriptors
  2876. * 2. Null pointers detected during delinking process
  2877. *
  2878. * Some null pointer cases:
  2879. *
  2880. * a. MSDU buffer pointer is NULL
  2881. * b. Next_MSDU_Link_Desc pointer is NULL, with no last msdu flag
  2882. * c. MSDU buffer pointer is NULL or Next_Link_Desc pointer is NULL
  2883. */
  2884. void
  2885. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  2886. uint32_t buf_type)
  2887. {
  2888. struct hal_buf_info buf_info = {0};
  2889. struct dp_rx_desc *rx_desc = NULL;
  2890. struct rx_desc_pool *rx_desc_pool;
  2891. uint32_t rx_bufs_reaped = 0;
  2892. union dp_rx_desc_list_elem_t *head = NULL;
  2893. union dp_rx_desc_list_elem_t *tail = NULL;
  2894. uint8_t pool_id;
  2895. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  2896. if (!buf_info.paddr) {
  2897. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  2898. return;
  2899. }
  2900. /* buffer_addr_info is the first element of ring_desc */
  2901. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  2902. &buf_info);
  2903. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  2904. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  2905. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  2906. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2907. soc,
  2908. buf_info.sw_cookie);
  2909. if (rx_desc && rx_desc->nbuf) {
  2910. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2911. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2912. dp_ipa_handle_rx_buf_smmu_mapping(
  2913. soc, rx_desc->nbuf,
  2914. rx_desc_pool->buf_size,
  2915. false);
  2916. qdf_nbuf_unmap_nbytes_single(soc->osdev, rx_desc->nbuf,
  2917. QDF_DMA_FROM_DEVICE,
  2918. rx_desc_pool->buf_size);
  2919. rx_desc->unmapped = 1;
  2920. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2921. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  2922. rx_desc->pool_id);
  2923. dp_rx_add_to_free_desc_list(&head,
  2924. &tail,
  2925. rx_desc);
  2926. rx_bufs_reaped++;
  2927. }
  2928. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  2929. rx_bufs_reaped = dp_wbm_int_err_mpdu_pop(soc, pool_id,
  2930. hal_desc,
  2931. &head, &tail);
  2932. }
  2933. if (rx_bufs_reaped) {
  2934. struct rx_desc_pool *rx_desc_pool;
  2935. struct dp_srng *dp_rxdma_srng;
  2936. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  2937. dp_rxdma_srng = &soc->rx_refill_buf_ring[pool_id];
  2938. rx_desc_pool = &soc->rx_desc_buf[pool_id];
  2939. dp_rx_buffers_replenish(soc, pool_id, dp_rxdma_srng,
  2940. rx_desc_pool,
  2941. rx_bufs_reaped,
  2942. &head, &tail);
  2943. }
  2944. }
  2945. #endif /* QCA_HOST_MODE_WIFI_DISABLED */