dp_main.c 181 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697469846994700470147024703470447054706470747084709471047114712471347144715471647174718471947204721472247234724472547264727472847294730473147324733473447354736473747384739474047414742474347444745474647474748474947504751475247534754475547564757475847594760476147624763476447654766476747684769477047714772477347744775477647774778477947804781478247834784478547864787478847894790479147924793479447954796479747984799480048014802480348044805480648074808480948104811481248134814481548164817481848194820482148224823482448254826482748284829483048314832483348344835483648374838483948404841484248434844484548464847484848494850485148524853485448554856485748584859486048614862486348644865486648674868486948704871487248734874487548764877487848794880488148824883488448854886488748884889489048914892489348944895489648974898489949004901490249034904490549064907490849094910491149124913491449154916491749184919492049214922492349244925492649274928492949304931493249334934493549364937493849394940494149424943494449454946494749484949495049514952495349544955495649574958495949604961496249634964496549664967496849694970497149724973497449754976497749784979498049814982498349844985498649874988498949904991499249934994499549964997499849995000500150025003500450055006500750085009501050115012501350145015501650175018501950205021502250235024502550265027502850295030503150325033503450355036503750385039504050415042504350445045504650475048504950505051505250535054505550565057505850595060506150625063506450655066506750685069507050715072507350745075507650775078507950805081508250835084508550865087508850895090509150925093509450955096509750985099510051015102510351045105510651075108510951105111511251135114511551165117511851195120512151225123512451255126512751285129513051315132513351345135513651375138513951405141514251435144514551465147514851495150515151525153515451555156515751585159516051615162516351645165516651675168516951705171517251735174517551765177517851795180518151825183518451855186518751885189519051915192519351945195519651975198519952005201520252035204520552065207520852095210521152125213521452155216521752185219522052215222522352245225522652275228522952305231523252335234523552365237523852395240524152425243524452455246524752485249525052515252525352545255525652575258525952605261526252635264526552665267526852695270527152725273527452755276527752785279528052815282528352845285528652875288528952905291529252935294529552965297529852995300530153025303530453055306530753085309531053115312531353145315531653175318531953205321532253235324532553265327532853295330533153325333533453355336533753385339534053415342534353445345534653475348534953505351535253535354535553565357535853595360536153625363536453655366536753685369537053715372537353745375537653775378537953805381538253835384538553865387538853895390539153925393539453955396539753985399540054015402540354045405540654075408540954105411541254135414541554165417541854195420542154225423542454255426542754285429543054315432543354345435543654375438543954405441544254435444544554465447544854495450545154525453545454555456545754585459546054615462546354645465546654675468546954705471547254735474547554765477547854795480548154825483548454855486548754885489549054915492549354945495549654975498549955005501550255035504550555065507550855095510551155125513551455155516551755185519552055215522552355245525552655275528552955305531553255335534553555365537553855395540554155425543554455455546554755485549555055515552555355545555555655575558555955605561556255635564556555665567556855695570557155725573557455755576557755785579558055815582558355845585558655875588558955905591559255935594559555965597559855995600560156025603560456055606560756085609561056115612561356145615561656175618561956205621562256235624562556265627562856295630563156325633563456355636563756385639564056415642564356445645564656475648564956505651565256535654565556565657565856595660566156625663566456655666566756685669567056715672567356745675567656775678567956805681568256835684568556865687568856895690569156925693569456955696569756985699570057015702570357045705570657075708570957105711571257135714571557165717571857195720572157225723572457255726572757285729573057315732573357345735573657375738573957405741574257435744574557465747574857495750575157525753575457555756575757585759576057615762576357645765576657675768576957705771577257735774577557765777577857795780578157825783578457855786578757885789579057915792579357945795579657975798579958005801580258035804580558065807580858095810581158125813581458155816581758185819582058215822582358245825582658275828582958305831583258335834583558365837583858395840584158425843584458455846584758485849585058515852585358545855585658575858585958605861586258635864586558665867586858695870587158725873587458755876587758785879588058815882588358845885588658875888588958905891589258935894589558965897589858995900590159025903590459055906590759085909591059115912591359145915591659175918591959205921592259235924592559265927592859295930593159325933593459355936593759385939594059415942594359445945594659475948594959505951595259535954595559565957595859595960596159625963596459655966596759685969597059715972597359745975597659775978597959805981598259835984598559865987598859895990599159925993599459955996599759985999600060016002600360046005600660076008600960106011601260136014601560166017601860196020602160226023602460256026602760286029603060316032603360346035603660376038603960406041604260436044604560466047604860496050605160526053605460556056605760586059606060616062606360646065606660676068606960706071607260736074607560766077607860796080608160826083608460856086608760886089609060916092609360946095609660976098609961006101610261036104610561066107610861096110611161126113611461156116611761186119612061216122612361246125612661276128612961306131613261336134613561366137613861396140614161426143614461456146614761486149615061516152615361546155615661576158615961606161616261636164616561666167616861696170617161726173617461756176617761786179618061816182618361846185618661876188618961906191619261936194619561966197619861996200620162026203620462056206620762086209621062116212621362146215621662176218621962206221622262236224622562266227622862296230623162326233623462356236623762386239624062416242624362446245624662476248624962506251625262536254625562566257625862596260626162626263626462656266626762686269627062716272627362746275627662776278627962806281628262836284628562866287628862896290629162926293629462956296629762986299630063016302630363046305630663076308630963106311631263136314631563166317631863196320632163226323632463256326632763286329633063316332633363346335633663376338633963406341634263436344634563466347634863496350635163526353635463556356635763586359636063616362636363646365636663676368636963706371637263736374637563766377637863796380638163826383638463856386638763886389639063916392639363946395639663976398639964006401640264036404640564066407640864096410641164126413641464156416641764186419642064216422642364246425642664276428642964306431643264336434643564366437643864396440644164426443644464456446644764486449645064516452645364546455645664576458645964606461646264636464646564666467646864696470647164726473647464756476647764786479648064816482648364846485648664876488648964906491649264936494649564966497649864996500650165026503650465056506650765086509651065116512651365146515651665176518651965206521652265236524652565266527652865296530653165326533653465356536653765386539654065416542654365446545654665476548654965506551655265536554655565566557655865596560656165626563656465656566656765686569657065716572657365746575657665776578657965806581658265836584658565866587658865896590659165926593659465956596659765986599660066016602660366046605660666076608660966106611661266136614661566166617661866196620662166226623662466256626662766286629663066316632663366346635663666376638663966406641664266436644664566466647
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_api.h>
  24. #include <hif.h>
  25. #include <htt.h>
  26. #include <wdi_event.h>
  27. #include <queue.h>
  28. #include "dp_htt.h"
  29. #include "dp_types.h"
  30. #include "dp_internal.h"
  31. #include "dp_tx.h"
  32. #include "dp_tx_desc.h"
  33. #include "dp_rx.h"
  34. #include <cdp_txrx_handle.h>
  35. #include <wlan_cfg.h>
  36. #include "cdp_txrx_cmn_struct.h"
  37. #include <qdf_util.h>
  38. #include "dp_peer.h"
  39. #include "dp_rx_mon.h"
  40. #include "htt_stats.h"
  41. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  42. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  43. #include "cdp_txrx_flow_ctrl_v2.h"
  44. #else
  45. static inline void
  46. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  47. {
  48. return;
  49. }
  50. #endif
  51. #include "dp_ipa.h"
  52. #ifdef CONFIG_MCL
  53. static void dp_service_mon_rings(void *arg);
  54. #ifndef REMOVE_PKT_LOG
  55. #include <pktlog_ac_api.h>
  56. #include <pktlog_ac.h>
  57. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn);
  58. #endif
  59. #endif
  60. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  61. #define DP_INTR_POLL_TIMER_MS 10
  62. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  63. #define DP_MCS_LENGTH (6*MAX_MCS)
  64. #define DP_NSS_LENGTH (6*SS_COUNT)
  65. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  66. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  67. #define DP_MAX_MCS_STRING_LEN 30
  68. #define DP_CURR_FW_STATS_AVAIL 19
  69. #define DP_HTT_DBG_EXT_STATS_MAX 256
  70. #ifdef IPA_OFFLOAD
  71. /* Exclude IPA rings from the interrupt context */
  72. #define TX_RING_MASK_VAL 0xb
  73. #define RX_RING_MASK_VAL 0x7
  74. #else
  75. #define TX_RING_MASK_VAL 0xF
  76. #define RX_RING_MASK_VAL 0xF
  77. #endif
  78. bool rx_hash = 1;
  79. qdf_declare_param(rx_hash, bool);
  80. #define STR_MAXLEN 64
  81. #define DP_PPDU_STATS_CFG_ALL 0xffff
  82. /**
  83. * default_dscp_tid_map - Default DSCP-TID mapping
  84. *
  85. * DSCP TID AC
  86. * 000000 0 WME_AC_BE
  87. * 001000 1 WME_AC_BK
  88. * 010000 1 WME_AC_BK
  89. * 011000 0 WME_AC_BE
  90. * 100000 5 WME_AC_VI
  91. * 101000 5 WME_AC_VI
  92. * 110000 6 WME_AC_VO
  93. * 111000 6 WME_AC_VO
  94. */
  95. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  96. 0, 0, 0, 0, 0, 0, 0, 0,
  97. 1, 1, 1, 1, 1, 1, 1, 1,
  98. 1, 1, 1, 1, 1, 1, 1, 1,
  99. 0, 0, 0, 0, 0, 0, 0, 0,
  100. 5, 5, 5, 5, 5, 5, 5, 5,
  101. 5, 5, 5, 5, 5, 5, 5, 5,
  102. 6, 6, 6, 6, 6, 6, 6, 6,
  103. 6, 6, 6, 6, 6, 6, 6, 6,
  104. };
  105. /*
  106. * struct dp_rate_debug
  107. *
  108. * @mcs_type: print string for a given mcs
  109. * @valid: valid mcs rate?
  110. */
  111. struct dp_rate_debug {
  112. char mcs_type[DP_MAX_MCS_STRING_LEN];
  113. uint8_t valid;
  114. };
  115. #define MCS_VALID 1
  116. #define MCS_INVALID 0
  117. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  118. {
  119. {"CCK 11 Mbps Long ", MCS_VALID},
  120. {"CCK 5.5 Mbps Long ", MCS_VALID},
  121. {"CCK 2 Mbps Long ", MCS_VALID},
  122. {"CCK 1 Mbps Long ", MCS_VALID},
  123. {"CCK 11 Mbps Short ", MCS_VALID},
  124. {"CCK 5.5 Mbps Short", MCS_VALID},
  125. {"CCK 2 Mbps Short ", MCS_VALID},
  126. {"INVALID ", MCS_INVALID},
  127. {"INVALID ", MCS_INVALID},
  128. {"INVALID ", MCS_INVALID},
  129. {"INVALID ", MCS_INVALID},
  130. {"INVALID ", MCS_INVALID},
  131. {"INVALID ", MCS_VALID},
  132. },
  133. {
  134. {"OFDM 48 Mbps", MCS_VALID},
  135. {"OFDM 24 Mbps", MCS_VALID},
  136. {"OFDM 12 Mbps", MCS_VALID},
  137. {"OFDM 6 Mbps ", MCS_VALID},
  138. {"OFDM 54 Mbps", MCS_VALID},
  139. {"OFDM 36 Mbps", MCS_VALID},
  140. {"OFDM 18 Mbps", MCS_VALID},
  141. {"OFDM 9 Mbps ", MCS_VALID},
  142. {"INVALID ", MCS_INVALID},
  143. {"INVALID ", MCS_INVALID},
  144. {"INVALID ", MCS_INVALID},
  145. {"INVALID ", MCS_INVALID},
  146. {"INVALID ", MCS_VALID},
  147. },
  148. {
  149. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  150. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  151. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  152. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  153. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  154. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  155. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  156. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  157. {"INVALID ", MCS_INVALID},
  158. {"INVALID ", MCS_INVALID},
  159. {"INVALID ", MCS_INVALID},
  160. {"INVALID ", MCS_INVALID},
  161. {"INVALID ", MCS_VALID},
  162. },
  163. {
  164. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  165. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  166. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  167. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  168. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  169. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  170. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  171. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  172. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  173. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  174. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  175. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  176. {"INVALID ", MCS_VALID},
  177. },
  178. {
  179. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  180. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  181. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  182. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  183. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  184. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  185. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  186. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  187. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  188. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  189. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  190. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  191. {"INVALID ", MCS_VALID},
  192. }
  193. };
  194. /**
  195. * @brief Cpu ring map types
  196. */
  197. enum dp_cpu_ring_map_types {
  198. DP_DEFAULT_MAP,
  199. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  200. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  201. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  202. DP_CPU_RING_MAP_MAX
  203. };
  204. /**
  205. * @brief Cpu to tx ring map
  206. */
  207. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  208. {0x0, 0x1, 0x2, 0x0},
  209. {0x1, 0x2, 0x1, 0x2},
  210. {0x0, 0x2, 0x0, 0x2},
  211. {0x2, 0x2, 0x2, 0x2}
  212. };
  213. /**
  214. * @brief Select the type of statistics
  215. */
  216. enum dp_stats_type {
  217. STATS_FW = 0,
  218. STATS_HOST = 1,
  219. STATS_TYPE_MAX = 2,
  220. };
  221. /**
  222. * @brief General Firmware statistics options
  223. *
  224. */
  225. enum dp_fw_stats {
  226. TXRX_FW_STATS_INVALID = -1,
  227. };
  228. /**
  229. * dp_stats_mapping_table - Firmware and Host statistics
  230. * currently supported
  231. */
  232. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  233. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  234. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  235. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  236. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  237. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  238. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  239. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  240. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  241. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  242. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  243. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  244. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  245. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  246. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  247. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  248. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  249. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  250. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  251. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  252. /* Last ENUM for HTT FW STATS */
  253. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  254. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  255. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  256. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  257. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  258. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  259. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  260. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  261. };
  262. /**
  263. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  264. * @ring_num: ring num of the ring being queried
  265. * @grp_mask: the grp_mask array for the ring type in question.
  266. *
  267. * The grp_mask array is indexed by group number and the bit fields correspond
  268. * to ring numbers. We are finding which interrupt group a ring belongs to.
  269. *
  270. * Return: the index in the grp_mask array with the ring number.
  271. * -QDF_STATUS_E_NOENT if no entry is found
  272. */
  273. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  274. {
  275. int ext_group_num;
  276. int mask = 1 << ring_num;
  277. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  278. ext_group_num++) {
  279. if (mask & grp_mask[ext_group_num])
  280. return ext_group_num;
  281. }
  282. return -QDF_STATUS_E_NOENT;
  283. }
  284. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  285. enum hal_ring_type ring_type,
  286. int ring_num)
  287. {
  288. int *grp_mask;
  289. switch (ring_type) {
  290. case WBM2SW_RELEASE:
  291. /* dp_tx_comp_handler - soc->tx_comp_ring */
  292. if (ring_num < 3)
  293. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  294. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  295. else if (ring_num == 3) {
  296. /* sw treats this as a separate ring type */
  297. grp_mask = &soc->wlan_cfg_ctx->
  298. int_rx_wbm_rel_ring_mask[0];
  299. ring_num = 0;
  300. } else {
  301. qdf_assert(0);
  302. return -QDF_STATUS_E_NOENT;
  303. }
  304. break;
  305. case REO_EXCEPTION:
  306. /* dp_rx_err_process - &soc->reo_exception_ring */
  307. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  308. break;
  309. case REO_DST:
  310. /* dp_rx_process - soc->reo_dest_ring */
  311. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  312. break;
  313. case REO_STATUS:
  314. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  315. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  316. break;
  317. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  318. case RXDMA_MONITOR_STATUS:
  319. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  320. case RXDMA_MONITOR_DST:
  321. /* dp_mon_process */
  322. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  323. break;
  324. case RXDMA_DST:
  325. /* dp_rxdma_err_process */
  326. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  327. break;
  328. case RXDMA_BUF:
  329. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  330. break;
  331. case RXDMA_MONITOR_BUF:
  332. /* TODO: support low_thresh interrupt */
  333. return -QDF_STATUS_E_NOENT;
  334. break;
  335. case TCL_DATA:
  336. case TCL_CMD:
  337. case REO_CMD:
  338. case SW2WBM_RELEASE:
  339. case WBM_IDLE_LINK:
  340. /* normally empty SW_TO_HW rings */
  341. return -QDF_STATUS_E_NOENT;
  342. break;
  343. case TCL_STATUS:
  344. case REO_REINJECT:
  345. /* misc unused rings */
  346. return -QDF_STATUS_E_NOENT;
  347. break;
  348. case CE_SRC:
  349. case CE_DST:
  350. case CE_DST_STATUS:
  351. /* CE_rings - currently handled by hif */
  352. default:
  353. return -QDF_STATUS_E_NOENT;
  354. break;
  355. }
  356. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  357. }
  358. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  359. *ring_params, int ring_type, int ring_num)
  360. {
  361. int msi_group_number;
  362. int msi_data_count;
  363. int ret;
  364. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  365. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  366. &msi_data_count, &msi_data_start,
  367. &msi_irq_start);
  368. if (ret)
  369. return;
  370. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  371. ring_num);
  372. if (msi_group_number < 0) {
  373. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  374. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  375. ring_type, ring_num);
  376. ring_params->msi_addr = 0;
  377. ring_params->msi_data = 0;
  378. return;
  379. }
  380. if (msi_group_number > msi_data_count) {
  381. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  382. FL("2 msi_groups will share an msi; msi_group_num %d"),
  383. msi_group_number);
  384. QDF_ASSERT(0);
  385. }
  386. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  387. ring_params->msi_addr = addr_low;
  388. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  389. ring_params->msi_data = (msi_group_number % msi_data_count)
  390. + msi_data_start;
  391. ring_params->flags |= HAL_SRNG_MSI_INTR;
  392. }
  393. /**
  394. * dp_print_ast_stats() - Dump AST table contents
  395. * @soc: Datapath soc handle
  396. *
  397. * return void
  398. */
  399. #ifdef FEATURE_WDS
  400. static void dp_print_ast_stats(struct dp_soc *soc)
  401. {
  402. uint8_t i;
  403. uint8_t num_entries = 0;
  404. struct dp_vdev *vdev;
  405. struct dp_pdev *pdev;
  406. struct dp_peer *peer;
  407. struct dp_ast_entry *ase, *tmp_ase;
  408. DP_PRINT_STATS("AST Stats:");
  409. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  410. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  411. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  412. DP_PRINT_STATS("AST Table:");
  413. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  414. pdev = soc->pdev_list[i];
  415. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  416. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  417. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  418. DP_PRINT_STATS("%6d mac_addr = %pM"
  419. " peer_mac_addr = %pM"
  420. " type = %d"
  421. " next_hop = %d"
  422. " is_active = %d"
  423. " is_bss = %d",
  424. ++num_entries,
  425. ase->mac_addr.raw,
  426. ase->peer->mac_addr.raw,
  427. ase->type,
  428. ase->next_hop,
  429. ase->is_active,
  430. ase->is_bss);
  431. }
  432. }
  433. }
  434. }
  435. }
  436. #else
  437. static void dp_print_ast_stats(struct dp_soc *soc)
  438. {
  439. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_WDS");
  440. return;
  441. }
  442. #endif
  443. /*
  444. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  445. */
  446. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  447. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  448. {
  449. void *hal_soc = soc->hal_soc;
  450. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  451. /* TODO: See if we should get align size from hal */
  452. uint32_t ring_base_align = 8;
  453. struct hal_srng_params ring_params;
  454. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  455. /* TODO: Currently hal layer takes care of endianness related settings.
  456. * See if these settings need to passed from DP layer
  457. */
  458. ring_params.flags = 0;
  459. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  460. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  461. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  462. srng->hal_srng = NULL;
  463. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  464. srng->num_entries = num_entries;
  465. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  466. soc->osdev, soc->osdev->dev, srng->alloc_size,
  467. &(srng->base_paddr_unaligned));
  468. if (!srng->base_vaddr_unaligned) {
  469. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  470. FL("alloc failed - ring_type: %d, ring_num %d"),
  471. ring_type, ring_num);
  472. return QDF_STATUS_E_NOMEM;
  473. }
  474. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  475. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  476. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  477. ((unsigned long)(ring_params.ring_base_vaddr) -
  478. (unsigned long)srng->base_vaddr_unaligned);
  479. ring_params.num_entries = num_entries;
  480. if (soc->intr_mode == DP_INTR_MSI) {
  481. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  482. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  483. FL("Using MSI for ring_type: %d, ring_num %d"),
  484. ring_type, ring_num);
  485. } else {
  486. ring_params.msi_data = 0;
  487. ring_params.msi_addr = 0;
  488. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  489. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  490. ring_type, ring_num);
  491. }
  492. /*
  493. * Setup interrupt timer and batch counter thresholds for
  494. * interrupt mitigation based on ring type
  495. */
  496. if (ring_type == REO_DST) {
  497. ring_params.intr_timer_thres_us =
  498. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  499. ring_params.intr_batch_cntr_thres_entries =
  500. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  501. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  502. ring_params.intr_timer_thres_us =
  503. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  504. ring_params.intr_batch_cntr_thres_entries =
  505. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  506. } else {
  507. ring_params.intr_timer_thres_us =
  508. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  509. ring_params.intr_batch_cntr_thres_entries =
  510. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  511. }
  512. /* Enable low threshold interrupts for rx buffer rings (regular and
  513. * monitor buffer rings.
  514. * TODO: See if this is required for any other ring
  515. */
  516. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF)) {
  517. /* TODO: Setting low threshold to 1/8th of ring size
  518. * see if this needs to be configurable
  519. */
  520. ring_params.low_threshold = num_entries >> 3;
  521. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  522. ring_params.intr_timer_thres_us = 0x1000;
  523. }
  524. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  525. mac_id, &ring_params);
  526. if (!srng->hal_srng) {
  527. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  528. srng->alloc_size,
  529. srng->base_vaddr_unaligned,
  530. srng->base_paddr_unaligned, 0);
  531. }
  532. return 0;
  533. }
  534. /**
  535. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  536. * Any buffers allocated and attached to ring entries are expected to be freed
  537. * before calling this function.
  538. */
  539. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  540. int ring_type, int ring_num)
  541. {
  542. if (!srng->hal_srng) {
  543. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  544. FL("Ring type: %d, num:%d not setup"),
  545. ring_type, ring_num);
  546. return;
  547. }
  548. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  549. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  550. srng->alloc_size,
  551. srng->base_vaddr_unaligned,
  552. srng->base_paddr_unaligned, 0);
  553. srng->hal_srng = NULL;
  554. }
  555. /* TODO: Need this interface from HIF */
  556. void *hif_get_hal_handle(void *hif_handle);
  557. /*
  558. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  559. * @dp_ctx: DP SOC handle
  560. * @budget: Number of frames/descriptors that can be processed in one shot
  561. *
  562. * Return: remaining budget/quota for the soc device
  563. */
  564. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  565. {
  566. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  567. struct dp_soc *soc = int_ctx->soc;
  568. int ring = 0;
  569. uint32_t work_done = 0;
  570. int budget = dp_budget;
  571. uint8_t tx_mask = int_ctx->tx_ring_mask;
  572. uint8_t rx_mask = int_ctx->rx_ring_mask;
  573. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  574. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  575. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  576. uint32_t remaining_quota = dp_budget;
  577. struct dp_pdev *pdev = NULL;
  578. /* Process Tx completion interrupts first to return back buffers */
  579. while (tx_mask) {
  580. if (tx_mask & 0x1) {
  581. work_done = dp_tx_comp_handler(soc,
  582. soc->tx_comp_ring[ring].hal_srng,
  583. remaining_quota);
  584. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  585. "tx mask 0x%x ring %d, budget %d, work_done %d",
  586. tx_mask, ring, budget, work_done);
  587. budget -= work_done;
  588. if (budget <= 0)
  589. goto budget_done;
  590. remaining_quota = budget;
  591. }
  592. tx_mask = tx_mask >> 1;
  593. ring++;
  594. }
  595. /* Process REO Exception ring interrupt */
  596. if (rx_err_mask) {
  597. work_done = dp_rx_err_process(soc,
  598. soc->reo_exception_ring.hal_srng,
  599. remaining_quota);
  600. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  601. "REO Exception Ring: work_done %d budget %d",
  602. work_done, budget);
  603. budget -= work_done;
  604. if (budget <= 0) {
  605. goto budget_done;
  606. }
  607. remaining_quota = budget;
  608. }
  609. /* Process Rx WBM release ring interrupt */
  610. if (rx_wbm_rel_mask) {
  611. work_done = dp_rx_wbm_err_process(soc,
  612. soc->rx_rel_ring.hal_srng, remaining_quota);
  613. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  614. "WBM Release Ring: work_done %d budget %d",
  615. work_done, budget);
  616. budget -= work_done;
  617. if (budget <= 0) {
  618. goto budget_done;
  619. }
  620. remaining_quota = budget;
  621. }
  622. /* Process Rx interrupts */
  623. if (rx_mask) {
  624. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  625. if (rx_mask & (1 << ring)) {
  626. work_done = dp_rx_process(int_ctx,
  627. soc->reo_dest_ring[ring].hal_srng,
  628. remaining_quota);
  629. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  630. "rx mask 0x%x ring %d, work_done %d budget %d",
  631. rx_mask, ring, work_done, budget);
  632. budget -= work_done;
  633. if (budget <= 0)
  634. goto budget_done;
  635. remaining_quota = budget;
  636. }
  637. }
  638. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  639. /* Need to check on this, why is required */
  640. work_done = dp_rxdma_err_process(soc, ring,
  641. remaining_quota);
  642. budget -= work_done;
  643. }
  644. }
  645. if (reo_status_mask)
  646. dp_reo_status_ring_handler(soc);
  647. /* Process LMAC interrupts */
  648. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  649. pdev = soc->pdev_list[ring];
  650. if (pdev == NULL)
  651. continue;
  652. if (int_ctx->rx_mon_ring_mask & (1 << ring)) {
  653. work_done = dp_mon_process(soc, ring, remaining_quota);
  654. budget -= work_done;
  655. if (budget <= 0)
  656. goto budget_done;
  657. remaining_quota = budget;
  658. }
  659. if (int_ctx->rxdma2host_ring_mask & (1 << ring)) {
  660. work_done = dp_rxdma_err_process(soc, ring,
  661. remaining_quota);
  662. budget -= work_done;
  663. if (budget <= 0)
  664. goto budget_done;
  665. remaining_quota = budget;
  666. }
  667. if (int_ctx->host2rxdma_ring_mask & (1 << ring)) {
  668. union dp_rx_desc_list_elem_t *desc_list = NULL;
  669. union dp_rx_desc_list_elem_t *tail = NULL;
  670. struct dp_srng *rx_refill_buf_ring =
  671. &pdev->rx_refill_buf_ring;
  672. DP_STATS_INC(pdev, replenish.low_thresh_intrs, 1);
  673. dp_rx_buffers_replenish(soc, ring,
  674. rx_refill_buf_ring,
  675. &soc->rx_desc_buf[ring], 0,
  676. &desc_list, &tail, HAL_RX_BUF_RBM_SW3_BM);
  677. }
  678. }
  679. qdf_lro_flush(int_ctx->lro_ctx);
  680. budget_done:
  681. return dp_budget - budget;
  682. }
  683. #ifdef DP_INTR_POLL_BASED
  684. /* dp_interrupt_timer()- timer poll for interrupts
  685. *
  686. * @arg: SoC Handle
  687. *
  688. * Return:
  689. *
  690. */
  691. static void dp_interrupt_timer(void *arg)
  692. {
  693. struct dp_soc *soc = (struct dp_soc *) arg;
  694. int i;
  695. if (qdf_atomic_read(&soc->cmn_init_done)) {
  696. for (i = 0;
  697. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  698. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  699. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  700. }
  701. }
  702. /*
  703. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  704. * @txrx_soc: DP SOC handle
  705. *
  706. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  707. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  708. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  709. *
  710. * Return: 0 for success. nonzero for failure.
  711. */
  712. static QDF_STATUS dp_soc_interrupt_attach_poll(void *txrx_soc)
  713. {
  714. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  715. int i;
  716. soc->intr_mode = DP_INTR_POLL;
  717. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  718. soc->intr_ctx[i].dp_intr_id = i;
  719. soc->intr_ctx[i].tx_ring_mask =
  720. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  721. soc->intr_ctx[i].rx_ring_mask =
  722. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  723. soc->intr_ctx[i].rx_mon_ring_mask =
  724. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  725. soc->intr_ctx[i].rx_err_ring_mask =
  726. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  727. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  728. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  729. soc->intr_ctx[i].reo_status_ring_mask =
  730. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  731. soc->intr_ctx[i].rxdma2host_ring_mask =
  732. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  733. soc->intr_ctx[i].soc = soc;
  734. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  735. }
  736. qdf_timer_init(soc->osdev, &soc->int_timer,
  737. dp_interrupt_timer, (void *)soc,
  738. QDF_TIMER_TYPE_WAKE_APPS);
  739. return QDF_STATUS_SUCCESS;
  740. }
  741. #if defined(CONFIG_MCL)
  742. extern int con_mode_monitor;
  743. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  744. /*
  745. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  746. * @txrx_soc: DP SOC handle
  747. *
  748. * Call the appropriate attach function based on the mode of operation.
  749. * This is a WAR for enabling monitor mode.
  750. *
  751. * Return: 0 for success. nonzero for failure.
  752. */
  753. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  754. {
  755. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  756. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  757. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  758. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  759. "%s: Poll mode", __func__);
  760. return dp_soc_interrupt_attach_poll(txrx_soc);
  761. } else {
  762. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  763. "%s: Interrupt mode", __func__);
  764. return dp_soc_interrupt_attach(txrx_soc);
  765. }
  766. }
  767. #else
  768. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  769. {
  770. return dp_soc_interrupt_attach_poll(txrx_soc);
  771. }
  772. #endif
  773. #endif
  774. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  775. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  776. {
  777. int j;
  778. int num_irq = 0;
  779. int tx_mask =
  780. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  781. int rx_mask =
  782. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  783. int rx_mon_mask =
  784. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  785. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  786. soc->wlan_cfg_ctx, intr_ctx_num);
  787. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  788. soc->wlan_cfg_ctx, intr_ctx_num);
  789. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  790. soc->wlan_cfg_ctx, intr_ctx_num);
  791. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  792. soc->wlan_cfg_ctx, intr_ctx_num);
  793. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  794. soc->wlan_cfg_ctx, intr_ctx_num);
  795. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  796. if (tx_mask & (1 << j)) {
  797. irq_id_map[num_irq++] =
  798. (wbm2host_tx_completions_ring1 - j);
  799. }
  800. if (rx_mask & (1 << j)) {
  801. irq_id_map[num_irq++] =
  802. (reo2host_destination_ring1 - j);
  803. }
  804. if (rxdma2host_ring_mask & (1 << j)) {
  805. irq_id_map[num_irq++] =
  806. rxdma2host_destination_ring_mac1 -
  807. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  808. }
  809. if (host2rxdma_ring_mask & (1 << j)) {
  810. irq_id_map[num_irq++] =
  811. host2rxdma_host_buf_ring_mac1 -
  812. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  813. }
  814. if (rx_mon_mask & (1 << j)) {
  815. irq_id_map[num_irq++] =
  816. ppdu_end_interrupts_mac1 -
  817. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  818. }
  819. if (rx_wbm_rel_ring_mask & (1 << j))
  820. irq_id_map[num_irq++] = wbm2host_rx_release;
  821. if (rx_err_ring_mask & (1 << j))
  822. irq_id_map[num_irq++] = reo2host_exception;
  823. if (reo_status_ring_mask & (1 << j))
  824. irq_id_map[num_irq++] = reo2host_status;
  825. }
  826. *num_irq_r = num_irq;
  827. }
  828. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  829. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  830. int msi_vector_count, int msi_vector_start)
  831. {
  832. int tx_mask = wlan_cfg_get_tx_ring_mask(
  833. soc->wlan_cfg_ctx, intr_ctx_num);
  834. int rx_mask = wlan_cfg_get_rx_ring_mask(
  835. soc->wlan_cfg_ctx, intr_ctx_num);
  836. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  837. soc->wlan_cfg_ctx, intr_ctx_num);
  838. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  839. soc->wlan_cfg_ctx, intr_ctx_num);
  840. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  841. soc->wlan_cfg_ctx, intr_ctx_num);
  842. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  843. soc->wlan_cfg_ctx, intr_ctx_num);
  844. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  845. soc->wlan_cfg_ctx, intr_ctx_num);
  846. unsigned int vector =
  847. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  848. int num_irq = 0;
  849. soc->intr_mode = DP_INTR_MSI;
  850. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  851. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  852. irq_id_map[num_irq++] =
  853. pld_get_msi_irq(soc->osdev->dev, vector);
  854. *num_irq_r = num_irq;
  855. }
  856. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  857. int *irq_id_map, int *num_irq)
  858. {
  859. int msi_vector_count, ret;
  860. uint32_t msi_base_data, msi_vector_start;
  861. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  862. &msi_vector_count,
  863. &msi_base_data,
  864. &msi_vector_start);
  865. if (ret)
  866. return dp_soc_interrupt_map_calculate_integrated(soc,
  867. intr_ctx_num, irq_id_map, num_irq);
  868. else
  869. dp_soc_interrupt_map_calculate_msi(soc,
  870. intr_ctx_num, irq_id_map, num_irq,
  871. msi_vector_count, msi_vector_start);
  872. }
  873. /*
  874. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  875. * @txrx_soc: DP SOC handle
  876. *
  877. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  878. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  879. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  880. *
  881. * Return: 0 for success. nonzero for failure.
  882. */
  883. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  884. {
  885. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  886. int i = 0;
  887. int num_irq = 0;
  888. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  889. int ret = 0;
  890. /* Map of IRQ ids registered with one interrupt context */
  891. int irq_id_map[HIF_MAX_GRP_IRQ];
  892. int tx_mask =
  893. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  894. int rx_mask =
  895. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  896. int rx_mon_mask =
  897. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  898. int rx_err_ring_mask =
  899. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  900. int rx_wbm_rel_ring_mask =
  901. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  902. int reo_status_ring_mask =
  903. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  904. int rxdma2host_ring_mask =
  905. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  906. int host2rxdma_ring_mask =
  907. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  908. soc->intr_ctx[i].dp_intr_id = i;
  909. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  910. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  911. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  912. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  913. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  914. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  915. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  916. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  917. soc->intr_ctx[i].soc = soc;
  918. num_irq = 0;
  919. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  920. &num_irq);
  921. ret = hif_register_ext_group(soc->hif_handle,
  922. num_irq, irq_id_map, dp_service_srngs,
  923. &soc->intr_ctx[i], "dp_intr",
  924. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  925. if (ret) {
  926. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  927. FL("failed, ret = %d"), ret);
  928. return QDF_STATUS_E_FAILURE;
  929. }
  930. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  931. }
  932. hif_configure_ext_group_interrupts(soc->hif_handle);
  933. return QDF_STATUS_SUCCESS;
  934. }
  935. /*
  936. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  937. * @txrx_soc: DP SOC handle
  938. *
  939. * Return: void
  940. */
  941. static void dp_soc_interrupt_detach(void *txrx_soc)
  942. {
  943. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  944. int i;
  945. if (soc->intr_mode == DP_INTR_POLL) {
  946. qdf_timer_stop(&soc->int_timer);
  947. qdf_timer_free(&soc->int_timer);
  948. } else {
  949. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  950. }
  951. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  952. soc->intr_ctx[i].tx_ring_mask = 0;
  953. soc->intr_ctx[i].rx_ring_mask = 0;
  954. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  955. soc->intr_ctx[i].rx_err_ring_mask = 0;
  956. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  957. soc->intr_ctx[i].reo_status_ring_mask = 0;
  958. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  959. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  960. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  961. }
  962. }
  963. #define AVG_MAX_MPDUS_PER_TID 128
  964. #define AVG_TIDS_PER_CLIENT 2
  965. #define AVG_FLOWS_PER_TID 2
  966. #define AVG_MSDUS_PER_FLOW 128
  967. #define AVG_MSDUS_PER_MPDU 4
  968. /*
  969. * Allocate and setup link descriptor pool that will be used by HW for
  970. * various link and queue descriptors and managed by WBM
  971. */
  972. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  973. {
  974. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  975. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  976. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  977. uint32_t num_mpdus_per_link_desc =
  978. hal_num_mpdus_per_link_desc(soc->hal_soc);
  979. uint32_t num_msdus_per_link_desc =
  980. hal_num_msdus_per_link_desc(soc->hal_soc);
  981. uint32_t num_mpdu_links_per_queue_desc =
  982. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  983. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  984. uint32_t total_link_descs, total_mem_size;
  985. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  986. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  987. uint32_t num_link_desc_banks;
  988. uint32_t last_bank_size = 0;
  989. uint32_t entry_size, num_entries;
  990. int i;
  991. uint32_t desc_id = 0;
  992. /* Only Tx queue descriptors are allocated from common link descriptor
  993. * pool Rx queue descriptors are not included in this because (REO queue
  994. * extension descriptors) they are expected to be allocated contiguously
  995. * with REO queue descriptors
  996. */
  997. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  998. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  999. num_mpdu_queue_descs = num_mpdu_link_descs /
  1000. num_mpdu_links_per_queue_desc;
  1001. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1002. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1003. num_msdus_per_link_desc;
  1004. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1005. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1006. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1007. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1008. /* Round up to power of 2 */
  1009. total_link_descs = 1;
  1010. while (total_link_descs < num_entries)
  1011. total_link_descs <<= 1;
  1012. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1013. FL("total_link_descs: %u, link_desc_size: %d"),
  1014. total_link_descs, link_desc_size);
  1015. total_mem_size = total_link_descs * link_desc_size;
  1016. total_mem_size += link_desc_align;
  1017. if (total_mem_size <= max_alloc_size) {
  1018. num_link_desc_banks = 0;
  1019. last_bank_size = total_mem_size;
  1020. } else {
  1021. num_link_desc_banks = (total_mem_size) /
  1022. (max_alloc_size - link_desc_align);
  1023. last_bank_size = total_mem_size %
  1024. (max_alloc_size - link_desc_align);
  1025. }
  1026. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1027. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1028. total_mem_size, num_link_desc_banks);
  1029. for (i = 0; i < num_link_desc_banks; i++) {
  1030. soc->link_desc_banks[i].base_vaddr_unaligned =
  1031. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1032. max_alloc_size,
  1033. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1034. soc->link_desc_banks[i].size = max_alloc_size;
  1035. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1036. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1037. ((unsigned long)(
  1038. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1039. link_desc_align));
  1040. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1041. soc->link_desc_banks[i].base_paddr_unaligned) +
  1042. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1043. (unsigned long)(
  1044. soc->link_desc_banks[i].base_vaddr_unaligned));
  1045. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1046. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1047. FL("Link descriptor memory alloc failed"));
  1048. goto fail;
  1049. }
  1050. }
  1051. if (last_bank_size) {
  1052. /* Allocate last bank in case total memory required is not exact
  1053. * multiple of max_alloc_size
  1054. */
  1055. soc->link_desc_banks[i].base_vaddr_unaligned =
  1056. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1057. last_bank_size,
  1058. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1059. soc->link_desc_banks[i].size = last_bank_size;
  1060. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1061. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1062. ((unsigned long)(
  1063. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1064. link_desc_align));
  1065. soc->link_desc_banks[i].base_paddr =
  1066. (unsigned long)(
  1067. soc->link_desc_banks[i].base_paddr_unaligned) +
  1068. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1069. (unsigned long)(
  1070. soc->link_desc_banks[i].base_vaddr_unaligned));
  1071. }
  1072. /* Allocate and setup link descriptor idle list for HW internal use */
  1073. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1074. total_mem_size = entry_size * total_link_descs;
  1075. if (total_mem_size <= max_alloc_size) {
  1076. void *desc;
  1077. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1078. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1079. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1080. FL("Link desc idle ring setup failed"));
  1081. goto fail;
  1082. }
  1083. hal_srng_access_start_unlocked(soc->hal_soc,
  1084. soc->wbm_idle_link_ring.hal_srng);
  1085. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1086. soc->link_desc_banks[i].base_paddr; i++) {
  1087. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1088. ((unsigned long)(
  1089. soc->link_desc_banks[i].base_vaddr) -
  1090. (unsigned long)(
  1091. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1092. / link_desc_size;
  1093. unsigned long paddr = (unsigned long)(
  1094. soc->link_desc_banks[i].base_paddr);
  1095. while (num_entries && (desc = hal_srng_src_get_next(
  1096. soc->hal_soc,
  1097. soc->wbm_idle_link_ring.hal_srng))) {
  1098. hal_set_link_desc_addr(desc,
  1099. LINK_DESC_COOKIE(desc_id, i), paddr);
  1100. num_entries--;
  1101. desc_id++;
  1102. paddr += link_desc_size;
  1103. }
  1104. }
  1105. hal_srng_access_end_unlocked(soc->hal_soc,
  1106. soc->wbm_idle_link_ring.hal_srng);
  1107. } else {
  1108. uint32_t num_scatter_bufs;
  1109. uint32_t num_entries_per_buf;
  1110. uint32_t rem_entries;
  1111. uint8_t *scatter_buf_ptr;
  1112. uint16_t scatter_buf_num;
  1113. soc->wbm_idle_scatter_buf_size =
  1114. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1115. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1116. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1117. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1118. soc->hal_soc, total_mem_size,
  1119. soc->wbm_idle_scatter_buf_size);
  1120. for (i = 0; i < num_scatter_bufs; i++) {
  1121. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1122. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1123. soc->wbm_idle_scatter_buf_size,
  1124. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1125. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1126. QDF_TRACE(QDF_MODULE_ID_DP,
  1127. QDF_TRACE_LEVEL_ERROR,
  1128. FL("Scatter list memory alloc failed"));
  1129. goto fail;
  1130. }
  1131. }
  1132. /* Populate idle list scatter buffers with link descriptor
  1133. * pointers
  1134. */
  1135. scatter_buf_num = 0;
  1136. scatter_buf_ptr = (uint8_t *)(
  1137. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1138. rem_entries = num_entries_per_buf;
  1139. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1140. soc->link_desc_banks[i].base_paddr; i++) {
  1141. uint32_t num_link_descs =
  1142. (soc->link_desc_banks[i].size -
  1143. ((unsigned long)(
  1144. soc->link_desc_banks[i].base_vaddr) -
  1145. (unsigned long)(
  1146. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1147. / link_desc_size;
  1148. unsigned long paddr = (unsigned long)(
  1149. soc->link_desc_banks[i].base_paddr);
  1150. while (num_link_descs) {
  1151. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1152. LINK_DESC_COOKIE(desc_id, i), paddr);
  1153. num_link_descs--;
  1154. desc_id++;
  1155. paddr += link_desc_size;
  1156. rem_entries--;
  1157. if (rem_entries) {
  1158. scatter_buf_ptr += entry_size;
  1159. } else {
  1160. rem_entries = num_entries_per_buf;
  1161. scatter_buf_num++;
  1162. if (scatter_buf_num >= num_scatter_bufs)
  1163. break;
  1164. scatter_buf_ptr = (uint8_t *)(
  1165. soc->wbm_idle_scatter_buf_base_vaddr[
  1166. scatter_buf_num]);
  1167. }
  1168. }
  1169. }
  1170. /* Setup link descriptor idle list in HW */
  1171. hal_setup_link_idle_list(soc->hal_soc,
  1172. soc->wbm_idle_scatter_buf_base_paddr,
  1173. soc->wbm_idle_scatter_buf_base_vaddr,
  1174. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1175. (uint32_t)(scatter_buf_ptr -
  1176. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1177. scatter_buf_num-1])), total_link_descs);
  1178. }
  1179. return 0;
  1180. fail:
  1181. if (soc->wbm_idle_link_ring.hal_srng) {
  1182. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1183. WBM_IDLE_LINK, 0);
  1184. }
  1185. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1186. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1187. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1188. soc->wbm_idle_scatter_buf_size,
  1189. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1190. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1191. }
  1192. }
  1193. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1194. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1195. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1196. soc->link_desc_banks[i].size,
  1197. soc->link_desc_banks[i].base_vaddr_unaligned,
  1198. soc->link_desc_banks[i].base_paddr_unaligned,
  1199. 0);
  1200. }
  1201. }
  1202. return QDF_STATUS_E_FAILURE;
  1203. }
  1204. /*
  1205. * Free link descriptor pool that was setup HW
  1206. */
  1207. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1208. {
  1209. int i;
  1210. if (soc->wbm_idle_link_ring.hal_srng) {
  1211. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1212. WBM_IDLE_LINK, 0);
  1213. }
  1214. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1215. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1216. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1217. soc->wbm_idle_scatter_buf_size,
  1218. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1219. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1220. }
  1221. }
  1222. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1223. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1224. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1225. soc->link_desc_banks[i].size,
  1226. soc->link_desc_banks[i].base_vaddr_unaligned,
  1227. soc->link_desc_banks[i].base_paddr_unaligned,
  1228. 0);
  1229. }
  1230. }
  1231. }
  1232. /* TODO: Following should be configurable */
  1233. #define WBM_RELEASE_RING_SIZE 64
  1234. #define TCL_CMD_RING_SIZE 32
  1235. #define TCL_STATUS_RING_SIZE 32
  1236. #if defined(QCA_WIFI_QCA6290)
  1237. #define REO_DST_RING_SIZE 1024
  1238. #else
  1239. #define REO_DST_RING_SIZE 2048
  1240. #endif
  1241. #define REO_REINJECT_RING_SIZE 32
  1242. #define RX_RELEASE_RING_SIZE 1024
  1243. #define REO_EXCEPTION_RING_SIZE 128
  1244. #define REO_CMD_RING_SIZE 32
  1245. #define REO_STATUS_RING_SIZE 32
  1246. #define RXDMA_BUF_RING_SIZE 1024
  1247. #define RXDMA_REFILL_RING_SIZE 4096
  1248. #define RXDMA_MONITOR_BUF_RING_SIZE 4096
  1249. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  1250. #define RXDMA_MONITOR_STATUS_RING_SIZE 1024
  1251. #define RXDMA_MONITOR_DESC_RING_SIZE 2048
  1252. #define RXDMA_ERR_DST_RING_SIZE 1024
  1253. /*
  1254. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1255. * @soc: Datapath SOC handle
  1256. *
  1257. * This is a timer function used to age out stale WDS nodes from
  1258. * AST table
  1259. */
  1260. #ifdef FEATURE_WDS
  1261. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1262. {
  1263. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1264. struct dp_pdev *pdev;
  1265. struct dp_vdev *vdev;
  1266. struct dp_peer *peer;
  1267. struct dp_ast_entry *ase, *temp_ase;
  1268. int i;
  1269. qdf_spin_lock_bh(&soc->ast_lock);
  1270. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1271. pdev = soc->pdev_list[i];
  1272. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1273. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1274. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1275. /*
  1276. * Do not expire static ast entries
  1277. */
  1278. if (ase->type == CDP_TXRX_AST_TYPE_STATIC)
  1279. continue;
  1280. if (ase->is_active) {
  1281. ase->is_active = FALSE;
  1282. continue;
  1283. }
  1284. DP_STATS_INC(soc, ast.aged_out, 1);
  1285. soc->cdp_soc.ol_ops->peer_del_wds_entry(
  1286. vdev->osif_vdev,
  1287. ase->mac_addr.raw);
  1288. dp_peer_del_ast(soc, ase);
  1289. }
  1290. }
  1291. }
  1292. }
  1293. qdf_spin_unlock_bh(&soc->ast_lock);
  1294. if (qdf_atomic_read(&soc->cmn_init_done))
  1295. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1296. }
  1297. /*
  1298. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1299. * @soc: Datapath SOC handle
  1300. *
  1301. * Return: None
  1302. */
  1303. static void dp_soc_wds_attach(struct dp_soc *soc)
  1304. {
  1305. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1306. dp_wds_aging_timer_fn, (void *)soc,
  1307. QDF_TIMER_TYPE_WAKE_APPS);
  1308. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1309. }
  1310. /*
  1311. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1312. * @txrx_soc: DP SOC handle
  1313. *
  1314. * Return: None
  1315. */
  1316. static void dp_soc_wds_detach(struct dp_soc *soc)
  1317. {
  1318. qdf_timer_stop(&soc->wds_aging_timer);
  1319. qdf_timer_free(&soc->wds_aging_timer);
  1320. }
  1321. #else
  1322. static void dp_soc_wds_attach(struct dp_soc *soc)
  1323. {
  1324. }
  1325. static void dp_soc_wds_detach(struct dp_soc *soc)
  1326. {
  1327. }
  1328. #endif
  1329. /*
  1330. * dp_soc_reset_ring_map() - Reset cpu ring map
  1331. * @soc: Datapath soc handler
  1332. *
  1333. * This api resets the default cpu ring map
  1334. */
  1335. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1336. {
  1337. uint8_t i;
  1338. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1339. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1340. if (nss_config == 1) {
  1341. /*
  1342. * Setting Tx ring map for one nss offloaded radio
  1343. */
  1344. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1345. } else if (nss_config == 2) {
  1346. /*
  1347. * Setting Tx ring for two nss offloaded radios
  1348. */
  1349. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1350. } else {
  1351. /*
  1352. * Setting Tx ring map for all nss offloaded radios
  1353. */
  1354. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1355. }
  1356. }
  1357. }
  1358. /*
  1359. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1360. * @dp_soc - DP soc handle
  1361. * @ring_type - ring type
  1362. * @ring_num - ring_num
  1363. *
  1364. * return 0 or 1
  1365. */
  1366. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1367. {
  1368. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1369. uint8_t status = 0;
  1370. switch (ring_type) {
  1371. case WBM2SW_RELEASE:
  1372. case REO_DST:
  1373. case RXDMA_BUF:
  1374. status = ((nss_config) & (1 << ring_num));
  1375. break;
  1376. default:
  1377. break;
  1378. }
  1379. return status;
  1380. }
  1381. /*
  1382. * dp_soc_reset_intr_mask() - reset interrupt mask
  1383. * @dp_soc - DP Soc handle
  1384. *
  1385. * Return: Return void
  1386. */
  1387. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1388. {
  1389. uint8_t j;
  1390. int *grp_mask = NULL;
  1391. int group_number, mask, num_ring;
  1392. /* number of tx ring */
  1393. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1394. /*
  1395. * group mask for tx completion ring.
  1396. */
  1397. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1398. /* loop and reset the mask for only offloaded ring */
  1399. for (j = 0; j < num_ring; j++) {
  1400. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1401. continue;
  1402. }
  1403. /*
  1404. * Group number corresponding to tx offloaded ring.
  1405. */
  1406. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1407. if (group_number < 0) {
  1408. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1409. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1410. WBM2SW_RELEASE, j);
  1411. return;
  1412. }
  1413. /* reset the tx mask for offloaded ring */
  1414. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1415. mask &= (~(1 << j));
  1416. /*
  1417. * reset the interrupt mask for offloaded ring.
  1418. */
  1419. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1420. }
  1421. /* number of rx rings */
  1422. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1423. /*
  1424. * group mask for reo destination ring.
  1425. */
  1426. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1427. /* loop and reset the mask for only offloaded ring */
  1428. for (j = 0; j < num_ring; j++) {
  1429. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1430. continue;
  1431. }
  1432. /*
  1433. * Group number corresponding to rx offloaded ring.
  1434. */
  1435. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1436. if (group_number < 0) {
  1437. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1438. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1439. REO_DST, j);
  1440. return;
  1441. }
  1442. /* set the interrupt mask for offloaded ring */
  1443. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1444. mask &= (~(1 << j));
  1445. /*
  1446. * set the interrupt mask to zero for rx offloaded radio.
  1447. */
  1448. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1449. }
  1450. /*
  1451. * group mask for Rx buffer refill ring
  1452. */
  1453. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1454. /* loop and reset the mask for only offloaded ring */
  1455. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1456. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1457. continue;
  1458. }
  1459. /*
  1460. * Group number corresponding to rx offloaded ring.
  1461. */
  1462. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1463. if (group_number < 0) {
  1464. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1465. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1466. REO_DST, j);
  1467. return;
  1468. }
  1469. /* set the interrupt mask for offloaded ring */
  1470. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1471. group_number);
  1472. mask &= (~(1 << j));
  1473. /*
  1474. * set the interrupt mask to zero for rx offloaded radio.
  1475. */
  1476. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1477. group_number, mask);
  1478. }
  1479. }
  1480. #ifdef IPA_OFFLOAD
  1481. /**
  1482. * dp_reo_remap_config() - configure reo remap register value based
  1483. * nss configuration.
  1484. * based on offload_radio value below remap configuration
  1485. * get applied.
  1486. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1487. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1488. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1489. * 3 - both Radios handled by NSS (remap not required)
  1490. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1491. *
  1492. * @remap1: output parameter indicates reo remap 1 register value
  1493. * @remap2: output parameter indicates reo remap 2 register value
  1494. * Return: bool type, true if remap is configured else false.
  1495. */
  1496. static bool dp_reo_remap_config(struct dp_soc *soc,
  1497. uint32_t *remap1,
  1498. uint32_t *remap2)
  1499. {
  1500. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1501. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1502. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1503. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1504. return true;
  1505. }
  1506. #else
  1507. static bool dp_reo_remap_config(struct dp_soc *soc,
  1508. uint32_t *remap1,
  1509. uint32_t *remap2)
  1510. {
  1511. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1512. switch (offload_radio) {
  1513. case 0:
  1514. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1515. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1516. (0x3 << 18) | (0x4 << 21)) << 8;
  1517. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1518. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1519. (0x3 << 18) | (0x4 << 21)) << 8;
  1520. break;
  1521. case 1:
  1522. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1523. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1524. (0x2 << 18) | (0x3 << 21)) << 8;
  1525. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1526. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1527. (0x4 << 18) | (0x2 << 21)) << 8;
  1528. break;
  1529. case 2:
  1530. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1531. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1532. (0x1 << 18) | (0x3 << 21)) << 8;
  1533. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1534. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1535. (0x4 << 18) | (0x1 << 21)) << 8;
  1536. break;
  1537. case 3:
  1538. /* return false if both radios are offloaded to NSS */
  1539. return false;
  1540. }
  1541. return true;
  1542. }
  1543. #endif
  1544. /*
  1545. * dp_soc_cmn_setup() - Common SoC level initializion
  1546. * @soc: Datapath SOC handle
  1547. *
  1548. * This is an internal function used to setup common SOC data structures,
  1549. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1550. */
  1551. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1552. {
  1553. int i;
  1554. struct hal_reo_params reo_params;
  1555. int tx_ring_size;
  1556. int tx_comp_ring_size;
  1557. if (qdf_atomic_read(&soc->cmn_init_done))
  1558. return 0;
  1559. if (dp_peer_find_attach(soc))
  1560. goto fail0;
  1561. if (dp_hw_link_desc_pool_setup(soc))
  1562. goto fail1;
  1563. /* Setup SRNG rings */
  1564. /* Common rings */
  1565. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1566. WBM_RELEASE_RING_SIZE)) {
  1567. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1568. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1569. goto fail1;
  1570. }
  1571. soc->num_tcl_data_rings = 0;
  1572. /* Tx data rings */
  1573. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1574. soc->num_tcl_data_rings =
  1575. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1576. tx_comp_ring_size =
  1577. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1578. tx_ring_size =
  1579. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1580. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1581. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1582. TCL_DATA, i, 0, tx_ring_size)) {
  1583. QDF_TRACE(QDF_MODULE_ID_DP,
  1584. QDF_TRACE_LEVEL_ERROR,
  1585. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1586. goto fail1;
  1587. }
  1588. /*
  1589. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1590. * count
  1591. */
  1592. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  1593. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  1594. QDF_TRACE(QDF_MODULE_ID_DP,
  1595. QDF_TRACE_LEVEL_ERROR,
  1596. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  1597. goto fail1;
  1598. }
  1599. }
  1600. } else {
  1601. /* This will be incremented during per pdev ring setup */
  1602. soc->num_tcl_data_rings = 0;
  1603. }
  1604. if (dp_tx_soc_attach(soc)) {
  1605. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1606. FL("dp_tx_soc_attach failed"));
  1607. goto fail1;
  1608. }
  1609. /* TCL command and status rings */
  1610. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  1611. TCL_CMD_RING_SIZE)) {
  1612. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1613. FL("dp_srng_setup failed for tcl_cmd_ring"));
  1614. goto fail1;
  1615. }
  1616. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  1617. TCL_STATUS_RING_SIZE)) {
  1618. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1619. FL("dp_srng_setup failed for tcl_status_ring"));
  1620. goto fail1;
  1621. }
  1622. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  1623. * descriptors
  1624. */
  1625. /* Rx data rings */
  1626. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1627. soc->num_reo_dest_rings =
  1628. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1629. QDF_TRACE(QDF_MODULE_ID_DP,
  1630. QDF_TRACE_LEVEL_ERROR,
  1631. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  1632. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1633. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  1634. i, 0, REO_DST_RING_SIZE)) {
  1635. QDF_TRACE(QDF_MODULE_ID_DP,
  1636. QDF_TRACE_LEVEL_ERROR,
  1637. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  1638. goto fail1;
  1639. }
  1640. }
  1641. } else {
  1642. /* This will be incremented during per pdev ring setup */
  1643. soc->num_reo_dest_rings = 0;
  1644. }
  1645. /* LMAC RxDMA to SW Rings configuration */
  1646. if (!wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  1647. /* Only valid for MCL */
  1648. struct dp_pdev *pdev = soc->pdev_list[0];
  1649. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  1650. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  1651. RXDMA_DST, 0, i, RXDMA_ERR_DST_RING_SIZE)) {
  1652. QDF_TRACE(QDF_MODULE_ID_DP,
  1653. QDF_TRACE_LEVEL_ERROR,
  1654. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  1655. goto fail1;
  1656. }
  1657. }
  1658. }
  1659. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  1660. /* REO reinjection ring */
  1661. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  1662. REO_REINJECT_RING_SIZE)) {
  1663. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1664. FL("dp_srng_setup failed for reo_reinject_ring"));
  1665. goto fail1;
  1666. }
  1667. /* Rx release ring */
  1668. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  1669. RX_RELEASE_RING_SIZE)) {
  1670. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1671. FL("dp_srng_setup failed for rx_rel_ring"));
  1672. goto fail1;
  1673. }
  1674. /* Rx exception ring */
  1675. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  1676. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  1677. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1678. FL("dp_srng_setup failed for reo_exception_ring"));
  1679. goto fail1;
  1680. }
  1681. /* REO command and status rings */
  1682. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  1683. REO_CMD_RING_SIZE)) {
  1684. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1685. FL("dp_srng_setup failed for reo_cmd_ring"));
  1686. goto fail1;
  1687. }
  1688. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  1689. TAILQ_INIT(&soc->rx.reo_cmd_list);
  1690. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  1691. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  1692. REO_STATUS_RING_SIZE)) {
  1693. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1694. FL("dp_srng_setup failed for reo_status_ring"));
  1695. goto fail1;
  1696. }
  1697. qdf_spinlock_create(&soc->ast_lock);
  1698. dp_soc_wds_attach(soc);
  1699. /* Reset the cpu ring map if radio is NSS offloaded */
  1700. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1701. dp_soc_reset_cpu_ring_map(soc);
  1702. dp_soc_reset_intr_mask(soc);
  1703. }
  1704. /* Setup HW REO */
  1705. qdf_mem_zero(&reo_params, sizeof(reo_params));
  1706. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1707. /*
  1708. * Reo ring remap is not required if both radios
  1709. * are offloaded to NSS
  1710. */
  1711. if (!dp_reo_remap_config(soc,
  1712. &reo_params.remap1,
  1713. &reo_params.remap2))
  1714. goto out;
  1715. reo_params.rx_hash_enabled = true;
  1716. }
  1717. out:
  1718. hal_reo_setup(soc->hal_soc, &reo_params);
  1719. qdf_atomic_set(&soc->cmn_init_done, 1);
  1720. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  1721. return 0;
  1722. fail1:
  1723. /*
  1724. * Cleanup will be done as part of soc_detach, which will
  1725. * be called on pdev attach failure
  1726. */
  1727. fail0:
  1728. return QDF_STATUS_E_FAILURE;
  1729. }
  1730. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  1731. static void dp_lro_hash_setup(struct dp_soc *soc)
  1732. {
  1733. struct cdp_lro_hash_config lro_hash;
  1734. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  1735. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1736. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1737. FL("LRO disabled RX hash disabled"));
  1738. return;
  1739. }
  1740. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  1741. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  1742. lro_hash.lro_enable = 1;
  1743. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  1744. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  1745. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  1746. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  1747. }
  1748. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  1749. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  1750. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1751. LRO_IPV4_SEED_ARR_SZ));
  1752. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  1753. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1754. LRO_IPV6_SEED_ARR_SZ));
  1755. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  1756. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  1757. lro_hash.lro_enable, lro_hash.tcp_flag,
  1758. lro_hash.tcp_flag_mask);
  1759. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1760. QDF_TRACE_LEVEL_ERROR,
  1761. (void *)lro_hash.toeplitz_hash_ipv4,
  1762. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1763. LRO_IPV4_SEED_ARR_SZ));
  1764. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1765. QDF_TRACE_LEVEL_ERROR,
  1766. (void *)lro_hash.toeplitz_hash_ipv6,
  1767. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1768. LRO_IPV6_SEED_ARR_SZ));
  1769. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  1770. if (soc->cdp_soc.ol_ops->lro_hash_config)
  1771. (void)soc->cdp_soc.ol_ops->lro_hash_config
  1772. (soc->osif_soc, &lro_hash);
  1773. }
  1774. /*
  1775. * dp_rxdma_ring_setup() - configure the RX DMA rings
  1776. * @soc: data path SoC handle
  1777. * @pdev: Physical device handle
  1778. *
  1779. * Return: 0 - success, > 0 - failure
  1780. */
  1781. #ifdef QCA_HOST2FW_RXBUF_RING
  1782. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1783. struct dp_pdev *pdev)
  1784. {
  1785. int max_mac_rings =
  1786. wlan_cfg_get_num_mac_rings
  1787. (pdev->wlan_cfg_ctx);
  1788. int i;
  1789. for (i = 0; i < max_mac_rings; i++) {
  1790. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1791. "%s: pdev_id %d mac_id %d\n",
  1792. __func__, pdev->pdev_id, i);
  1793. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  1794. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  1795. QDF_TRACE(QDF_MODULE_ID_DP,
  1796. QDF_TRACE_LEVEL_ERROR,
  1797. FL("failed rx mac ring setup"));
  1798. return QDF_STATUS_E_FAILURE;
  1799. }
  1800. }
  1801. return QDF_STATUS_SUCCESS;
  1802. }
  1803. #else
  1804. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1805. struct dp_pdev *pdev)
  1806. {
  1807. return QDF_STATUS_SUCCESS;
  1808. }
  1809. #endif
  1810. /**
  1811. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  1812. * @pdev - DP_PDEV handle
  1813. *
  1814. * Return: void
  1815. */
  1816. static inline void
  1817. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  1818. {
  1819. uint8_t map_id;
  1820. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  1821. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  1822. sizeof(default_dscp_tid_map));
  1823. }
  1824. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  1825. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  1826. pdev->dscp_tid_map[map_id],
  1827. map_id);
  1828. }
  1829. }
  1830. #ifdef QCA_SUPPORT_SON
  1831. /**
  1832. * dp_mark_peer_inact(): Update peer inactivity status
  1833. * @peer_handle - datapath peer handle
  1834. *
  1835. * Return: void
  1836. */
  1837. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  1838. {
  1839. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1840. struct dp_pdev *pdev;
  1841. struct dp_soc *soc;
  1842. bool inactive_old;
  1843. if (!peer)
  1844. return;
  1845. pdev = peer->vdev->pdev;
  1846. soc = pdev->soc;
  1847. inactive_old = peer->peer_bs_inact_flag == 1;
  1848. if (!inactive)
  1849. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  1850. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  1851. if (inactive_old != inactive) {
  1852. struct ieee80211com *ic;
  1853. struct ol_ath_softc_net80211 *scn;
  1854. scn = (struct ol_ath_softc_net80211 *)pdev->osif_pdev;
  1855. ic = &scn->sc_ic;
  1856. /**
  1857. * Note: a node lookup can happen in RX datapath context
  1858. * when a node changes from inactive to active (at most once
  1859. * per inactivity timeout threshold)
  1860. */
  1861. if (soc->cdp_soc.ol_ops->record_act_change) {
  1862. soc->cdp_soc.ol_ops->record_act_change(ic->ic_pdev_obj,
  1863. peer->mac_addr.raw, !inactive);
  1864. }
  1865. }
  1866. }
  1867. /**
  1868. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  1869. *
  1870. * Periodically checks the inactivity status
  1871. */
  1872. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  1873. {
  1874. struct dp_pdev *pdev;
  1875. struct dp_vdev *vdev;
  1876. struct dp_peer *peer;
  1877. struct dp_soc *soc;
  1878. int i;
  1879. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  1880. qdf_spin_lock(&soc->peer_ref_mutex);
  1881. for (i = 0; i < soc->pdev_count; i++) {
  1882. pdev = soc->pdev_list[i];
  1883. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1884. if (vdev->opmode != wlan_op_mode_ap)
  1885. continue;
  1886. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1887. if (!peer->authorize) {
  1888. /**
  1889. * Inactivity check only interested in
  1890. * connected node
  1891. */
  1892. continue;
  1893. }
  1894. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  1895. /**
  1896. * This check ensures we do not wait extra long
  1897. * due to the potential race condition
  1898. */
  1899. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  1900. }
  1901. if (peer->peer_bs_inact > 0) {
  1902. /* Do not let it wrap around */
  1903. peer->peer_bs_inact--;
  1904. }
  1905. if (peer->peer_bs_inact == 0)
  1906. dp_mark_peer_inact(peer, true);
  1907. }
  1908. }
  1909. }
  1910. qdf_spin_unlock(&soc->peer_ref_mutex);
  1911. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  1912. soc->pdev_bs_inact_interval * 1000);
  1913. }
  1914. #endif
  1915. /*
  1916. * dp_pdev_attach_wifi3() - attach txrx pdev
  1917. * @osif_pdev: Opaque PDEV handle from OSIF/HDD
  1918. * @txrx_soc: Datapath SOC handle
  1919. * @htc_handle: HTC handle for host-target interface
  1920. * @qdf_osdev: QDF OS device
  1921. * @pdev_id: PDEV ID
  1922. *
  1923. * Return: DP PDEV handle on success, NULL on failure
  1924. */
  1925. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  1926. struct cdp_cfg *ctrl_pdev,
  1927. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  1928. {
  1929. int tx_ring_size;
  1930. int tx_comp_ring_size;
  1931. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1932. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  1933. if (!pdev) {
  1934. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1935. FL("DP PDEV memory allocation failed"));
  1936. goto fail0;
  1937. }
  1938. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  1939. if (!pdev->wlan_cfg_ctx) {
  1940. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1941. FL("pdev cfg_attach failed"));
  1942. qdf_mem_free(pdev);
  1943. goto fail0;
  1944. }
  1945. /*
  1946. * set nss pdev config based on soc config
  1947. */
  1948. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  1949. (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx) & (1 << pdev_id)));
  1950. pdev->soc = soc;
  1951. pdev->osif_pdev = ctrl_pdev;
  1952. pdev->pdev_id = pdev_id;
  1953. soc->pdev_list[pdev_id] = pdev;
  1954. soc->pdev_count++;
  1955. TAILQ_INIT(&pdev->vdev_list);
  1956. pdev->vdev_count = 0;
  1957. qdf_spinlock_create(&pdev->tx_mutex);
  1958. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  1959. TAILQ_INIT(&pdev->neighbour_peers_list);
  1960. if (dp_soc_cmn_setup(soc)) {
  1961. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1962. FL("dp_soc_cmn_setup failed"));
  1963. goto fail1;
  1964. }
  1965. /* Setup per PDEV TCL rings if configured */
  1966. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1967. tx_ring_size =
  1968. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1969. tx_comp_ring_size =
  1970. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1971. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  1972. pdev_id, pdev_id, tx_ring_size)) {
  1973. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1974. FL("dp_srng_setup failed for tcl_data_ring"));
  1975. goto fail1;
  1976. }
  1977. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  1978. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  1979. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1980. FL("dp_srng_setup failed for tx_comp_ring"));
  1981. goto fail1;
  1982. }
  1983. soc->num_tcl_data_rings++;
  1984. }
  1985. /* Tx specific init */
  1986. if (dp_tx_pdev_attach(pdev)) {
  1987. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1988. FL("dp_tx_pdev_attach failed"));
  1989. goto fail1;
  1990. }
  1991. /* Setup per PDEV REO rings if configured */
  1992. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1993. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  1994. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  1995. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1996. FL("dp_srng_setup failed for reo_dest_ringn"));
  1997. goto fail1;
  1998. }
  1999. soc->num_reo_dest_rings++;
  2000. }
  2001. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2002. RXDMA_REFILL_RING_SIZE)) {
  2003. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2004. FL("dp_srng_setup failed rx refill ring"));
  2005. goto fail1;
  2006. }
  2007. if (dp_rxdma_ring_setup(soc, pdev)) {
  2008. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2009. FL("RXDMA ring config failed"));
  2010. goto fail1;
  2011. }
  2012. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  2013. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  2014. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2015. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  2016. goto fail1;
  2017. }
  2018. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  2019. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  2020. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2021. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  2022. goto fail1;
  2023. }
  2024. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  2025. RXDMA_MONITOR_STATUS, 0, pdev_id,
  2026. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  2027. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2028. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  2029. goto fail1;
  2030. }
  2031. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring,
  2032. RXDMA_MONITOR_DESC, 0, pdev_id, RXDMA_MONITOR_DESC_RING_SIZE)) {
  2033. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2034. "dp_srng_setup failed for rxdma_mon_desc_ring\n");
  2035. goto fail1;
  2036. }
  2037. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2038. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2039. 0, pdev_id, RXDMA_ERR_DST_RING_SIZE)) {
  2040. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2041. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  2042. goto fail1;
  2043. }
  2044. }
  2045. /* Setup second Rx refill buffer ring */
  2046. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF, 2,
  2047. pdev->pdev_id, RXDMA_REFILL_RING_SIZE)) {
  2048. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2049. FL("dp_srng_setup failed second rx refill ring"));
  2050. goto fail1;
  2051. }
  2052. if (dp_ipa_ring_resource_setup(soc, pdev))
  2053. goto fail1;
  2054. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2055. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2056. FL("dp_ipa_uc_attach failed"));
  2057. goto fail1;
  2058. }
  2059. /* Rx specific init */
  2060. if (dp_rx_pdev_attach(pdev)) {
  2061. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2062. FL("dp_rx_pdev_attach failed"));
  2063. goto fail0;
  2064. }
  2065. DP_STATS_INIT(pdev);
  2066. /* Monitor filter init */
  2067. pdev->mon_filter_mode = MON_FILTER_ALL;
  2068. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2069. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2070. pdev->fp_data_filter = FILTER_DATA_ALL;
  2071. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2072. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2073. pdev->mo_data_filter = FILTER_DATA_ALL;
  2074. #ifndef CONFIG_WIN
  2075. /* MCL */
  2076. dp_local_peer_id_pool_init(pdev);
  2077. #endif
  2078. dp_dscp_tid_map_setup(pdev);
  2079. /* Rx monitor mode specific init */
  2080. if (dp_rx_pdev_mon_attach(pdev)) {
  2081. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2082. "dp_rx_pdev_attach failed\n");
  2083. goto fail1;
  2084. }
  2085. if (dp_wdi_event_attach(pdev)) {
  2086. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2087. "dp_wdi_evet_attach failed\n");
  2088. goto fail1;
  2089. }
  2090. #ifdef QCA_SUPPORT_SON
  2091. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  2092. dp_txrx_peer_find_inact_timeout_handler,
  2093. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  2094. #endif
  2095. /* set the reo destination during initialization */
  2096. pdev->reo_dest = pdev->pdev_id + 1;
  2097. return (struct cdp_pdev *)pdev;
  2098. fail1:
  2099. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2100. fail0:
  2101. return NULL;
  2102. }
  2103. /*
  2104. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2105. * @soc: data path SoC handle
  2106. * @pdev: Physical device handle
  2107. *
  2108. * Return: void
  2109. */
  2110. #ifdef QCA_HOST2FW_RXBUF_RING
  2111. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2112. struct dp_pdev *pdev)
  2113. {
  2114. int max_mac_rings =
  2115. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2116. int i;
  2117. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2118. max_mac_rings : MAX_RX_MAC_RINGS;
  2119. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2120. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2121. RXDMA_BUF, 1);
  2122. qdf_timer_free(&soc->mon_reap_timer);
  2123. }
  2124. #else
  2125. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2126. struct dp_pdev *pdev)
  2127. {
  2128. }
  2129. #endif
  2130. /*
  2131. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2132. * @pdev: device object
  2133. *
  2134. * Return: void
  2135. */
  2136. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2137. {
  2138. struct dp_neighbour_peer *peer = NULL;
  2139. struct dp_neighbour_peer *temp_peer = NULL;
  2140. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2141. neighbour_peer_list_elem, temp_peer) {
  2142. /* delete this peer from the list */
  2143. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2144. peer, neighbour_peer_list_elem);
  2145. qdf_mem_free(peer);
  2146. }
  2147. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2148. }
  2149. /*
  2150. * dp_pdev_detach_wifi3() - detach txrx pdev
  2151. * @txrx_pdev: Datapath PDEV handle
  2152. * @force: Force detach
  2153. *
  2154. */
  2155. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2156. {
  2157. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2158. struct dp_soc *soc = pdev->soc;
  2159. qdf_nbuf_t curr_nbuf, next_nbuf;
  2160. dp_wdi_event_detach(pdev);
  2161. dp_tx_pdev_detach(pdev);
  2162. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2163. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2164. TCL_DATA, pdev->pdev_id);
  2165. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2166. WBM2SW_RELEASE, pdev->pdev_id);
  2167. }
  2168. dp_pktlogmod_exit(pdev);
  2169. dp_rx_pdev_detach(pdev);
  2170. dp_rx_pdev_mon_detach(pdev);
  2171. dp_neighbour_peers_detach(pdev);
  2172. qdf_spinlock_destroy(&pdev->tx_mutex);
  2173. dp_ipa_uc_detach(soc, pdev);
  2174. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF, 2);
  2175. /* Cleanup per PDEV REO rings if configured */
  2176. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2177. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2178. REO_DST, pdev->pdev_id);
  2179. }
  2180. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2181. dp_rxdma_ring_cleanup(soc, pdev);
  2182. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  2183. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  2184. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  2185. RXDMA_MONITOR_STATUS, 0);
  2186. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring,
  2187. RXDMA_MONITOR_DESC, 0);
  2188. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2189. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST, 0);
  2190. } else {
  2191. int i;
  2192. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2193. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[i],
  2194. RXDMA_DST, 0);
  2195. }
  2196. curr_nbuf = pdev->invalid_peer_head_msdu;
  2197. while (curr_nbuf) {
  2198. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2199. qdf_nbuf_free(curr_nbuf);
  2200. curr_nbuf = next_nbuf;
  2201. }
  2202. soc->pdev_list[pdev->pdev_id] = NULL;
  2203. soc->pdev_count--;
  2204. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2205. qdf_mem_free(pdev);
  2206. }
  2207. /*
  2208. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2209. * @soc: DP SOC handle
  2210. */
  2211. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2212. {
  2213. struct reo_desc_list_node *desc;
  2214. struct dp_rx_tid *rx_tid;
  2215. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2216. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2217. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2218. rx_tid = &desc->rx_tid;
  2219. qdf_mem_unmap_nbytes_single(soc->osdev,
  2220. rx_tid->hw_qdesc_paddr,
  2221. QDF_DMA_BIDIRECTIONAL,
  2222. rx_tid->hw_qdesc_alloc_size);
  2223. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2224. qdf_mem_free(desc);
  2225. }
  2226. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2227. qdf_list_destroy(&soc->reo_desc_freelist);
  2228. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2229. }
  2230. /*
  2231. * dp_soc_detach_wifi3() - Detach txrx SOC
  2232. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2233. */
  2234. static void dp_soc_detach_wifi3(void *txrx_soc)
  2235. {
  2236. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2237. int i;
  2238. qdf_atomic_set(&soc->cmn_init_done, 0);
  2239. qdf_flush_work(&soc->htt_stats.work);
  2240. qdf_disable_work(&soc->htt_stats.work);
  2241. /* Free pending htt stats messages */
  2242. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2243. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2244. if (soc->pdev_list[i])
  2245. dp_pdev_detach_wifi3(
  2246. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2247. }
  2248. dp_peer_find_detach(soc);
  2249. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2250. * SW descriptors
  2251. */
  2252. /* Free the ring memories */
  2253. /* Common rings */
  2254. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2255. dp_tx_soc_detach(soc);
  2256. /* Tx data rings */
  2257. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2258. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2259. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2260. TCL_DATA, i);
  2261. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2262. WBM2SW_RELEASE, i);
  2263. }
  2264. }
  2265. /* TCL command and status rings */
  2266. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2267. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2268. /* Rx data rings */
  2269. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2270. soc->num_reo_dest_rings =
  2271. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2272. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2273. /* TODO: Get number of rings and ring sizes
  2274. * from wlan_cfg
  2275. */
  2276. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2277. REO_DST, i);
  2278. }
  2279. }
  2280. /* REO reinjection ring */
  2281. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2282. /* Rx release ring */
  2283. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2284. /* Rx exception ring */
  2285. /* TODO: Better to store ring_type and ring_num in
  2286. * dp_srng during setup
  2287. */
  2288. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2289. /* REO command and status rings */
  2290. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2291. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2292. dp_hw_link_desc_pool_cleanup(soc);
  2293. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2294. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2295. htt_soc_detach(soc->htt_handle);
  2296. dp_reo_cmdlist_destroy(soc);
  2297. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2298. dp_reo_desc_freelist_destroy(soc);
  2299. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2300. dp_soc_wds_detach(soc);
  2301. qdf_spinlock_destroy(&soc->ast_lock);
  2302. qdf_mem_free(soc);
  2303. }
  2304. /*
  2305. * dp_rxdma_ring_config() - configure the RX DMA rings
  2306. *
  2307. * This function is used to configure the MAC rings.
  2308. * On MCL host provides buffers in Host2FW ring
  2309. * FW refills (copies) buffers to the ring and updates
  2310. * ring_idx in register
  2311. *
  2312. * @soc: data path SoC handle
  2313. *
  2314. * Return: void
  2315. */
  2316. #ifdef QCA_HOST2FW_RXBUF_RING
  2317. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2318. {
  2319. int i;
  2320. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2321. struct dp_pdev *pdev = soc->pdev_list[i];
  2322. if (pdev) {
  2323. int mac_id = 0;
  2324. int j;
  2325. bool dbs_enable = 0;
  2326. int max_mac_rings =
  2327. wlan_cfg_get_num_mac_rings
  2328. (pdev->wlan_cfg_ctx);
  2329. htt_srng_setup(soc->htt_handle, 0,
  2330. pdev->rx_refill_buf_ring.hal_srng,
  2331. RXDMA_BUF);
  2332. if (pdev->rx_refill_buf_ring2.hal_srng)
  2333. htt_srng_setup(soc->htt_handle, 0,
  2334. pdev->rx_refill_buf_ring2.hal_srng,
  2335. RXDMA_BUF);
  2336. if (soc->cdp_soc.ol_ops->
  2337. is_hw_dbs_2x2_capable) {
  2338. dbs_enable = soc->cdp_soc.ol_ops->
  2339. is_hw_dbs_2x2_capable(soc->psoc);
  2340. }
  2341. if (dbs_enable) {
  2342. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2343. QDF_TRACE_LEVEL_ERROR,
  2344. FL("DBS enabled max_mac_rings %d\n"),
  2345. max_mac_rings);
  2346. } else {
  2347. max_mac_rings = 1;
  2348. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2349. QDF_TRACE_LEVEL_ERROR,
  2350. FL("DBS disabled, max_mac_rings %d\n"),
  2351. max_mac_rings);
  2352. }
  2353. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2354. FL("pdev_id %d max_mac_rings %d\n"),
  2355. pdev->pdev_id, max_mac_rings);
  2356. for (j = 0; j < max_mac_rings; j++) {
  2357. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2358. QDF_TRACE_LEVEL_ERROR,
  2359. FL("mac_id %d\n"), mac_id);
  2360. htt_srng_setup(soc->htt_handle, mac_id,
  2361. pdev->rx_mac_buf_ring[j]
  2362. .hal_srng,
  2363. RXDMA_BUF);
  2364. htt_srng_setup(soc->htt_handle, mac_id,
  2365. pdev->rxdma_err_dst_ring[j]
  2366. .hal_srng,
  2367. RXDMA_DST);
  2368. mac_id++;
  2369. }
  2370. /* Configure monitor mode rings */
  2371. htt_srng_setup(soc->htt_handle, i,
  2372. pdev->rxdma_mon_buf_ring.hal_srng,
  2373. RXDMA_MONITOR_BUF);
  2374. htt_srng_setup(soc->htt_handle, i,
  2375. pdev->rxdma_mon_dst_ring.hal_srng,
  2376. RXDMA_MONITOR_DST);
  2377. htt_srng_setup(soc->htt_handle, i,
  2378. pdev->rxdma_mon_status_ring.hal_srng,
  2379. RXDMA_MONITOR_STATUS);
  2380. htt_srng_setup(soc->htt_handle, i,
  2381. pdev->rxdma_mon_desc_ring.hal_srng,
  2382. RXDMA_MONITOR_DESC);
  2383. }
  2384. }
  2385. /*
  2386. * Timer to reap rxdma status rings.
  2387. * Needed until we enable ppdu end interrupts
  2388. */
  2389. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  2390. dp_service_mon_rings, (void *)soc,
  2391. QDF_TIMER_TYPE_WAKE_APPS);
  2392. soc->reap_timer_init = 1;
  2393. }
  2394. #else
  2395. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2396. {
  2397. int i;
  2398. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2399. struct dp_pdev *pdev = soc->pdev_list[i];
  2400. if (pdev) {
  2401. int ring_idx = dp_get_ring_id_for_mac_id(soc, i);
  2402. htt_srng_setup(soc->htt_handle, i,
  2403. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2404. htt_srng_setup(soc->htt_handle, i,
  2405. pdev->rxdma_mon_buf_ring.hal_srng,
  2406. RXDMA_MONITOR_BUF);
  2407. htt_srng_setup(soc->htt_handle, i,
  2408. pdev->rxdma_mon_dst_ring.hal_srng,
  2409. RXDMA_MONITOR_DST);
  2410. htt_srng_setup(soc->htt_handle, i,
  2411. pdev->rxdma_mon_status_ring.hal_srng,
  2412. RXDMA_MONITOR_STATUS);
  2413. htt_srng_setup(soc->htt_handle, i,
  2414. pdev->rxdma_mon_desc_ring.hal_srng,
  2415. RXDMA_MONITOR_DESC);
  2416. htt_srng_setup(soc->htt_handle, i,
  2417. pdev->rxdma_err_dst_ring[ring_idx].hal_srng,
  2418. RXDMA_DST);
  2419. }
  2420. }
  2421. }
  2422. #endif
  2423. /*
  2424. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  2425. * @txrx_soc: Datapath SOC handle
  2426. */
  2427. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  2428. {
  2429. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  2430. htt_soc_attach_target(soc->htt_handle);
  2431. dp_rxdma_ring_config(soc);
  2432. DP_STATS_INIT(soc);
  2433. /* initialize work queue for stats processing */
  2434. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  2435. return 0;
  2436. }
  2437. /*
  2438. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  2439. * @txrx_soc: Datapath SOC handle
  2440. */
  2441. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  2442. {
  2443. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2444. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  2445. }
  2446. /*
  2447. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  2448. * @txrx_soc: Datapath SOC handle
  2449. * @nss_cfg: nss config
  2450. */
  2451. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  2452. {
  2453. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2454. wlan_cfg_set_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx, config);
  2455. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2456. FL("nss-wifi<0> nss config is enabled"));
  2457. }
  2458. /*
  2459. * dp_vdev_attach_wifi3() - attach txrx vdev
  2460. * @txrx_pdev: Datapath PDEV handle
  2461. * @vdev_mac_addr: MAC address of the virtual interface
  2462. * @vdev_id: VDEV Id
  2463. * @wlan_op_mode: VDEV operating mode
  2464. *
  2465. * Return: DP VDEV handle on success, NULL on failure
  2466. */
  2467. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  2468. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  2469. {
  2470. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2471. struct dp_soc *soc = pdev->soc;
  2472. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  2473. int tx_ring_size;
  2474. if (!vdev) {
  2475. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2476. FL("DP VDEV memory allocation failed"));
  2477. goto fail0;
  2478. }
  2479. vdev->pdev = pdev;
  2480. vdev->vdev_id = vdev_id;
  2481. vdev->opmode = op_mode;
  2482. vdev->osdev = soc->osdev;
  2483. vdev->osif_rx = NULL;
  2484. vdev->osif_rsim_rx_decap = NULL;
  2485. vdev->osif_get_key = NULL;
  2486. vdev->osif_rx_mon = NULL;
  2487. vdev->osif_tx_free_ext = NULL;
  2488. vdev->osif_vdev = NULL;
  2489. vdev->delete.pending = 0;
  2490. vdev->safemode = 0;
  2491. vdev->drop_unenc = 1;
  2492. vdev->sec_type = cdp_sec_type_none;
  2493. #ifdef notyet
  2494. vdev->filters_num = 0;
  2495. #endif
  2496. qdf_mem_copy(
  2497. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2498. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2499. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2500. vdev->dscp_tid_map_id = 0;
  2501. vdev->mcast_enhancement_en = 0;
  2502. tx_ring_size = wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2503. /* TODO: Initialize default HTT meta data that will be used in
  2504. * TCL descriptors for packets transmitted from this VDEV
  2505. */
  2506. TAILQ_INIT(&vdev->peer_list);
  2507. /* add this vdev into the pdev's list */
  2508. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  2509. pdev->vdev_count++;
  2510. dp_tx_vdev_attach(vdev);
  2511. if (QDF_STATUS_SUCCESS != dp_tx_flow_pool_map_handler(pdev, vdev_id,
  2512. FLOW_TYPE_VDEV, vdev_id, tx_ring_size))
  2513. goto fail1;
  2514. if ((soc->intr_mode == DP_INTR_POLL) &&
  2515. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  2516. if (pdev->vdev_count == 1)
  2517. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2518. }
  2519. dp_lro_hash_setup(soc);
  2520. /* LRO */
  2521. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2522. wlan_op_mode_sta == vdev->opmode)
  2523. vdev->lro_enable = true;
  2524. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2525. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  2526. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2527. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  2528. DP_STATS_INIT(vdev);
  2529. return (struct cdp_vdev *)vdev;
  2530. fail1:
  2531. dp_tx_vdev_detach(vdev);
  2532. qdf_mem_free(vdev);
  2533. fail0:
  2534. return NULL;
  2535. }
  2536. /**
  2537. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  2538. * @vdev: Datapath VDEV handle
  2539. * @osif_vdev: OSIF vdev handle
  2540. * @txrx_ops: Tx and Rx operations
  2541. *
  2542. * Return: DP VDEV handle on success, NULL on failure
  2543. */
  2544. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  2545. void *osif_vdev,
  2546. struct ol_txrx_ops *txrx_ops)
  2547. {
  2548. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2549. vdev->osif_vdev = osif_vdev;
  2550. vdev->osif_rx = txrx_ops->rx.rx;
  2551. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  2552. vdev->osif_get_key = txrx_ops->get_key;
  2553. vdev->osif_rx_mon = txrx_ops->rx.mon;
  2554. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  2555. #ifdef notyet
  2556. #if ATH_SUPPORT_WAPI
  2557. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  2558. #endif
  2559. #endif
  2560. #ifdef UMAC_SUPPORT_PROXY_ARP
  2561. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  2562. #endif
  2563. vdev->me_convert = txrx_ops->me_convert;
  2564. /* TODO: Enable the following once Tx code is integrated */
  2565. txrx_ops->tx.tx = dp_tx_send;
  2566. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2567. "DP Vdev Register success");
  2568. }
  2569. /*
  2570. * dp_vdev_detach_wifi3() - Detach txrx vdev
  2571. * @txrx_vdev: Datapath VDEV handle
  2572. * @callback: Callback OL_IF on completion of detach
  2573. * @cb_context: Callback context
  2574. *
  2575. */
  2576. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  2577. ol_txrx_vdev_delete_cb callback, void *cb_context)
  2578. {
  2579. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2580. struct dp_pdev *pdev = vdev->pdev;
  2581. struct dp_soc *soc = pdev->soc;
  2582. /* preconditions */
  2583. qdf_assert(vdev);
  2584. /* remove the vdev from its parent pdev's list */
  2585. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  2586. /*
  2587. * Use peer_ref_mutex while accessing peer_list, in case
  2588. * a peer is in the process of being removed from the list.
  2589. */
  2590. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2591. /* check that the vdev has no peers allocated */
  2592. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  2593. /* debug print - will be removed later */
  2594. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  2595. FL("not deleting vdev object %pK (%pM)"
  2596. "until deletion finishes for all its peers"),
  2597. vdev, vdev->mac_addr.raw);
  2598. /* indicate that the vdev needs to be deleted */
  2599. vdev->delete.pending = 1;
  2600. vdev->delete.callback = callback;
  2601. vdev->delete.context = cb_context;
  2602. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2603. return;
  2604. }
  2605. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2606. dp_tx_flow_pool_unmap_handler(pdev, vdev->vdev_id, FLOW_TYPE_VDEV,
  2607. vdev->vdev_id);
  2608. dp_tx_vdev_detach(vdev);
  2609. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2610. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  2611. qdf_mem_free(vdev);
  2612. if (callback)
  2613. callback(cb_context);
  2614. }
  2615. /*
  2616. * dp_peer_create_wifi3() - attach txrx peer
  2617. * @txrx_vdev: Datapath VDEV handle
  2618. * @peer_mac_addr: Peer MAC address
  2619. *
  2620. * Return: DP peeer handle on success, NULL on failure
  2621. */
  2622. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  2623. uint8_t *peer_mac_addr)
  2624. {
  2625. struct dp_peer *peer;
  2626. int i;
  2627. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2628. struct dp_pdev *pdev;
  2629. struct dp_soc *soc;
  2630. /* preconditions */
  2631. qdf_assert(vdev);
  2632. qdf_assert(peer_mac_addr);
  2633. pdev = vdev->pdev;
  2634. soc = pdev->soc;
  2635. #ifdef notyet
  2636. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  2637. soc->mempool_ol_ath_peer);
  2638. #else
  2639. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  2640. #endif
  2641. if (!peer)
  2642. return NULL; /* failure */
  2643. qdf_mem_zero(peer, sizeof(struct dp_peer));
  2644. TAILQ_INIT(&peer->ast_entry_list);
  2645. /* store provided params */
  2646. peer->vdev = vdev;
  2647. dp_peer_add_ast(soc, peer, peer_mac_addr, dp_ast_type_static);
  2648. qdf_spinlock_create(&peer->peer_info_lock);
  2649. qdf_mem_copy(
  2650. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2651. /* TODO: See of rx_opt_proc is really required */
  2652. peer->rx_opt_proc = soc->rx_opt_proc;
  2653. /* initialize the peer_id */
  2654. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  2655. peer->peer_ids[i] = HTT_INVALID_PEER;
  2656. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2657. qdf_atomic_init(&peer->ref_cnt);
  2658. /* keep one reference for attach */
  2659. qdf_atomic_inc(&peer->ref_cnt);
  2660. /* add this peer into the vdev's list */
  2661. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  2662. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2663. /* TODO: See if hash based search is required */
  2664. dp_peer_find_hash_add(soc, peer);
  2665. /* Initialize the peer state */
  2666. peer->state = OL_TXRX_PEER_STATE_DISC;
  2667. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2668. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  2669. vdev, peer, peer->mac_addr.raw,
  2670. qdf_atomic_read(&peer->ref_cnt));
  2671. /*
  2672. * For every peer MAp message search and set if bss_peer
  2673. */
  2674. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  2675. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2676. "vdev bss_peer!!!!");
  2677. peer->bss_peer = 1;
  2678. vdev->vap_bss_peer = peer;
  2679. }
  2680. #ifndef CONFIG_WIN
  2681. dp_local_peer_id_alloc(pdev, peer);
  2682. #endif
  2683. DP_STATS_INIT(peer);
  2684. return (void *)peer;
  2685. }
  2686. /*
  2687. * dp_peer_setup_wifi3() - initialize the peer
  2688. * @vdev_hdl: virtual device object
  2689. * @peer: Peer object
  2690. *
  2691. * Return: void
  2692. */
  2693. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  2694. {
  2695. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  2696. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  2697. struct dp_pdev *pdev;
  2698. struct dp_soc *soc;
  2699. bool hash_based = 0;
  2700. enum cdp_host_reo_dest_ring reo_dest;
  2701. /* preconditions */
  2702. qdf_assert(vdev);
  2703. qdf_assert(peer);
  2704. pdev = vdev->pdev;
  2705. soc = pdev->soc;
  2706. dp_peer_rx_init(pdev, peer);
  2707. peer->last_assoc_rcvd = 0;
  2708. peer->last_disassoc_rcvd = 0;
  2709. peer->last_deauth_rcvd = 0;
  2710. /*
  2711. * hash based steering is disabled for Radios which are offloaded
  2712. * to NSS
  2713. */
  2714. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  2715. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  2716. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2717. FL("hash based steering for pdev: %d is %d\n"),
  2718. pdev->pdev_id, hash_based);
  2719. /*
  2720. * Below line of code will ensure the proper reo_dest ring is choosen
  2721. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  2722. */
  2723. reo_dest = pdev->reo_dest;
  2724. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  2725. /* TODO: Check the destination ring number to be passed to FW */
  2726. soc->cdp_soc.ol_ops->peer_set_default_routing(
  2727. pdev->osif_pdev, peer->mac_addr.raw,
  2728. peer->vdev->vdev_id, hash_based, reo_dest);
  2729. }
  2730. return;
  2731. }
  2732. /*
  2733. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  2734. * @vdev_handle: virtual device object
  2735. * @htt_pkt_type: type of pkt
  2736. *
  2737. * Return: void
  2738. */
  2739. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  2740. enum htt_cmn_pkt_type val)
  2741. {
  2742. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2743. vdev->tx_encap_type = val;
  2744. }
  2745. /*
  2746. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  2747. * @vdev_handle: virtual device object
  2748. * @htt_pkt_type: type of pkt
  2749. *
  2750. * Return: void
  2751. */
  2752. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  2753. enum htt_cmn_pkt_type val)
  2754. {
  2755. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2756. vdev->rx_decap_type = val;
  2757. }
  2758. /*
  2759. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  2760. * @pdev_handle: physical device object
  2761. * @val: reo destination ring index (1 - 4)
  2762. *
  2763. * Return: void
  2764. */
  2765. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  2766. enum cdp_host_reo_dest_ring val)
  2767. {
  2768. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2769. if (pdev)
  2770. pdev->reo_dest = val;
  2771. }
  2772. /*
  2773. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  2774. * @pdev_handle: physical device object
  2775. *
  2776. * Return: reo destination ring index
  2777. */
  2778. static enum cdp_host_reo_dest_ring
  2779. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  2780. {
  2781. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2782. if (pdev)
  2783. return pdev->reo_dest;
  2784. else
  2785. return cdp_host_reo_dest_ring_unknown;
  2786. }
  2787. #ifdef QCA_SUPPORT_SON
  2788. static void dp_son_peer_authorize(struct dp_peer *peer)
  2789. {
  2790. struct dp_soc *soc;
  2791. soc = peer->vdev->pdev->soc;
  2792. peer->peer_bs_inact_flag = 0;
  2793. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2794. return;
  2795. }
  2796. #else
  2797. static void dp_son_peer_authorize(struct dp_peer *peer)
  2798. {
  2799. return;
  2800. }
  2801. #endif
  2802. /*
  2803. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  2804. * @pdev_handle: device object
  2805. * @val: value to be set
  2806. *
  2807. * Return: void
  2808. */
  2809. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  2810. uint32_t val)
  2811. {
  2812. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2813. /* Enable/Disable smart mesh filtering. This flag will be checked
  2814. * during rx processing to check if packets are from NAC clients.
  2815. */
  2816. pdev->filter_neighbour_peers = val;
  2817. return 0;
  2818. }
  2819. /*
  2820. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  2821. * address for smart mesh filtering
  2822. * @pdev_handle: device object
  2823. * @cmd: Add/Del command
  2824. * @macaddr: nac client mac address
  2825. *
  2826. * Return: void
  2827. */
  2828. static int dp_update_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  2829. uint32_t cmd, uint8_t *macaddr)
  2830. {
  2831. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2832. struct dp_neighbour_peer *peer = NULL;
  2833. if (!macaddr)
  2834. goto fail0;
  2835. /* Store address of NAC (neighbour peer) which will be checked
  2836. * against TA of received packets.
  2837. */
  2838. if (cmd == DP_NAC_PARAM_ADD) {
  2839. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  2840. sizeof(*peer));
  2841. if (!peer) {
  2842. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2843. FL("DP neighbour peer node memory allocation failed"));
  2844. goto fail0;
  2845. }
  2846. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  2847. macaddr, DP_MAC_ADDR_LEN);
  2848. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  2849. /* add this neighbour peer into the list */
  2850. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  2851. neighbour_peer_list_elem);
  2852. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  2853. return 1;
  2854. } else if (cmd == DP_NAC_PARAM_DEL) {
  2855. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  2856. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  2857. neighbour_peer_list_elem) {
  2858. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  2859. macaddr, DP_MAC_ADDR_LEN)) {
  2860. /* delete this peer from the list */
  2861. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2862. peer, neighbour_peer_list_elem);
  2863. qdf_mem_free(peer);
  2864. break;
  2865. }
  2866. }
  2867. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  2868. return 1;
  2869. }
  2870. fail0:
  2871. return 0;
  2872. }
  2873. /*
  2874. * dp_get_sec_type() - Get the security type
  2875. * @peer: Datapath peer handle
  2876. * @sec_idx: Security id (mcast, ucast)
  2877. *
  2878. * return sec_type: Security type
  2879. */
  2880. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  2881. {
  2882. struct dp_peer *dpeer = (struct dp_peer *)peer;
  2883. return dpeer->security[sec_idx].sec_type;
  2884. }
  2885. /*
  2886. * dp_peer_authorize() - authorize txrx peer
  2887. * @peer_handle: Datapath peer handle
  2888. * @authorize
  2889. *
  2890. */
  2891. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  2892. {
  2893. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2894. struct dp_soc *soc;
  2895. if (peer != NULL) {
  2896. soc = peer->vdev->pdev->soc;
  2897. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2898. dp_son_peer_authorize(peer);
  2899. peer->authorize = authorize ? 1 : 0;
  2900. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2901. }
  2902. }
  2903. #ifdef QCA_SUPPORT_SON
  2904. /*
  2905. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  2906. * @pdev_handle: Device handle
  2907. * @new_threshold : updated threshold value
  2908. *
  2909. */
  2910. static void
  2911. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  2912. u_int16_t new_threshold)
  2913. {
  2914. struct dp_vdev *vdev;
  2915. struct dp_peer *peer;
  2916. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2917. struct dp_soc *soc = pdev->soc;
  2918. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  2919. if (old_threshold == new_threshold)
  2920. return;
  2921. soc->pdev_bs_inact_reload = new_threshold;
  2922. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2923. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2924. if (vdev->opmode != wlan_op_mode_ap)
  2925. continue;
  2926. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2927. if (!peer->authorize)
  2928. continue;
  2929. if (old_threshold - peer->peer_bs_inact >=
  2930. new_threshold) {
  2931. dp_mark_peer_inact((void *)peer, true);
  2932. peer->peer_bs_inact = 0;
  2933. } else {
  2934. peer->peer_bs_inact = new_threshold -
  2935. (old_threshold - peer->peer_bs_inact);
  2936. }
  2937. }
  2938. }
  2939. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2940. }
  2941. /**
  2942. * dp_txrx_reset_inact_count(): Reset inact count
  2943. * @pdev_handle - device handle
  2944. *
  2945. * Return: void
  2946. */
  2947. static void
  2948. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  2949. {
  2950. struct dp_vdev *vdev = NULL;
  2951. struct dp_peer *peer = NULL;
  2952. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2953. struct dp_soc *soc = pdev->soc;
  2954. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2955. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2956. if (vdev->opmode != wlan_op_mode_ap)
  2957. continue;
  2958. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2959. if (!peer->authorize)
  2960. continue;
  2961. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2962. }
  2963. }
  2964. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2965. }
  2966. /**
  2967. * dp_set_inact_params(): set inactivity params
  2968. * @pdev_handle - device handle
  2969. * @inact_check_interval - inactivity interval
  2970. * @inact_normal - Inactivity normal
  2971. * @inact_overload - Inactivity overload
  2972. *
  2973. * Return: bool
  2974. */
  2975. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  2976. u_int16_t inact_check_interval,
  2977. u_int16_t inact_normal, u_int16_t inact_overload)
  2978. {
  2979. struct dp_soc *soc;
  2980. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2981. if (!pdev)
  2982. return false;
  2983. soc = pdev->soc;
  2984. if (!soc)
  2985. return false;
  2986. soc->pdev_bs_inact_interval = inact_check_interval;
  2987. soc->pdev_bs_inact_normal = inact_normal;
  2988. soc->pdev_bs_inact_overload = inact_overload;
  2989. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  2990. soc->pdev_bs_inact_normal);
  2991. return true;
  2992. }
  2993. /**
  2994. * dp_start_inact_timer(): Inactivity timer start
  2995. * @pdev_handle - device handle
  2996. * @enable - Inactivity timer start/stop
  2997. *
  2998. * Return: bool
  2999. */
  3000. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3001. {
  3002. struct dp_soc *soc;
  3003. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3004. if (!pdev)
  3005. return false;
  3006. soc = pdev->soc;
  3007. if (!soc)
  3008. return false;
  3009. if (enable) {
  3010. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3011. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3012. soc->pdev_bs_inact_interval * 1000);
  3013. } else {
  3014. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3015. }
  3016. return true;
  3017. }
  3018. /**
  3019. * dp_set_overload(): Set inactivity overload
  3020. * @pdev_handle - device handle
  3021. * @overload - overload status
  3022. *
  3023. * Return: void
  3024. */
  3025. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3026. {
  3027. struct dp_soc *soc;
  3028. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3029. if (!pdev)
  3030. return;
  3031. soc = pdev->soc;
  3032. if (!soc)
  3033. return;
  3034. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3035. overload ? soc->pdev_bs_inact_overload :
  3036. soc->pdev_bs_inact_normal);
  3037. }
  3038. /**
  3039. * dp_peer_is_inact(): check whether peer is inactive
  3040. * @peer_handle - datapath peer handle
  3041. *
  3042. * Return: bool
  3043. */
  3044. bool dp_peer_is_inact(void *peer_handle)
  3045. {
  3046. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3047. if (!peer)
  3048. return false;
  3049. return peer->peer_bs_inact_flag == 1;
  3050. }
  3051. #else
  3052. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3053. u_int16_t inact_normal, u_int16_t inact_overload)
  3054. {
  3055. return false;
  3056. }
  3057. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3058. {
  3059. return false;
  3060. }
  3061. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3062. {
  3063. return;
  3064. }
  3065. bool dp_peer_is_inact(void *peer)
  3066. {
  3067. return false;
  3068. }
  3069. void dp_mark_peer_inact(void *peer, bool inactive)
  3070. {
  3071. return;
  3072. }
  3073. #endif
  3074. /*
  3075. * dp_peer_unref_delete() - unref and delete peer
  3076. * @peer_handle: Datapath peer handle
  3077. *
  3078. */
  3079. void dp_peer_unref_delete(void *peer_handle)
  3080. {
  3081. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3082. struct dp_peer *bss_peer = NULL;
  3083. struct dp_vdev *vdev = peer->vdev;
  3084. struct dp_pdev *pdev = vdev->pdev;
  3085. struct dp_soc *soc = pdev->soc;
  3086. struct dp_peer *tmppeer;
  3087. int found = 0;
  3088. uint16_t peer_id;
  3089. /*
  3090. * Hold the lock all the way from checking if the peer ref count
  3091. * is zero until the peer references are removed from the hash
  3092. * table and vdev list (if the peer ref count is zero).
  3093. * This protects against a new HL tx operation starting to use the
  3094. * peer object just after this function concludes it's done being used.
  3095. * Furthermore, the lock needs to be held while checking whether the
  3096. * vdev's list of peers is empty, to make sure that list is not modified
  3097. * concurrently with the empty check.
  3098. */
  3099. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3100. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3101. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  3102. peer, qdf_atomic_read(&peer->ref_cnt));
  3103. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  3104. peer_id = peer->peer_ids[0];
  3105. /*
  3106. * Make sure that the reference to the peer in
  3107. * peer object map is removed
  3108. */
  3109. if (peer_id != HTT_INVALID_PEER)
  3110. soc->peer_id_to_obj_map[peer_id] = NULL;
  3111. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3112. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  3113. /* remove the reference to the peer from the hash table */
  3114. dp_peer_find_hash_remove(soc, peer);
  3115. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  3116. if (tmppeer == peer) {
  3117. found = 1;
  3118. break;
  3119. }
  3120. }
  3121. if (found) {
  3122. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  3123. peer_list_elem);
  3124. } else {
  3125. /*Ignoring the remove operation as peer not found*/
  3126. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3127. "peer %pK not found in vdev (%pK)->peer_list:%pK",
  3128. peer, vdev, &peer->vdev->peer_list);
  3129. }
  3130. /* cleanup the peer data */
  3131. dp_peer_cleanup(vdev, peer);
  3132. /* check whether the parent vdev has no peers left */
  3133. if (TAILQ_EMPTY(&vdev->peer_list)) {
  3134. /*
  3135. * Now that there are no references to the peer, we can
  3136. * release the peer reference lock.
  3137. */
  3138. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3139. /*
  3140. * Check if the parent vdev was waiting for its peers
  3141. * to be deleted, in order for it to be deleted too.
  3142. */
  3143. if (vdev->delete.pending) {
  3144. ol_txrx_vdev_delete_cb vdev_delete_cb =
  3145. vdev->delete.callback;
  3146. void *vdev_delete_context =
  3147. vdev->delete.context;
  3148. QDF_TRACE(QDF_MODULE_ID_DP,
  3149. QDF_TRACE_LEVEL_INFO_HIGH,
  3150. FL("deleting vdev object %pK (%pM)"
  3151. " - its last peer is done"),
  3152. vdev, vdev->mac_addr.raw);
  3153. /* all peers are gone, go ahead and delete it */
  3154. dp_tx_flow_pool_unmap_handler(pdev, vdev->vdev_id,
  3155. FLOW_TYPE_VDEV,
  3156. vdev->vdev_id);
  3157. dp_tx_vdev_detach(vdev);
  3158. QDF_TRACE(QDF_MODULE_ID_DP,
  3159. QDF_TRACE_LEVEL_INFO_HIGH,
  3160. FL("deleting vdev object %pK (%pM)"),
  3161. vdev, vdev->mac_addr.raw);
  3162. qdf_mem_free(vdev);
  3163. if (vdev_delete_cb)
  3164. vdev_delete_cb(vdev_delete_context);
  3165. }
  3166. } else {
  3167. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3168. }
  3169. #ifdef notyet
  3170. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  3171. #else
  3172. if (!vdev || !vdev->vap_bss_peer)
  3173. goto free_peer;
  3174. bss_peer = vdev->vap_bss_peer;
  3175. DP_UPDATE_STATS(bss_peer, peer);
  3176. free_peer:
  3177. qdf_mem_free(peer);
  3178. #endif
  3179. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3180. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  3181. vdev->vdev_id, peer->mac_addr.raw);
  3182. }
  3183. } else {
  3184. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3185. }
  3186. }
  3187. /*
  3188. * dp_peer_detach_wifi3() – Detach txrx peer
  3189. * @peer_handle: Datapath peer handle
  3190. * @bitmap: bitmap indicating special handling of request.
  3191. *
  3192. */
  3193. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  3194. {
  3195. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3196. /* redirect the peer's rx delivery function to point to a
  3197. * discard func
  3198. */
  3199. peer->rx_opt_proc = dp_rx_discard;
  3200. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3201. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  3202. #ifndef CONFIG_WIN
  3203. dp_local_peer_id_free(peer->vdev->pdev, peer);
  3204. #endif
  3205. qdf_spinlock_destroy(&peer->peer_info_lock);
  3206. /*
  3207. * Remove the reference added during peer_attach.
  3208. * The peer will still be left allocated until the
  3209. * PEER_UNMAP message arrives to remove the other
  3210. * reference, added by the PEER_MAP message.
  3211. */
  3212. dp_peer_unref_delete(peer_handle);
  3213. }
  3214. /*
  3215. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  3216. * @peer_handle: Datapath peer handle
  3217. *
  3218. */
  3219. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  3220. {
  3221. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3222. return vdev->mac_addr.raw;
  3223. }
  3224. /*
  3225. * dp_vdev_set_wds() - Enable per packet stats
  3226. * @vdev_handle: DP VDEV handle
  3227. * @val: value
  3228. *
  3229. * Return: none
  3230. */
  3231. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  3232. {
  3233. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3234. vdev->wds_enabled = val;
  3235. return 0;
  3236. }
  3237. /*
  3238. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  3239. * @peer_handle: Datapath peer handle
  3240. *
  3241. */
  3242. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  3243. uint8_t vdev_id)
  3244. {
  3245. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  3246. struct dp_vdev *vdev = NULL;
  3247. if (qdf_unlikely(!pdev))
  3248. return NULL;
  3249. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3250. if (vdev->vdev_id == vdev_id)
  3251. break;
  3252. }
  3253. return (struct cdp_vdev *)vdev;
  3254. }
  3255. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  3256. {
  3257. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3258. return vdev->opmode;
  3259. }
  3260. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  3261. {
  3262. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3263. struct dp_pdev *pdev = vdev->pdev;
  3264. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  3265. }
  3266. /**
  3267. * dp_reset_monitor_mode() - Disable monitor mode
  3268. * @pdev_handle: Datapath PDEV handle
  3269. *
  3270. * Return: 0 on success, not 0 on failure
  3271. */
  3272. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  3273. {
  3274. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3275. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3276. struct dp_soc *soc;
  3277. uint8_t pdev_id;
  3278. pdev_id = pdev->pdev_id;
  3279. soc = pdev->soc;
  3280. pdev->monitor_vdev = NULL;
  3281. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3282. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3283. pdev->rxdma_mon_buf_ring.hal_srng,
  3284. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3285. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3286. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3287. RX_BUFFER_SIZE, &htt_tlv_filter);
  3288. return 0;
  3289. }
  3290. /**
  3291. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  3292. * @vdev_handle: Datapath VDEV handle
  3293. * @smart_monitor: Flag to denote if its smart monitor mode
  3294. *
  3295. * Return: 0 on success, not 0 on failure
  3296. */
  3297. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  3298. uint8_t smart_monitor)
  3299. {
  3300. /* Many monitor VAPs can exists in a system but only one can be up at
  3301. * anytime
  3302. */
  3303. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3304. struct dp_pdev *pdev;
  3305. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3306. struct dp_soc *soc;
  3307. uint8_t pdev_id;
  3308. qdf_assert(vdev);
  3309. pdev = vdev->pdev;
  3310. pdev_id = pdev->pdev_id;
  3311. soc = pdev->soc;
  3312. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3313. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3314. pdev, pdev_id, soc, vdev);
  3315. /*Check if current pdev's monitor_vdev exists */
  3316. if (pdev->monitor_vdev) {
  3317. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3318. "vdev=%pK\n", vdev);
  3319. qdf_assert(vdev);
  3320. }
  3321. pdev->monitor_vdev = vdev;
  3322. /* If smart monitor mode, do not configure monitor ring */
  3323. if (smart_monitor)
  3324. return QDF_STATUS_SUCCESS;
  3325. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3326. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3327. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3328. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3329. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3330. pdev->mo_data_filter);
  3331. htt_tlv_filter.mpdu_start = 1;
  3332. htt_tlv_filter.msdu_start = 1;
  3333. htt_tlv_filter.packet = 1;
  3334. htt_tlv_filter.msdu_end = 1;
  3335. htt_tlv_filter.mpdu_end = 1;
  3336. htt_tlv_filter.packet_header = 1;
  3337. htt_tlv_filter.attention = 1;
  3338. htt_tlv_filter.ppdu_start = 0;
  3339. htt_tlv_filter.ppdu_end = 0;
  3340. htt_tlv_filter.ppdu_end_user_stats = 0;
  3341. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3342. htt_tlv_filter.ppdu_end_status_done = 0;
  3343. htt_tlv_filter.header_per_msdu = 1;
  3344. htt_tlv_filter.enable_fp =
  3345. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3346. htt_tlv_filter.enable_md = 0;
  3347. htt_tlv_filter.enable_mo =
  3348. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3349. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3350. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3351. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3352. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3353. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3354. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3355. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3356. pdev->rxdma_mon_buf_ring.hal_srng,
  3357. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3358. htt_tlv_filter.mpdu_start = 1;
  3359. htt_tlv_filter.msdu_start = 1;
  3360. htt_tlv_filter.packet = 0;
  3361. htt_tlv_filter.msdu_end = 1;
  3362. htt_tlv_filter.mpdu_end = 1;
  3363. htt_tlv_filter.packet_header = 1;
  3364. htt_tlv_filter.attention = 1;
  3365. htt_tlv_filter.ppdu_start = 1;
  3366. htt_tlv_filter.ppdu_end = 1;
  3367. htt_tlv_filter.ppdu_end_user_stats = 1;
  3368. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3369. htt_tlv_filter.ppdu_end_status_done = 1;
  3370. htt_tlv_filter.header_per_msdu = 0;
  3371. htt_tlv_filter.enable_fp =
  3372. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3373. htt_tlv_filter.enable_md = 0;
  3374. htt_tlv_filter.enable_mo =
  3375. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3376. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3377. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3378. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3379. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3380. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3381. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3382. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3383. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3384. RX_BUFFER_SIZE, &htt_tlv_filter);
  3385. return QDF_STATUS_SUCCESS;
  3386. }
  3387. /**
  3388. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  3389. * @pdev_handle: Datapath PDEV handle
  3390. * @filter_val: Flag to select Filter for monitor mode
  3391. * Return: 0 on success, not 0 on failure
  3392. */
  3393. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  3394. struct cdp_monitor_filter *filter_val)
  3395. {
  3396. /* Many monitor VAPs can exists in a system but only one can be up at
  3397. * anytime
  3398. */
  3399. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3400. struct dp_vdev *vdev = pdev->monitor_vdev;
  3401. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3402. struct dp_soc *soc;
  3403. uint8_t pdev_id;
  3404. pdev_id = pdev->pdev_id;
  3405. soc = pdev->soc;
  3406. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3407. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3408. pdev, pdev_id, soc, vdev);
  3409. /*Check if current pdev's monitor_vdev exists */
  3410. if (!pdev->monitor_vdev) {
  3411. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3412. "vdev=%pK\n", vdev);
  3413. qdf_assert(vdev);
  3414. }
  3415. /* update filter mode, type in pdev structure */
  3416. pdev->mon_filter_mode = filter_val->mode;
  3417. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  3418. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  3419. pdev->fp_data_filter = filter_val->fp_data;
  3420. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  3421. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  3422. pdev->mo_data_filter = filter_val->mo_data;
  3423. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3424. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3425. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3426. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3427. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3428. pdev->mo_data_filter);
  3429. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3430. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3431. pdev->rxdma_mon_buf_ring.hal_srng,
  3432. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3433. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3434. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3435. RX_BUFFER_SIZE, &htt_tlv_filter);
  3436. htt_tlv_filter.mpdu_start = 1;
  3437. htt_tlv_filter.msdu_start = 1;
  3438. htt_tlv_filter.packet = 1;
  3439. htt_tlv_filter.msdu_end = 1;
  3440. htt_tlv_filter.mpdu_end = 1;
  3441. htt_tlv_filter.packet_header = 1;
  3442. htt_tlv_filter.attention = 1;
  3443. htt_tlv_filter.ppdu_start = 0;
  3444. htt_tlv_filter.ppdu_end = 0;
  3445. htt_tlv_filter.ppdu_end_user_stats = 0;
  3446. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3447. htt_tlv_filter.ppdu_end_status_done = 0;
  3448. htt_tlv_filter.header_per_msdu = 1;
  3449. htt_tlv_filter.enable_fp =
  3450. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3451. htt_tlv_filter.enable_md = 0;
  3452. htt_tlv_filter.enable_mo =
  3453. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3454. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3455. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3456. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3457. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3458. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3459. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3460. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3461. pdev->rxdma_mon_buf_ring.hal_srng, RXDMA_MONITOR_BUF,
  3462. RX_BUFFER_SIZE, &htt_tlv_filter);
  3463. htt_tlv_filter.mpdu_start = 1;
  3464. htt_tlv_filter.msdu_start = 1;
  3465. htt_tlv_filter.packet = 0;
  3466. htt_tlv_filter.msdu_end = 1;
  3467. htt_tlv_filter.mpdu_end = 1;
  3468. htt_tlv_filter.packet_header = 1;
  3469. htt_tlv_filter.attention = 1;
  3470. htt_tlv_filter.ppdu_start = 1;
  3471. htt_tlv_filter.ppdu_end = 1;
  3472. htt_tlv_filter.ppdu_end_user_stats = 1;
  3473. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3474. htt_tlv_filter.ppdu_end_status_done = 1;
  3475. htt_tlv_filter.header_per_msdu = 0;
  3476. htt_tlv_filter.enable_fp =
  3477. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3478. htt_tlv_filter.enable_md = 0;
  3479. htt_tlv_filter.enable_mo =
  3480. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3481. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3482. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3483. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3484. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3485. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3486. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3487. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3488. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3489. RX_BUFFER_SIZE, &htt_tlv_filter);
  3490. return QDF_STATUS_SUCCESS;
  3491. }
  3492. #ifdef MESH_MODE_SUPPORT
  3493. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  3494. {
  3495. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3496. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3497. FL("val %d"), val);
  3498. vdev->mesh_vdev = val;
  3499. }
  3500. /*
  3501. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  3502. * @vdev_hdl: virtual device object
  3503. * @val: value to be set
  3504. *
  3505. * Return: void
  3506. */
  3507. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  3508. {
  3509. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3510. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3511. FL("val %d"), val);
  3512. vdev->mesh_rx_filter = val;
  3513. }
  3514. #endif
  3515. /*
  3516. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  3517. * Current scope is bar recieved count
  3518. *
  3519. * @pdev_handle: DP_PDEV handle
  3520. *
  3521. * Return: void
  3522. */
  3523. #define STATS_PROC_TIMEOUT (HZ/10)
  3524. static void
  3525. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  3526. {
  3527. struct dp_vdev *vdev;
  3528. struct dp_peer *peer;
  3529. uint32_t waitcnt;
  3530. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3531. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3532. if (!peer) {
  3533. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3534. FL("DP Invalid Peer refernce"));
  3535. return;
  3536. }
  3537. waitcnt = 0;
  3538. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  3539. while (!(qdf_atomic_read(&(pdev->stats.cmd_complete)))
  3540. && waitcnt < 10) {
  3541. schedule_timeout_interruptible(
  3542. STATS_PROC_TIMEOUT);
  3543. waitcnt++;
  3544. }
  3545. qdf_atomic_set(&(pdev->stats.cmd_complete), 0);
  3546. }
  3547. }
  3548. }
  3549. /**
  3550. * dp_rx_bar_stats_cb(): BAR received stats callback
  3551. * @soc: SOC handle
  3552. * @cb_ctxt: Call back context
  3553. * @reo_status: Reo status
  3554. *
  3555. * return: void
  3556. */
  3557. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  3558. union hal_reo_status *reo_status)
  3559. {
  3560. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  3561. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  3562. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  3563. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  3564. queue_status->header.status);
  3565. qdf_atomic_set(&(pdev->stats.cmd_complete), 1);
  3566. return;
  3567. }
  3568. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  3569. qdf_atomic_set(&(pdev->stats.cmd_complete), 1);
  3570. }
  3571. /**
  3572. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  3573. * @vdev: DP VDEV handle
  3574. *
  3575. * return: void
  3576. */
  3577. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  3578. {
  3579. struct dp_peer *peer = NULL;
  3580. struct dp_soc *soc = vdev->pdev->soc;
  3581. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  3582. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  3583. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  3584. DP_UPDATE_STATS(vdev, peer);
  3585. if (soc->cdp_soc.ol_ops->update_dp_stats)
  3586. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  3587. &vdev->stats, (uint16_t) vdev->vdev_id,
  3588. UPDATE_VDEV_STATS);
  3589. }
  3590. /**
  3591. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  3592. * @pdev: DP PDEV handle
  3593. *
  3594. * return: void
  3595. */
  3596. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  3597. {
  3598. struct dp_vdev *vdev = NULL;
  3599. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  3600. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  3601. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  3602. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3603. dp_aggregate_vdev_stats(vdev);
  3604. DP_UPDATE_STATS(pdev, vdev);
  3605. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  3606. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  3607. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  3608. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  3609. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  3610. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  3611. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  3612. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  3613. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  3614. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  3615. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  3616. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  3617. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  3618. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  3619. DP_STATS_AGGR(pdev, vdev,
  3620. tx_i.mcast_en.dropped_map_error);
  3621. DP_STATS_AGGR(pdev, vdev,
  3622. tx_i.mcast_en.dropped_self_mac);
  3623. DP_STATS_AGGR(pdev, vdev,
  3624. tx_i.mcast_en.dropped_send_fail);
  3625. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  3626. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  3627. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  3628. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  3629. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na);
  3630. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  3631. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  3632. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  3633. pdev->stats.tx_i.dropped.dropped_pkt.num =
  3634. pdev->stats.tx_i.dropped.dma_error +
  3635. pdev->stats.tx_i.dropped.ring_full +
  3636. pdev->stats.tx_i.dropped.enqueue_fail +
  3637. pdev->stats.tx_i.dropped.desc_na +
  3638. pdev->stats.tx_i.dropped.res_full;
  3639. pdev->stats.tx.last_ack_rssi =
  3640. vdev->stats.tx.last_ack_rssi;
  3641. pdev->stats.tx_i.tso.num_seg =
  3642. vdev->stats.tx_i.tso.num_seg;
  3643. }
  3644. }
  3645. /**
  3646. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  3647. * @pdev: DP_PDEV Handle
  3648. *
  3649. * Return:void
  3650. */
  3651. static inline void
  3652. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  3653. {
  3654. DP_PRINT_STATS("PDEV Tx Stats:\n");
  3655. DP_PRINT_STATS("Received From Stack:");
  3656. DP_PRINT_STATS(" Packets = %d",
  3657. pdev->stats.tx_i.rcvd.num);
  3658. DP_PRINT_STATS(" Bytes = %llu",
  3659. pdev->stats.tx_i.rcvd.bytes);
  3660. DP_PRINT_STATS("Processed:");
  3661. DP_PRINT_STATS(" Packets = %d",
  3662. pdev->stats.tx_i.processed.num);
  3663. DP_PRINT_STATS(" Bytes = %llu",
  3664. pdev->stats.tx_i.processed.bytes);
  3665. DP_PRINT_STATS("Completions:");
  3666. DP_PRINT_STATS(" Packets = %d",
  3667. pdev->stats.tx.comp_pkt.num);
  3668. DP_PRINT_STATS(" Bytes = %llu",
  3669. pdev->stats.tx.comp_pkt.bytes);
  3670. DP_PRINT_STATS("Dropped:");
  3671. DP_PRINT_STATS(" Total = %d",
  3672. pdev->stats.tx_i.dropped.dropped_pkt.num);
  3673. DP_PRINT_STATS(" Dma_map_error = %d",
  3674. pdev->stats.tx_i.dropped.dma_error);
  3675. DP_PRINT_STATS(" Ring Full = %d",
  3676. pdev->stats.tx_i.dropped.ring_full);
  3677. DP_PRINT_STATS(" Descriptor Not available = %d",
  3678. pdev->stats.tx_i.dropped.desc_na);
  3679. DP_PRINT_STATS(" HW enqueue failed= %d",
  3680. pdev->stats.tx_i.dropped.enqueue_fail);
  3681. DP_PRINT_STATS(" Resources Full = %d",
  3682. pdev->stats.tx_i.dropped.res_full);
  3683. DP_PRINT_STATS(" FW removed = %d",
  3684. pdev->stats.tx.dropped.fw_rem);
  3685. DP_PRINT_STATS(" FW removed transmitted = %d",
  3686. pdev->stats.tx.dropped.fw_rem_tx);
  3687. DP_PRINT_STATS(" FW removed untransmitted = %d",
  3688. pdev->stats.tx.dropped.fw_rem_notx);
  3689. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  3690. pdev->stats.tx.dropped.age_out);
  3691. DP_PRINT_STATS("Scatter Gather:");
  3692. DP_PRINT_STATS(" Packets = %d",
  3693. pdev->stats.tx_i.sg.sg_pkt.num);
  3694. DP_PRINT_STATS(" Bytes = %llu",
  3695. pdev->stats.tx_i.sg.sg_pkt.bytes);
  3696. DP_PRINT_STATS(" Dropped By Host = %d",
  3697. pdev->stats.tx_i.sg.dropped_host);
  3698. DP_PRINT_STATS(" Dropped By Target = %d",
  3699. pdev->stats.tx_i.sg.dropped_target);
  3700. DP_PRINT_STATS("TSO:");
  3701. DP_PRINT_STATS(" Number of Segments = %d",
  3702. pdev->stats.tx_i.tso.num_seg);
  3703. DP_PRINT_STATS(" Packets = %d",
  3704. pdev->stats.tx_i.tso.tso_pkt.num);
  3705. DP_PRINT_STATS(" Bytes = %llu",
  3706. pdev->stats.tx_i.tso.tso_pkt.bytes);
  3707. DP_PRINT_STATS(" Dropped By Host = %d",
  3708. pdev->stats.tx_i.tso.dropped_host);
  3709. DP_PRINT_STATS("Mcast Enhancement:");
  3710. DP_PRINT_STATS(" Packets = %d",
  3711. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  3712. DP_PRINT_STATS(" Bytes = %llu",
  3713. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  3714. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  3715. pdev->stats.tx_i.mcast_en.dropped_map_error);
  3716. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  3717. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  3718. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  3719. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  3720. DP_PRINT_STATS(" Unicast sent = %d",
  3721. pdev->stats.tx_i.mcast_en.ucast);
  3722. DP_PRINT_STATS("Raw:");
  3723. DP_PRINT_STATS(" Packets = %d",
  3724. pdev->stats.tx_i.raw.raw_pkt.num);
  3725. DP_PRINT_STATS(" Bytes = %llu",
  3726. pdev->stats.tx_i.raw.raw_pkt.bytes);
  3727. DP_PRINT_STATS(" DMA map error = %d",
  3728. pdev->stats.tx_i.raw.dma_map_error);
  3729. DP_PRINT_STATS("Reinjected:");
  3730. DP_PRINT_STATS(" Packets = %d",
  3731. pdev->stats.tx_i.reinject_pkts.num);
  3732. DP_PRINT_STATS("Bytes = %llu\n",
  3733. pdev->stats.tx_i.reinject_pkts.bytes);
  3734. DP_PRINT_STATS("Inspected:");
  3735. DP_PRINT_STATS(" Packets = %d",
  3736. pdev->stats.tx_i.inspect_pkts.num);
  3737. DP_PRINT_STATS(" Bytes = %llu",
  3738. pdev->stats.tx_i.inspect_pkts.bytes);
  3739. DP_PRINT_STATS("Nawds Multicast:");
  3740. DP_PRINT_STATS(" Packets = %d",
  3741. pdev->stats.tx_i.nawds_mcast.num);
  3742. DP_PRINT_STATS(" Bytes = %llu",
  3743. pdev->stats.tx_i.nawds_mcast.bytes);
  3744. DP_PRINT_STATS("CCE Classified:");
  3745. DP_TRACE(FATAL, " CCE Classified Packets: %u",
  3746. pdev->stats.tx_i.cce_classified);
  3747. DP_TRACE(FATAL, " RAW CCE Classified Packets: %u",
  3748. pdev->stats.tx_i.cce_classified_raw);
  3749. }
  3750. /**
  3751. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  3752. * @pdev: DP_PDEV Handle
  3753. *
  3754. * Return: void
  3755. */
  3756. static inline void
  3757. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  3758. {
  3759. DP_PRINT_STATS("PDEV Rx Stats:\n");
  3760. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  3761. DP_PRINT_STATS(" Packets = %d %d %d %d",
  3762. pdev->stats.rx.rcvd_reo[0].num,
  3763. pdev->stats.rx.rcvd_reo[1].num,
  3764. pdev->stats.rx.rcvd_reo[2].num,
  3765. pdev->stats.rx.rcvd_reo[3].num);
  3766. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  3767. pdev->stats.rx.rcvd_reo[0].bytes,
  3768. pdev->stats.rx.rcvd_reo[1].bytes,
  3769. pdev->stats.rx.rcvd_reo[2].bytes,
  3770. pdev->stats.rx.rcvd_reo[3].bytes);
  3771. DP_PRINT_STATS("Replenished:");
  3772. DP_PRINT_STATS(" Packets = %d",
  3773. pdev->stats.replenish.pkts.num);
  3774. DP_PRINT_STATS(" Bytes = %llu",
  3775. pdev->stats.replenish.pkts.bytes);
  3776. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  3777. pdev->stats.buf_freelist);
  3778. DP_PRINT_STATS(" Low threshold intr = %d",
  3779. pdev->stats.replenish.low_thresh_intrs);
  3780. DP_PRINT_STATS("Dropped:");
  3781. DP_PRINT_STATS(" msdu_not_done = %d",
  3782. pdev->stats.dropped.msdu_not_done);
  3783. DP_PRINT_STATS("Sent To Stack:");
  3784. DP_PRINT_STATS(" Packets = %d",
  3785. pdev->stats.rx.to_stack.num);
  3786. DP_PRINT_STATS(" Bytes = %llu",
  3787. pdev->stats.rx.to_stack.bytes);
  3788. DP_PRINT_STATS("Multicast/Broadcast:");
  3789. DP_PRINT_STATS(" Packets = %d",
  3790. pdev->stats.rx.multicast.num);
  3791. DP_PRINT_STATS(" Bytes = %llu",
  3792. pdev->stats.rx.multicast.bytes);
  3793. DP_PRINT_STATS("Errors:");
  3794. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  3795. pdev->stats.replenish.rxdma_err);
  3796. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  3797. pdev->stats.err.desc_alloc_fail);
  3798. /* Get bar_recv_cnt */
  3799. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  3800. DP_PRINT_STATS("BAR Received Count: = %d",
  3801. pdev->stats.rx.bar_recv_cnt);
  3802. }
  3803. /**
  3804. * dp_print_soc_tx_stats(): Print SOC level stats
  3805. * @soc DP_SOC Handle
  3806. *
  3807. * Return: void
  3808. */
  3809. static inline void
  3810. dp_print_soc_tx_stats(struct dp_soc *soc)
  3811. {
  3812. DP_PRINT_STATS("SOC Tx Stats:\n");
  3813. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  3814. soc->stats.tx.desc_in_use);
  3815. DP_PRINT_STATS("Invalid peer:");
  3816. DP_PRINT_STATS(" Packets = %d",
  3817. soc->stats.tx.tx_invalid_peer.num);
  3818. DP_PRINT_STATS(" Bytes = %llu",
  3819. soc->stats.tx.tx_invalid_peer.bytes);
  3820. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  3821. soc->stats.tx.tcl_ring_full[0],
  3822. soc->stats.tx.tcl_ring_full[1],
  3823. soc->stats.tx.tcl_ring_full[2]);
  3824. }
  3825. /**
  3826. * dp_print_soc_rx_stats: Print SOC level Rx stats
  3827. * @soc: DP_SOC Handle
  3828. *
  3829. * Return:void
  3830. */
  3831. static inline void
  3832. dp_print_soc_rx_stats(struct dp_soc *soc)
  3833. {
  3834. uint32_t i;
  3835. char reo_error[DP_REO_ERR_LENGTH];
  3836. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  3837. uint8_t index = 0;
  3838. DP_PRINT_STATS("SOC Rx Stats:\n");
  3839. DP_PRINT_STATS("Errors:\n");
  3840. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  3841. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  3842. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  3843. DP_PRINT_STATS("Invalid RBM = %d",
  3844. soc->stats.rx.err.invalid_rbm);
  3845. DP_PRINT_STATS("Invalid Vdev = %d",
  3846. soc->stats.rx.err.invalid_vdev);
  3847. DP_PRINT_STATS("Invalid Pdev = %d",
  3848. soc->stats.rx.err.invalid_pdev);
  3849. DP_PRINT_STATS("Invalid Peer = %d",
  3850. soc->stats.rx.err.rx_invalid_peer.num);
  3851. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  3852. soc->stats.rx.err.hal_ring_access_fail);
  3853. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  3854. index += qdf_snprint(&rxdma_error[index],
  3855. DP_RXDMA_ERR_LENGTH - index,
  3856. " %d", soc->stats.rx.err.rxdma_error[i]);
  3857. }
  3858. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  3859. rxdma_error);
  3860. index = 0;
  3861. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  3862. index += qdf_snprint(&reo_error[index],
  3863. DP_REO_ERR_LENGTH - index,
  3864. " %d", soc->stats.rx.err.reo_error[i]);
  3865. }
  3866. DP_PRINT_STATS("REO Error(0-14):%s",
  3867. reo_error);
  3868. }
  3869. /**
  3870. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  3871. * @soc: DP_SOC handle
  3872. * @srng: DP_SRNG handle
  3873. * @ring_name: SRNG name
  3874. *
  3875. * Return: void
  3876. */
  3877. static inline void
  3878. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  3879. char *ring_name)
  3880. {
  3881. uint32_t tailp;
  3882. uint32_t headp;
  3883. if (srng->hal_srng != NULL) {
  3884. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  3885. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  3886. ring_name, headp, tailp);
  3887. }
  3888. }
  3889. /**
  3890. * dp_print_ring_stats(): Print tail and head pointer
  3891. * @pdev: DP_PDEV handle
  3892. *
  3893. * Return:void
  3894. */
  3895. static inline void
  3896. dp_print_ring_stats(struct dp_pdev *pdev)
  3897. {
  3898. uint32_t i;
  3899. char ring_name[STR_MAXLEN + 1];
  3900. dp_print_ring_stat_from_hal(pdev->soc,
  3901. &pdev->soc->reo_exception_ring,
  3902. "Reo Exception Ring");
  3903. dp_print_ring_stat_from_hal(pdev->soc,
  3904. &pdev->soc->reo_reinject_ring,
  3905. "Reo Inject Ring");
  3906. dp_print_ring_stat_from_hal(pdev->soc,
  3907. &pdev->soc->reo_cmd_ring,
  3908. "Reo Command Ring");
  3909. dp_print_ring_stat_from_hal(pdev->soc,
  3910. &pdev->soc->reo_status_ring,
  3911. "Reo Status Ring");
  3912. dp_print_ring_stat_from_hal(pdev->soc,
  3913. &pdev->soc->rx_rel_ring,
  3914. "Rx Release ring");
  3915. dp_print_ring_stat_from_hal(pdev->soc,
  3916. &pdev->soc->tcl_cmd_ring,
  3917. "Tcl command Ring");
  3918. dp_print_ring_stat_from_hal(pdev->soc,
  3919. &pdev->soc->tcl_status_ring,
  3920. "Tcl Status Ring");
  3921. dp_print_ring_stat_from_hal(pdev->soc,
  3922. &pdev->soc->wbm_desc_rel_ring,
  3923. "Wbm Desc Rel Ring");
  3924. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  3925. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  3926. dp_print_ring_stat_from_hal(pdev->soc,
  3927. &pdev->soc->reo_dest_ring[i],
  3928. ring_name);
  3929. }
  3930. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  3931. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  3932. dp_print_ring_stat_from_hal(pdev->soc,
  3933. &pdev->soc->tcl_data_ring[i],
  3934. ring_name);
  3935. }
  3936. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  3937. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  3938. dp_print_ring_stat_from_hal(pdev->soc,
  3939. &pdev->soc->tx_comp_ring[i],
  3940. ring_name);
  3941. }
  3942. dp_print_ring_stat_from_hal(pdev->soc,
  3943. &pdev->rx_refill_buf_ring,
  3944. "Rx Refill Buf Ring");
  3945. dp_print_ring_stat_from_hal(pdev->soc,
  3946. &pdev->rx_refill_buf_ring2,
  3947. "Second Rx Refill Buf Ring");
  3948. dp_print_ring_stat_from_hal(pdev->soc,
  3949. &pdev->rxdma_mon_buf_ring,
  3950. "Rxdma Mon Buf Ring");
  3951. dp_print_ring_stat_from_hal(pdev->soc,
  3952. &pdev->rxdma_mon_dst_ring,
  3953. "Rxdma Mon Dst Ring");
  3954. dp_print_ring_stat_from_hal(pdev->soc,
  3955. &pdev->rxdma_mon_status_ring,
  3956. "Rxdma Mon Status Ring");
  3957. dp_print_ring_stat_from_hal(pdev->soc,
  3958. &pdev->rxdma_mon_desc_ring,
  3959. "Rxdma mon desc Ring");
  3960. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  3961. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  3962. dp_print_ring_stat_from_hal(pdev->soc,
  3963. &pdev->rxdma_err_dst_ring[i],
  3964. ring_name);
  3965. }
  3966. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  3967. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  3968. dp_print_ring_stat_from_hal(pdev->soc,
  3969. &pdev->rx_mac_buf_ring[i],
  3970. ring_name);
  3971. }
  3972. }
  3973. /**
  3974. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  3975. * @vdev: DP_VDEV handle
  3976. *
  3977. * Return:void
  3978. */
  3979. static inline void
  3980. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  3981. {
  3982. struct dp_peer *peer = NULL;
  3983. DP_STATS_CLR(vdev->pdev);
  3984. DP_STATS_CLR(vdev->pdev->soc);
  3985. DP_STATS_CLR(vdev);
  3986. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3987. if (!peer)
  3988. return;
  3989. DP_STATS_CLR(peer);
  3990. }
  3991. }
  3992. /**
  3993. * dp_print_rx_rates(): Print Rx rate stats
  3994. * @vdev: DP_VDEV handle
  3995. *
  3996. * Return:void
  3997. */
  3998. static inline void
  3999. dp_print_rx_rates(struct dp_vdev *vdev)
  4000. {
  4001. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4002. uint8_t i, mcs, pkt_type;
  4003. uint8_t index = 0;
  4004. char nss[DP_NSS_LENGTH];
  4005. DP_PRINT_STATS("Rx Rate Info:\n");
  4006. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4007. index = 0;
  4008. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4009. if (!dp_rate_string[pkt_type][mcs].valid)
  4010. continue;
  4011. DP_PRINT_STATS(" %s = %d",
  4012. dp_rate_string[pkt_type][mcs].mcs_type,
  4013. pdev->stats.rx.pkt_type[pkt_type].
  4014. mcs_count[mcs]);
  4015. }
  4016. DP_PRINT_STATS("\n");
  4017. }
  4018. index = 0;
  4019. for (i = 0; i < SS_COUNT; i++) {
  4020. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4021. " %d", pdev->stats.rx.nss[i]);
  4022. }
  4023. DP_PRINT_STATS("NSS(0-7) = %s",
  4024. nss);
  4025. DP_PRINT_STATS("SGI ="
  4026. " 0.8us %d,"
  4027. " 0.4us %d,"
  4028. " 1.6us %d,"
  4029. " 3.2us %d,",
  4030. pdev->stats.rx.sgi_count[0],
  4031. pdev->stats.rx.sgi_count[1],
  4032. pdev->stats.rx.sgi_count[2],
  4033. pdev->stats.rx.sgi_count[3]);
  4034. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4035. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  4036. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  4037. DP_PRINT_STATS("Reception Type ="
  4038. " SU: %d,"
  4039. " MU_MIMO:%d,"
  4040. " MU_OFDMA:%d,"
  4041. " MU_OFDMA_MIMO:%d\n",
  4042. pdev->stats.rx.reception_type[0],
  4043. pdev->stats.rx.reception_type[1],
  4044. pdev->stats.rx.reception_type[2],
  4045. pdev->stats.rx.reception_type[3]);
  4046. DP_PRINT_STATS("Aggregation:\n");
  4047. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  4048. pdev->stats.rx.ampdu_cnt);
  4049. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  4050. pdev->stats.rx.non_ampdu_cnt);
  4051. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  4052. pdev->stats.rx.amsdu_cnt);
  4053. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  4054. pdev->stats.rx.non_amsdu_cnt);
  4055. }
  4056. /**
  4057. * dp_print_tx_rates(): Print tx rates
  4058. * @vdev: DP_VDEV handle
  4059. *
  4060. * Return:void
  4061. */
  4062. static inline void
  4063. dp_print_tx_rates(struct dp_vdev *vdev)
  4064. {
  4065. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4066. uint8_t mcs, pkt_type;
  4067. uint32_t index;
  4068. DP_PRINT_STATS("Tx Rate Info:\n");
  4069. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4070. index = 0;
  4071. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4072. if (!dp_rate_string[pkt_type][mcs].valid)
  4073. continue;
  4074. DP_PRINT_STATS(" %s = %d",
  4075. dp_rate_string[pkt_type][mcs].mcs_type,
  4076. pdev->stats.tx.pkt_type[pkt_type].
  4077. mcs_count[mcs]);
  4078. }
  4079. DP_PRINT_STATS("\n");
  4080. }
  4081. DP_PRINT_STATS("SGI ="
  4082. " 0.8us %d"
  4083. " 0.4us %d"
  4084. " 1.6us %d"
  4085. " 3.2us %d",
  4086. pdev->stats.tx.sgi_count[0],
  4087. pdev->stats.tx.sgi_count[1],
  4088. pdev->stats.tx.sgi_count[2],
  4089. pdev->stats.tx.sgi_count[3]);
  4090. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4091. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  4092. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  4093. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  4094. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  4095. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  4096. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  4097. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  4098. DP_PRINT_STATS("Aggregation:\n");
  4099. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  4100. pdev->stats.tx.amsdu_cnt);
  4101. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  4102. pdev->stats.tx.non_amsdu_cnt);
  4103. }
  4104. /**
  4105. * dp_print_peer_stats():print peer stats
  4106. * @peer: DP_PEER handle
  4107. *
  4108. * return void
  4109. */
  4110. static inline void dp_print_peer_stats(struct dp_peer *peer)
  4111. {
  4112. uint8_t i, mcs, pkt_type;
  4113. uint32_t index;
  4114. char nss[DP_NSS_LENGTH];
  4115. DP_PRINT_STATS("Node Tx Stats:\n");
  4116. DP_PRINT_STATS("Total Packet Completions = %d",
  4117. peer->stats.tx.comp_pkt.num);
  4118. DP_PRINT_STATS("Total Bytes Completions = %llu",
  4119. peer->stats.tx.comp_pkt.bytes);
  4120. DP_PRINT_STATS("Success Packets = %d",
  4121. peer->stats.tx.tx_success.num);
  4122. DP_PRINT_STATS("Success Bytes = %llu",
  4123. peer->stats.tx.tx_success.bytes);
  4124. DP_PRINT_STATS("Unicast Success Packets = %d",
  4125. peer->stats.tx.ucast.num);
  4126. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  4127. peer->stats.tx.ucast.bytes);
  4128. DP_PRINT_STATS("Multicast Success Packets = %d",
  4129. peer->stats.tx.mcast.num);
  4130. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  4131. peer->stats.tx.mcast.bytes);
  4132. DP_PRINT_STATS("Packets Failed = %d",
  4133. peer->stats.tx.tx_failed);
  4134. DP_PRINT_STATS("Packets In OFDMA = %d",
  4135. peer->stats.tx.ofdma);
  4136. DP_PRINT_STATS("Packets In STBC = %d",
  4137. peer->stats.tx.stbc);
  4138. DP_PRINT_STATS("Packets In LDPC = %d",
  4139. peer->stats.tx.ldpc);
  4140. DP_PRINT_STATS("Packet Retries = %d",
  4141. peer->stats.tx.retries);
  4142. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  4143. peer->stats.tx.amsdu_cnt);
  4144. DP_PRINT_STATS("Last Packet RSSI = %d",
  4145. peer->stats.tx.last_ack_rssi);
  4146. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  4147. peer->stats.tx.dropped.fw_rem);
  4148. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  4149. peer->stats.tx.dropped.fw_rem_tx);
  4150. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  4151. peer->stats.tx.dropped.fw_rem_notx);
  4152. DP_PRINT_STATS("Dropped : Age Out = %d",
  4153. peer->stats.tx.dropped.age_out);
  4154. DP_PRINT_STATS("NAWDS : ");
  4155. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  4156. peer->stats.tx.nawds_mcast_drop);
  4157. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  4158. peer->stats.tx.nawds_mcast.num);
  4159. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  4160. peer->stats.tx.nawds_mcast.bytes);
  4161. DP_PRINT_STATS("Rate Info:");
  4162. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4163. index = 0;
  4164. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4165. if (!dp_rate_string[pkt_type][mcs].valid)
  4166. continue;
  4167. DP_PRINT_STATS(" %s = %d",
  4168. dp_rate_string[pkt_type][mcs].mcs_type,
  4169. peer->stats.tx.pkt_type[pkt_type].
  4170. mcs_count[mcs]);
  4171. }
  4172. DP_PRINT_STATS("\n");
  4173. }
  4174. DP_PRINT_STATS("SGI = "
  4175. " 0.8us %d"
  4176. " 0.4us %d"
  4177. " 1.6us %d"
  4178. " 3.2us %d",
  4179. peer->stats.tx.sgi_count[0],
  4180. peer->stats.tx.sgi_count[1],
  4181. peer->stats.tx.sgi_count[2],
  4182. peer->stats.tx.sgi_count[3]);
  4183. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  4184. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  4185. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  4186. DP_PRINT_STATS("Aggregation:");
  4187. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  4188. peer->stats.tx.amsdu_cnt);
  4189. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  4190. peer->stats.tx.non_amsdu_cnt);
  4191. DP_PRINT_STATS("Node Rx Stats:");
  4192. DP_PRINT_STATS("Packets Sent To Stack = %d",
  4193. peer->stats.rx.to_stack.num);
  4194. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  4195. peer->stats.rx.to_stack.bytes);
  4196. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  4197. DP_PRINT_STATS("Ring Id = %d", i);
  4198. DP_PRINT_STATS(" Packets Received = %d",
  4199. peer->stats.rx.rcvd_reo[i].num);
  4200. DP_PRINT_STATS(" Bytes Received = %llu",
  4201. peer->stats.rx.rcvd_reo[i].bytes);
  4202. }
  4203. DP_PRINT_STATS("Multicast Packets Received = %d",
  4204. peer->stats.rx.multicast.num);
  4205. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  4206. peer->stats.rx.multicast.bytes);
  4207. DP_PRINT_STATS("WDS Packets Received = %d",
  4208. peer->stats.rx.wds.num);
  4209. DP_PRINT_STATS("WDS Bytes Received = %llu",
  4210. peer->stats.rx.wds.bytes);
  4211. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  4212. peer->stats.rx.intra_bss.pkts.num);
  4213. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  4214. peer->stats.rx.intra_bss.pkts.bytes);
  4215. DP_PRINT_STATS("Raw Packets Received = %d",
  4216. peer->stats.rx.raw.num);
  4217. DP_PRINT_STATS("Raw Bytes Received = %llu",
  4218. peer->stats.rx.raw.bytes);
  4219. DP_PRINT_STATS("Errors: MIC Errors = %d",
  4220. peer->stats.rx.err.mic_err);
  4221. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  4222. peer->stats.rx.err.decrypt_err);
  4223. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  4224. peer->stats.rx.non_ampdu_cnt);
  4225. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  4226. peer->stats.rx.ampdu_cnt);
  4227. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  4228. peer->stats.rx.non_amsdu_cnt);
  4229. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  4230. peer->stats.rx.amsdu_cnt);
  4231. DP_PRINT_STATS("NAWDS : ");
  4232. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  4233. peer->stats.rx.nawds_mcast_drop.num);
  4234. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet Bytes = %llu",
  4235. peer->stats.rx.nawds_mcast_drop.bytes);
  4236. DP_PRINT_STATS("SGI ="
  4237. " 0.8us %d"
  4238. " 0.4us %d"
  4239. " 1.6us %d"
  4240. " 3.2us %d",
  4241. peer->stats.rx.sgi_count[0],
  4242. peer->stats.rx.sgi_count[1],
  4243. peer->stats.rx.sgi_count[2],
  4244. peer->stats.rx.sgi_count[3]);
  4245. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  4246. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  4247. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  4248. DP_PRINT_STATS("Reception Type ="
  4249. " SU %d,"
  4250. " MU_MIMO %d,"
  4251. " MU_OFDMA %d,"
  4252. " MU_OFDMA_MIMO %d",
  4253. peer->stats.rx.reception_type[0],
  4254. peer->stats.rx.reception_type[1],
  4255. peer->stats.rx.reception_type[2],
  4256. peer->stats.rx.reception_type[3]);
  4257. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4258. index = 0;
  4259. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4260. if (!dp_rate_string[pkt_type][mcs].valid)
  4261. continue;
  4262. DP_PRINT_STATS(" %s = %d",
  4263. dp_rate_string[pkt_type][mcs].mcs_type,
  4264. peer->stats.rx.pkt_type[pkt_type].
  4265. mcs_count[mcs]);
  4266. }
  4267. DP_PRINT_STATS("\n");
  4268. }
  4269. index = 0;
  4270. for (i = 0; i < SS_COUNT; i++) {
  4271. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4272. " %d", peer->stats.rx.nss[i]);
  4273. }
  4274. DP_PRINT_STATS("NSS(0-7) = %s",
  4275. nss);
  4276. DP_PRINT_STATS("Aggregation:");
  4277. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  4278. peer->stats.rx.ampdu_cnt);
  4279. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  4280. peer->stats.rx.non_ampdu_cnt);
  4281. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  4282. peer->stats.rx.amsdu_cnt);
  4283. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  4284. peer->stats.rx.non_amsdu_cnt);
  4285. }
  4286. /**
  4287. * dp_print_host_stats()- Function to print the stats aggregated at host
  4288. * @vdev_handle: DP_VDEV handle
  4289. * @type: host stats type
  4290. *
  4291. * Available Stat types
  4292. * TXRX_CLEAR_STATS : Clear the stats
  4293. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  4294. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  4295. * TXRX_TX_HOST_STATS: Print Tx Stats
  4296. * TXRX_RX_HOST_STATS: Print Rx Stats
  4297. * TXRX_AST_STATS: Print AST Stats
  4298. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  4299. *
  4300. * Return: 0 on success, print error message in case of failure
  4301. */
  4302. static int
  4303. dp_print_host_stats(struct cdp_vdev *vdev_handle, enum cdp_host_txrx_stats type)
  4304. {
  4305. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4306. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4307. dp_aggregate_pdev_stats(pdev);
  4308. switch (type) {
  4309. case TXRX_CLEAR_STATS:
  4310. dp_txrx_host_stats_clr(vdev);
  4311. break;
  4312. case TXRX_RX_RATE_STATS:
  4313. dp_print_rx_rates(vdev);
  4314. break;
  4315. case TXRX_TX_RATE_STATS:
  4316. dp_print_tx_rates(vdev);
  4317. break;
  4318. case TXRX_TX_HOST_STATS:
  4319. dp_print_pdev_tx_stats(pdev);
  4320. dp_print_soc_tx_stats(pdev->soc);
  4321. break;
  4322. case TXRX_RX_HOST_STATS:
  4323. dp_print_pdev_rx_stats(pdev);
  4324. dp_print_soc_rx_stats(pdev->soc);
  4325. break;
  4326. case TXRX_AST_STATS:
  4327. dp_print_ast_stats(pdev->soc);
  4328. break;
  4329. case TXRX_SRNG_PTR_STATS:
  4330. dp_print_ring_stats(pdev);
  4331. break;
  4332. default:
  4333. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  4334. break;
  4335. }
  4336. return 0;
  4337. }
  4338. /*
  4339. * dp_get_host_peer_stats()- function to print peer stats
  4340. * @pdev_handle: DP_PDEV handle
  4341. * @mac_addr: mac address of the peer
  4342. *
  4343. * Return: void
  4344. */
  4345. static void
  4346. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  4347. {
  4348. struct dp_peer *peer;
  4349. uint8_t local_id;
  4350. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  4351. &local_id);
  4352. if (!peer) {
  4353. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4354. "%s: Invalid peer\n", __func__);
  4355. return;
  4356. }
  4357. dp_print_peer_stats(peer);
  4358. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  4359. return;
  4360. }
  4361. /*
  4362. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  4363. * @pdev: DP_PDEV handle
  4364. *
  4365. * Return: void
  4366. */
  4367. static void
  4368. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  4369. {
  4370. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4371. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4372. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, pdev->pdev_id,
  4373. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  4374. RX_BUFFER_SIZE, &htt_tlv_filter);
  4375. }
  4376. /*
  4377. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  4378. * @pdev: DP_PDEV handle
  4379. *
  4380. * Return: void
  4381. */
  4382. static void
  4383. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  4384. {
  4385. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  4386. htt_tlv_filter.mpdu_start = 0;
  4387. htt_tlv_filter.msdu_start = 0;
  4388. htt_tlv_filter.packet = 0;
  4389. htt_tlv_filter.msdu_end = 0;
  4390. htt_tlv_filter.mpdu_end = 0;
  4391. htt_tlv_filter.packet_header = 1;
  4392. htt_tlv_filter.attention = 1;
  4393. htt_tlv_filter.ppdu_start = 1;
  4394. htt_tlv_filter.ppdu_end = 1;
  4395. htt_tlv_filter.ppdu_end_user_stats = 1;
  4396. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4397. htt_tlv_filter.ppdu_end_status_done = 1;
  4398. htt_tlv_filter.enable_fp = 1;
  4399. htt_tlv_filter.enable_md = 0;
  4400. htt_tlv_filter.enable_mo = 0;
  4401. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4402. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4403. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4404. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4405. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4406. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4407. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, pdev->pdev_id,
  4408. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  4409. RX_BUFFER_SIZE, &htt_tlv_filter);
  4410. }
  4411. /*
  4412. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  4413. * @pdev_handle: DP_PDEV handle
  4414. * @val: user provided value
  4415. *
  4416. * Return: void
  4417. */
  4418. static void
  4419. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  4420. {
  4421. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4422. switch (val) {
  4423. case 0:
  4424. pdev->tx_sniffer_enable = 0;
  4425. pdev->mcopy_mode = 0;
  4426. if (!pdev->enhanced_stats_en) {
  4427. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  4428. dp_ppdu_ring_reset(pdev);
  4429. }
  4430. break;
  4431. case 1:
  4432. pdev->tx_sniffer_enable = 1;
  4433. pdev->mcopy_mode = 0;
  4434. if (!pdev->enhanced_stats_en)
  4435. dp_h2t_cfg_stats_msg_send(pdev,
  4436. DP_PPDU_STATS_CFG_ALL, pdev->pdev_id);
  4437. break;
  4438. case 2:
  4439. pdev->mcopy_mode = 1;
  4440. pdev->tx_sniffer_enable = 0;
  4441. if (!pdev->enhanced_stats_en) {
  4442. dp_ppdu_ring_cfg(pdev);
  4443. dp_h2t_cfg_stats_msg_send(pdev,
  4444. DP_PPDU_STATS_CFG_ALL, pdev->pdev_id);
  4445. }
  4446. break;
  4447. default:
  4448. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4449. "Invalid value\n");
  4450. break;
  4451. }
  4452. }
  4453. /*
  4454. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  4455. * @pdev_handle: DP_PDEV handle
  4456. *
  4457. * Return: void
  4458. */
  4459. static void
  4460. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  4461. {
  4462. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4463. pdev->enhanced_stats_en = 1;
  4464. if (!pdev->mcopy_mode)
  4465. dp_ppdu_ring_cfg(pdev);
  4466. if (!pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  4467. dp_h2t_cfg_stats_msg_send(pdev, 0xffff, pdev->pdev_id);
  4468. }
  4469. /*
  4470. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  4471. * @pdev_handle: DP_PDEV handle
  4472. *
  4473. * Return: void
  4474. */
  4475. static void
  4476. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  4477. {
  4478. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4479. pdev->enhanced_stats_en = 0;
  4480. if (!pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  4481. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  4482. if (!pdev->mcopy_mode)
  4483. dp_ppdu_ring_reset(pdev);
  4484. }
  4485. /*
  4486. * dp_get_fw_peer_stats()- function to print peer stats
  4487. * @pdev_handle: DP_PDEV handle
  4488. * @mac_addr: mac address of the peer
  4489. * @cap: Type of htt stats requested
  4490. *
  4491. * Currently Supporting only MAC ID based requests Only
  4492. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  4493. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  4494. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  4495. *
  4496. * Return: void
  4497. */
  4498. static void
  4499. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  4500. uint32_t cap)
  4501. {
  4502. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4503. int i;
  4504. uint32_t config_param0 = 0;
  4505. uint32_t config_param1 = 0;
  4506. uint32_t config_param2 = 0;
  4507. uint32_t config_param3 = 0;
  4508. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  4509. config_param0 |= (1 << (cap + 1));
  4510. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  4511. config_param1 |= (1 << i);
  4512. }
  4513. config_param2 |= (mac_addr[0] & 0x000000ff);
  4514. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  4515. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  4516. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  4517. config_param3 |= (mac_addr[4] & 0x000000ff);
  4518. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  4519. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  4520. config_param0, config_param1, config_param2,
  4521. config_param3, 0);
  4522. }
  4523. /* This struct definition will be removed from here
  4524. * once it get added in FW headers*/
  4525. struct httstats_cmd_req {
  4526. uint32_t config_param0;
  4527. uint32_t config_param1;
  4528. uint32_t config_param2;
  4529. uint32_t config_param3;
  4530. int cookie;
  4531. u_int8_t stats_id;
  4532. };
  4533. /*
  4534. * dp_get_htt_stats: function to process the httstas request
  4535. * @pdev_handle: DP pdev handle
  4536. * @data: pointer to request data
  4537. * @data_len: length for request data
  4538. *
  4539. * return: void
  4540. */
  4541. static void
  4542. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  4543. {
  4544. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4545. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  4546. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  4547. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  4548. req->config_param0, req->config_param1,
  4549. req->config_param2, req->config_param3,
  4550. req->cookie);
  4551. }
  4552. /*
  4553. * dp_set_pdev_param: function to set parameters in pdev
  4554. * @pdev_handle: DP pdev handle
  4555. * @param: parameter type to be set
  4556. * @val: value of parameter to be set
  4557. *
  4558. * return: void
  4559. */
  4560. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  4561. enum cdp_pdev_param_type param, uint8_t val)
  4562. {
  4563. switch (param) {
  4564. case CDP_CONFIG_DEBUG_SNIFFER:
  4565. dp_config_debug_sniffer(pdev_handle, val);
  4566. break;
  4567. default:
  4568. break;
  4569. }
  4570. }
  4571. /*
  4572. * dp_set_vdev_param: function to set parameters in vdev
  4573. * @param: parameter type to be set
  4574. * @val: value of parameter to be set
  4575. *
  4576. * return: void
  4577. */
  4578. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  4579. enum cdp_vdev_param_type param, uint32_t val)
  4580. {
  4581. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4582. switch (param) {
  4583. case CDP_ENABLE_WDS:
  4584. vdev->wds_enabled = val;
  4585. break;
  4586. case CDP_ENABLE_NAWDS:
  4587. vdev->nawds_enabled = val;
  4588. break;
  4589. case CDP_ENABLE_MCAST_EN:
  4590. vdev->mcast_enhancement_en = val;
  4591. break;
  4592. case CDP_ENABLE_PROXYSTA:
  4593. vdev->proxysta_vdev = val;
  4594. break;
  4595. case CDP_UPDATE_TDLS_FLAGS:
  4596. vdev->tdls_link_connected = val;
  4597. break;
  4598. case CDP_CFG_WDS_AGING_TIMER:
  4599. if (val == 0)
  4600. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  4601. else if (val != vdev->wds_aging_timer_val)
  4602. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  4603. vdev->wds_aging_timer_val = val;
  4604. break;
  4605. case CDP_ENABLE_AP_BRIDGE:
  4606. if (wlan_op_mode_sta != vdev->opmode)
  4607. vdev->ap_bridge_enabled = val;
  4608. else
  4609. vdev->ap_bridge_enabled = false;
  4610. break;
  4611. case CDP_ENABLE_CIPHER:
  4612. vdev->sec_type = val;
  4613. break;
  4614. case CDP_ENABLE_QWRAP_ISOLATION:
  4615. vdev->isolation_vdev = val;
  4616. break;
  4617. default:
  4618. break;
  4619. }
  4620. dp_tx_vdev_update_search_flags(vdev);
  4621. }
  4622. /**
  4623. * dp_peer_set_nawds: set nawds bit in peer
  4624. * @peer_handle: pointer to peer
  4625. * @value: enable/disable nawds
  4626. *
  4627. * return: void
  4628. */
  4629. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  4630. {
  4631. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4632. peer->nawds_enabled = value;
  4633. }
  4634. /*
  4635. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  4636. * @vdev_handle: DP_VDEV handle
  4637. * @map_id:ID of map that needs to be updated
  4638. *
  4639. * Return: void
  4640. */
  4641. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  4642. uint8_t map_id)
  4643. {
  4644. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4645. vdev->dscp_tid_map_id = map_id;
  4646. return;
  4647. }
  4648. /**
  4649. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  4650. * @pdev: DP_PDEV handle
  4651. * @map_id: ID of map that needs to be updated
  4652. * @tos: index value in map
  4653. * @tid: tid value passed by the user
  4654. *
  4655. * Return: void
  4656. */
  4657. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  4658. uint8_t map_id, uint8_t tos, uint8_t tid)
  4659. {
  4660. uint8_t dscp;
  4661. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  4662. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  4663. pdev->dscp_tid_map[map_id][dscp] = tid;
  4664. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  4665. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  4666. map_id, dscp);
  4667. return;
  4668. }
  4669. /**
  4670. * dp_fw_stats_process(): Process TxRX FW stats request
  4671. * @vdev_handle: DP VDEV handle
  4672. * @req: stats request
  4673. *
  4674. * return: int
  4675. */
  4676. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  4677. struct cdp_txrx_stats_req *req)
  4678. {
  4679. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4680. struct dp_pdev *pdev = NULL;
  4681. uint32_t stats = req->stats;
  4682. if (!vdev) {
  4683. DP_TRACE(NONE, "VDEV not found");
  4684. return 1;
  4685. }
  4686. pdev = vdev->pdev;
  4687. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  4688. req->param1, req->param2, req->param3, 0);
  4689. }
  4690. /**
  4691. * dp_txrx_stats_request - function to map to firmware and host stats
  4692. * @vdev: virtual handle
  4693. * @req: stats request
  4694. *
  4695. * Return: integer
  4696. */
  4697. static int dp_txrx_stats_request(struct cdp_vdev *vdev,
  4698. struct cdp_txrx_stats_req *req)
  4699. {
  4700. int host_stats;
  4701. int fw_stats;
  4702. enum cdp_stats stats;
  4703. if (!vdev || !req) {
  4704. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4705. "Invalid vdev/req instance");
  4706. return 0;
  4707. }
  4708. stats = req->stats;
  4709. if (stats >= CDP_TXRX_MAX_STATS)
  4710. return 0;
  4711. /*
  4712. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  4713. * has to be updated if new FW HTT stats added
  4714. */
  4715. if (stats > CDP_TXRX_STATS_HTT_MAX)
  4716. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  4717. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  4718. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  4719. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4720. "stats: %u fw_stats_type: %d host_stats_type: %d",
  4721. stats, fw_stats, host_stats);
  4722. if (fw_stats != TXRX_FW_STATS_INVALID) {
  4723. /* update request with FW stats type */
  4724. req->stats = fw_stats;
  4725. return dp_fw_stats_process(vdev, req);
  4726. }
  4727. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  4728. (host_stats <= TXRX_HOST_STATS_MAX))
  4729. return dp_print_host_stats(vdev, host_stats);
  4730. else
  4731. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4732. "Wrong Input for TxRx Stats");
  4733. return 0;
  4734. }
  4735. /**
  4736. * dp_txrx_stats() - function to map to firmware and host stats
  4737. * @vdev: virtual handle
  4738. * @stats: type of statistics requested
  4739. *
  4740. * Return: integer
  4741. */
  4742. static int dp_txrx_stats(struct cdp_vdev *vdev, enum cdp_stats stats)
  4743. {
  4744. struct cdp_txrx_stats_req req = {0,};
  4745. req.stats = stats;
  4746. return dp_txrx_stats_request(vdev, &req);
  4747. }
  4748. /*
  4749. * dp_print_napi_stats(): NAPI stats
  4750. * @soc - soc handle
  4751. */
  4752. static void dp_print_napi_stats(struct dp_soc *soc)
  4753. {
  4754. hif_print_napi_stats(soc->hif_handle);
  4755. }
  4756. /*
  4757. * dp_print_per_ring_stats(): Packet count per ring
  4758. * @soc - soc handle
  4759. */
  4760. static void dp_print_per_ring_stats(struct dp_soc *soc)
  4761. {
  4762. uint8_t ring;
  4763. uint16_t core;
  4764. uint64_t total_packets;
  4765. DP_TRACE(FATAL, "Reo packets per ring:");
  4766. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  4767. total_packets = 0;
  4768. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  4769. for (core = 0; core < NR_CPUS; core++) {
  4770. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  4771. core, soc->stats.rx.ring_packets[core][ring]);
  4772. total_packets += soc->stats.rx.ring_packets[core][ring];
  4773. }
  4774. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  4775. ring, total_packets);
  4776. }
  4777. }
  4778. /*
  4779. * dp_txrx_path_stats() - Function to display dump stats
  4780. * @soc - soc handle
  4781. *
  4782. * return: none
  4783. */
  4784. static void dp_txrx_path_stats(struct dp_soc *soc)
  4785. {
  4786. uint8_t error_code;
  4787. uint8_t loop_pdev;
  4788. struct dp_pdev *pdev;
  4789. uint8_t i;
  4790. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  4791. pdev = soc->pdev_list[loop_pdev];
  4792. dp_aggregate_pdev_stats(pdev);
  4793. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4794. "Tx path Statistics:");
  4795. DP_TRACE(FATAL, "from stack: %u msdus (%llu bytes)",
  4796. pdev->stats.tx_i.rcvd.num,
  4797. pdev->stats.tx_i.rcvd.bytes);
  4798. DP_TRACE(FATAL, "processed from host: %u msdus (%llu bytes)",
  4799. pdev->stats.tx_i.processed.num,
  4800. pdev->stats.tx_i.processed.bytes);
  4801. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%llu bytes)",
  4802. pdev->stats.tx.tx_success.num,
  4803. pdev->stats.tx.tx_success.bytes);
  4804. DP_TRACE(FATAL, "Dropped in host:");
  4805. DP_TRACE(FATAL, "Total packets dropped: %u,",
  4806. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4807. DP_TRACE(FATAL, "Descriptor not available: %u",
  4808. pdev->stats.tx_i.dropped.desc_na);
  4809. DP_TRACE(FATAL, "Ring full: %u",
  4810. pdev->stats.tx_i.dropped.ring_full);
  4811. DP_TRACE(FATAL, "Enqueue fail: %u",
  4812. pdev->stats.tx_i.dropped.enqueue_fail);
  4813. DP_TRACE(FATAL, "DMA Error: %u",
  4814. pdev->stats.tx_i.dropped.dma_error);
  4815. DP_TRACE(FATAL, "Dropped in hardware:");
  4816. DP_TRACE(FATAL, "total packets dropped: %u",
  4817. pdev->stats.tx.tx_failed);
  4818. DP_TRACE(FATAL, "mpdu age out: %u",
  4819. pdev->stats.tx.dropped.age_out);
  4820. DP_TRACE(FATAL, "firmware removed: %u",
  4821. pdev->stats.tx.dropped.fw_rem);
  4822. DP_TRACE(FATAL, "firmware removed tx: %u",
  4823. pdev->stats.tx.dropped.fw_rem_tx);
  4824. DP_TRACE(FATAL, "firmware removed notx %u",
  4825. pdev->stats.tx.dropped.fw_rem_notx);
  4826. DP_TRACE(FATAL, "peer_invalid: %u",
  4827. pdev->soc->stats.tx.tx_invalid_peer.num);
  4828. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  4829. DP_TRACE(FATAL, "Single Packet: %u",
  4830. pdev->stats.tx_comp_histogram.pkts_1);
  4831. DP_TRACE(FATAL, "2-20 Packets: %u",
  4832. pdev->stats.tx_comp_histogram.pkts_2_20);
  4833. DP_TRACE(FATAL, "21-40 Packets: %u",
  4834. pdev->stats.tx_comp_histogram.pkts_21_40);
  4835. DP_TRACE(FATAL, "41-60 Packets: %u",
  4836. pdev->stats.tx_comp_histogram.pkts_41_60);
  4837. DP_TRACE(FATAL, "61-80 Packets: %u",
  4838. pdev->stats.tx_comp_histogram.pkts_61_80);
  4839. DP_TRACE(FATAL, "81-100 Packets: %u",
  4840. pdev->stats.tx_comp_histogram.pkts_81_100);
  4841. DP_TRACE(FATAL, "101-200 Packets: %u",
  4842. pdev->stats.tx_comp_histogram.pkts_101_200);
  4843. DP_TRACE(FATAL, " 201+ Packets: %u",
  4844. pdev->stats.tx_comp_histogram.pkts_201_plus);
  4845. DP_TRACE(FATAL, "Rx path statistics");
  4846. DP_TRACE(FATAL, "delivered %u msdus ( %llu bytes),",
  4847. pdev->stats.rx.to_stack.num,
  4848. pdev->stats.rx.to_stack.bytes);
  4849. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  4850. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %llu bytes),",
  4851. i, pdev->stats.rx.rcvd_reo[i].num,
  4852. pdev->stats.rx.rcvd_reo[i].bytes);
  4853. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %llu bytes),",
  4854. pdev->stats.rx.intra_bss.pkts.num,
  4855. pdev->stats.rx.intra_bss.pkts.bytes);
  4856. DP_TRACE(FATAL, "intra-bss fails %u msdus ( %llu bytes),",
  4857. pdev->stats.rx.intra_bss.fail.num,
  4858. pdev->stats.rx.intra_bss.fail.bytes);
  4859. DP_TRACE(FATAL, "raw packets %u msdus ( %llu bytes),",
  4860. pdev->stats.rx.raw.num,
  4861. pdev->stats.rx.raw.bytes);
  4862. DP_TRACE(FATAL, "dropped: error %u msdus",
  4863. pdev->stats.rx.err.mic_err);
  4864. DP_TRACE(FATAL, "peer invalid %u",
  4865. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  4866. DP_TRACE(FATAL, "Reo Statistics");
  4867. DP_TRACE(FATAL, "rbm error: %u msdus",
  4868. pdev->soc->stats.rx.err.invalid_rbm);
  4869. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  4870. pdev->soc->stats.rx.err.hal_ring_access_fail);
  4871. DP_TRACE(FATAL, "Reo errors");
  4872. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  4873. error_code++) {
  4874. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  4875. error_code,
  4876. pdev->soc->stats.rx.err.reo_error[error_code]);
  4877. }
  4878. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  4879. error_code++) {
  4880. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  4881. error_code,
  4882. pdev->soc->stats.rx.err
  4883. .rxdma_error[error_code]);
  4884. }
  4885. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  4886. DP_TRACE(FATAL, "Single Packet: %u",
  4887. pdev->stats.rx_ind_histogram.pkts_1);
  4888. DP_TRACE(FATAL, "2-20 Packets: %u",
  4889. pdev->stats.rx_ind_histogram.pkts_2_20);
  4890. DP_TRACE(FATAL, "21-40 Packets: %u",
  4891. pdev->stats.rx_ind_histogram.pkts_21_40);
  4892. DP_TRACE(FATAL, "41-60 Packets: %u",
  4893. pdev->stats.rx_ind_histogram.pkts_41_60);
  4894. DP_TRACE(FATAL, "61-80 Packets: %u",
  4895. pdev->stats.rx_ind_histogram.pkts_61_80);
  4896. DP_TRACE(FATAL, "81-100 Packets: %u",
  4897. pdev->stats.rx_ind_histogram.pkts_81_100);
  4898. DP_TRACE(FATAL, "101-200 Packets: %u",
  4899. pdev->stats.rx_ind_histogram.pkts_101_200);
  4900. DP_TRACE(FATAL, " 201+ Packets: %u",
  4901. pdev->stats.rx_ind_histogram.pkts_201_plus);
  4902. DP_TRACE_STATS(ERROR, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  4903. __func__,
  4904. pdev->soc->wlan_cfg_ctx->tso_enabled,
  4905. pdev->soc->wlan_cfg_ctx->lro_enabled,
  4906. pdev->soc->wlan_cfg_ctx->rx_hash,
  4907. pdev->soc->wlan_cfg_ctx->napi_enabled);
  4908. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  4909. DP_TRACE_STATS(ERROR, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  4910. __func__,
  4911. pdev->soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold,
  4912. pdev->soc->wlan_cfg_ctx->tx_flow_start_queue_offset);
  4913. #endif
  4914. }
  4915. }
  4916. /*
  4917. * dp_txrx_dump_stats() - Dump statistics
  4918. * @value - Statistics option
  4919. */
  4920. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  4921. enum qdf_stats_verbosity_level level)
  4922. {
  4923. struct dp_soc *soc =
  4924. (struct dp_soc *)psoc;
  4925. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4926. if (!soc) {
  4927. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4928. "%s: soc is NULL", __func__);
  4929. return QDF_STATUS_E_INVAL;
  4930. }
  4931. switch (value) {
  4932. case CDP_TXRX_PATH_STATS:
  4933. dp_txrx_path_stats(soc);
  4934. break;
  4935. case CDP_RX_RING_STATS:
  4936. dp_print_per_ring_stats(soc);
  4937. break;
  4938. case CDP_TXRX_TSO_STATS:
  4939. /* TODO: NOT IMPLEMENTED */
  4940. break;
  4941. case CDP_DUMP_TX_FLOW_POOL_INFO:
  4942. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  4943. break;
  4944. case CDP_DP_NAPI_STATS:
  4945. dp_print_napi_stats(soc);
  4946. break;
  4947. case CDP_TXRX_DESC_STATS:
  4948. /* TODO: NOT IMPLEMENTED */
  4949. break;
  4950. default:
  4951. status = QDF_STATUS_E_INVAL;
  4952. break;
  4953. }
  4954. return status;
  4955. }
  4956. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  4957. /**
  4958. * dp_update_flow_control_parameters() - API to store datapath
  4959. * config parameters
  4960. * @soc: soc handle
  4961. * @cfg: ini parameter handle
  4962. *
  4963. * Return: void
  4964. */
  4965. static inline
  4966. void dp_update_flow_control_parameters(struct dp_soc *soc,
  4967. struct cdp_config_params *params)
  4968. {
  4969. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  4970. params->tx_flow_stop_queue_threshold;
  4971. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  4972. params->tx_flow_start_queue_offset;
  4973. }
  4974. #else
  4975. static inline
  4976. void dp_update_flow_control_parameters(struct dp_soc *soc,
  4977. struct cdp_config_params *params)
  4978. {
  4979. }
  4980. #endif
  4981. /**
  4982. * dp_update_config_parameters() - API to store datapath
  4983. * config parameters
  4984. * @soc: soc handle
  4985. * @cfg: ini parameter handle
  4986. *
  4987. * Return: status
  4988. */
  4989. static
  4990. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  4991. struct cdp_config_params *params)
  4992. {
  4993. struct dp_soc *soc = (struct dp_soc *)psoc;
  4994. if (!(soc)) {
  4995. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4996. "%s: Invalid handle", __func__);
  4997. return QDF_STATUS_E_INVAL;
  4998. }
  4999. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  5000. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  5001. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  5002. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  5003. params->tcp_udp_checksumoffload;
  5004. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  5005. dp_update_flow_control_parameters(soc, params);
  5006. return QDF_STATUS_SUCCESS;
  5007. }
  5008. /**
  5009. * dp_txrx_set_wds_rx_policy() - API to store datapath
  5010. * config parameters
  5011. * @vdev_handle - datapath vdev handle
  5012. * @cfg: ini parameter handle
  5013. *
  5014. * Return: status
  5015. */
  5016. #ifdef WDS_VENDOR_EXTENSION
  5017. void
  5018. dp_txrx_set_wds_rx_policy(
  5019. struct cdp_vdev *vdev_handle,
  5020. u_int32_t val)
  5021. {
  5022. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5023. struct dp_peer *peer;
  5024. if (vdev->opmode == wlan_op_mode_ap) {
  5025. /* for ap, set it on bss_peer */
  5026. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5027. if (peer->bss_peer) {
  5028. peer->wds_ecm.wds_rx_filter = 1;
  5029. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5030. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5031. break;
  5032. }
  5033. }
  5034. } else if (vdev->opmode == wlan_op_mode_sta) {
  5035. peer = TAILQ_FIRST(&vdev->peer_list);
  5036. peer->wds_ecm.wds_rx_filter = 1;
  5037. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5038. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5039. }
  5040. }
  5041. /**
  5042. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  5043. *
  5044. * @peer_handle - datapath peer handle
  5045. * @wds_tx_ucast: policy for unicast transmission
  5046. * @wds_tx_mcast: policy for multicast transmission
  5047. *
  5048. * Return: void
  5049. */
  5050. void
  5051. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  5052. int wds_tx_ucast, int wds_tx_mcast)
  5053. {
  5054. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5055. if (wds_tx_ucast || wds_tx_mcast) {
  5056. peer->wds_enabled = 1;
  5057. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  5058. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  5059. } else {
  5060. peer->wds_enabled = 0;
  5061. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  5062. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  5063. }
  5064. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5065. FL("Policy Update set to :\
  5066. peer->wds_enabled %d\
  5067. peer->wds_ecm.wds_tx_ucast_4addr %d\
  5068. peer->wds_ecm.wds_tx_mcast_4addr %d\n"),
  5069. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  5070. peer->wds_ecm.wds_tx_mcast_4addr);
  5071. return;
  5072. }
  5073. #endif
  5074. static struct cdp_wds_ops dp_ops_wds = {
  5075. .vdev_set_wds = dp_vdev_set_wds,
  5076. #ifdef WDS_VENDOR_EXTENSION
  5077. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  5078. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  5079. #endif
  5080. };
  5081. /*
  5082. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  5083. * @soc - datapath soc handle
  5084. * @peer - datapath peer handle
  5085. *
  5086. * Delete the AST entries belonging to a peer
  5087. */
  5088. #ifdef FEATURE_WDS
  5089. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  5090. struct dp_peer *peer)
  5091. {
  5092. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  5093. qdf_spin_lock_bh(&soc->ast_lock);
  5094. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry) {
  5095. if (ast_entry->next_hop) {
  5096. soc->cdp_soc.ol_ops->peer_del_wds_entry(
  5097. peer->vdev->osif_vdev,
  5098. ast_entry->mac_addr.raw);
  5099. }
  5100. dp_peer_del_ast(soc, ast_entry);
  5101. }
  5102. qdf_spin_unlock_bh(&soc->ast_lock);
  5103. }
  5104. #else
  5105. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  5106. struct dp_peer *peer)
  5107. {
  5108. }
  5109. #endif
  5110. /*
  5111. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  5112. * @vdev_handle - datapath vdev handle
  5113. * @callback - callback function
  5114. * @ctxt: callback context
  5115. *
  5116. */
  5117. static void
  5118. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  5119. ol_txrx_data_tx_cb callback, void *ctxt)
  5120. {
  5121. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5122. vdev->tx_non_std_data_callback.func = callback;
  5123. vdev->tx_non_std_data_callback.ctxt = ctxt;
  5124. }
  5125. #ifdef CONFIG_WIN
  5126. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  5127. {
  5128. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  5129. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  5130. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  5131. dp_peer_delete_ast_entries(soc, peer);
  5132. }
  5133. #endif
  5134. static struct cdp_cmn_ops dp_ops_cmn = {
  5135. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  5136. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  5137. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  5138. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  5139. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  5140. .txrx_peer_create = dp_peer_create_wifi3,
  5141. .txrx_peer_setup = dp_peer_setup_wifi3,
  5142. #ifdef CONFIG_WIN
  5143. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  5144. #else
  5145. .txrx_peer_teardown = NULL,
  5146. #endif
  5147. .txrx_peer_delete = dp_peer_delete_wifi3,
  5148. .txrx_vdev_register = dp_vdev_register_wifi3,
  5149. .txrx_soc_detach = dp_soc_detach_wifi3,
  5150. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  5151. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  5152. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  5153. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  5154. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  5155. .delba_process = dp_delba_process_wifi3,
  5156. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  5157. .flush_cache_rx_queue = NULL,
  5158. /* TODO: get API's for dscp-tid need to be added*/
  5159. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  5160. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  5161. .txrx_stats = dp_txrx_stats,
  5162. .txrx_stats_request = dp_txrx_stats_request,
  5163. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  5164. .display_stats = dp_txrx_dump_stats,
  5165. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  5166. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  5167. #ifdef DP_INTR_POLL_BASED
  5168. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  5169. #else
  5170. .txrx_intr_attach = dp_soc_interrupt_attach,
  5171. #endif
  5172. .txrx_intr_detach = dp_soc_interrupt_detach,
  5173. .set_pn_check = dp_set_pn_check_wifi3,
  5174. .update_config_parameters = dp_update_config_parameters,
  5175. /* TODO: Add other functions */
  5176. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set
  5177. };
  5178. static struct cdp_ctrl_ops dp_ops_ctrl = {
  5179. .txrx_peer_authorize = dp_peer_authorize,
  5180. #ifdef QCA_SUPPORT_SON
  5181. .txrx_set_inact_params = dp_set_inact_params,
  5182. .txrx_start_inact_timer = dp_start_inact_timer,
  5183. .txrx_set_overload = dp_set_overload,
  5184. .txrx_peer_is_inact = dp_peer_is_inact,
  5185. .txrx_mark_peer_inact = dp_mark_peer_inact,
  5186. #endif
  5187. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  5188. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  5189. #ifdef MESH_MODE_SUPPORT
  5190. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  5191. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  5192. #endif
  5193. .txrx_set_vdev_param = dp_set_vdev_param,
  5194. .txrx_peer_set_nawds = dp_peer_set_nawds,
  5195. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  5196. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  5197. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  5198. .txrx_update_filter_neighbour_peers =
  5199. dp_update_filter_neighbour_peers,
  5200. .txrx_get_sec_type = dp_get_sec_type,
  5201. /* TODO: Add other functions */
  5202. .txrx_wdi_event_sub = dp_wdi_event_sub,
  5203. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  5204. #ifdef WDI_EVENT_ENABLE
  5205. .txrx_get_pldev = dp_get_pldev,
  5206. #endif
  5207. .txrx_set_pdev_param = dp_set_pdev_param,
  5208. };
  5209. static struct cdp_me_ops dp_ops_me = {
  5210. #ifdef ATH_SUPPORT_IQUE
  5211. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  5212. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  5213. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  5214. #endif
  5215. };
  5216. static struct cdp_mon_ops dp_ops_mon = {
  5217. .txrx_monitor_set_filter_ucast_data = NULL,
  5218. .txrx_monitor_set_filter_mcast_data = NULL,
  5219. .txrx_monitor_set_filter_non_data = NULL,
  5220. .txrx_monitor_get_filter_ucast_data = NULL,
  5221. .txrx_monitor_get_filter_mcast_data = NULL,
  5222. .txrx_monitor_get_filter_non_data = NULL,
  5223. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  5224. /* Added support for HK advance filter */
  5225. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  5226. };
  5227. static struct cdp_host_stats_ops dp_ops_host_stats = {
  5228. .txrx_per_peer_stats = dp_get_host_peer_stats,
  5229. .get_fw_peer_stats = dp_get_fw_peer_stats,
  5230. .get_htt_stats = dp_get_htt_stats,
  5231. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  5232. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  5233. /* TODO */
  5234. };
  5235. static struct cdp_raw_ops dp_ops_raw = {
  5236. /* TODO */
  5237. };
  5238. #ifdef CONFIG_WIN
  5239. static struct cdp_pflow_ops dp_ops_pflow = {
  5240. /* TODO */
  5241. };
  5242. #endif /* CONFIG_WIN */
  5243. #ifdef FEATURE_RUNTIME_PM
  5244. /**
  5245. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  5246. * @opaque_pdev: DP pdev context
  5247. *
  5248. * DP is ready to runtime suspend if there are no pending TX packets.
  5249. *
  5250. * Return: QDF_STATUS
  5251. */
  5252. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  5253. {
  5254. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5255. struct dp_soc *soc = pdev->soc;
  5256. /* Call DP TX flow control API to check if there is any
  5257. pending packets */
  5258. if (soc->intr_mode == DP_INTR_POLL)
  5259. qdf_timer_stop(&soc->int_timer);
  5260. return QDF_STATUS_SUCCESS;
  5261. }
  5262. /**
  5263. * dp_runtime_resume() - ensure DP is ready to runtime resume
  5264. * @opaque_pdev: DP pdev context
  5265. *
  5266. * Resume DP for runtime PM.
  5267. *
  5268. * Return: QDF_STATUS
  5269. */
  5270. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  5271. {
  5272. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5273. struct dp_soc *soc = pdev->soc;
  5274. void *hal_srng;
  5275. int i;
  5276. if (soc->intr_mode == DP_INTR_POLL)
  5277. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  5278. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  5279. hal_srng = soc->tcl_data_ring[i].hal_srng;
  5280. if (hal_srng) {
  5281. /* We actually only need to acquire the lock */
  5282. hal_srng_access_start(soc->hal_soc, hal_srng);
  5283. /* Update SRC ring head pointer for HW to send
  5284. all pending packets */
  5285. hal_srng_access_end(soc->hal_soc, hal_srng);
  5286. }
  5287. }
  5288. return QDF_STATUS_SUCCESS;
  5289. }
  5290. #endif /* FEATURE_RUNTIME_PM */
  5291. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  5292. {
  5293. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5294. struct dp_soc *soc = pdev->soc;
  5295. if (soc->intr_mode == DP_INTR_POLL)
  5296. qdf_timer_stop(&soc->int_timer);
  5297. return QDF_STATUS_SUCCESS;
  5298. }
  5299. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  5300. {
  5301. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5302. struct dp_soc *soc = pdev->soc;
  5303. if (soc->intr_mode == DP_INTR_POLL)
  5304. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  5305. return QDF_STATUS_SUCCESS;
  5306. }
  5307. #ifndef CONFIG_WIN
  5308. static struct cdp_misc_ops dp_ops_misc = {
  5309. .tx_non_std = dp_tx_non_std,
  5310. .get_opmode = dp_get_opmode,
  5311. #ifdef FEATURE_RUNTIME_PM
  5312. .runtime_suspend = dp_runtime_suspend,
  5313. .runtime_resume = dp_runtime_resume,
  5314. #endif /* FEATURE_RUNTIME_PM */
  5315. .pkt_log_init = dp_pkt_log_init,
  5316. .pkt_log_con_service = dp_pkt_log_con_service,
  5317. };
  5318. static struct cdp_flowctl_ops dp_ops_flowctl = {
  5319. /* WIFI 3.0 DP implement as required. */
  5320. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5321. .register_pause_cb = dp_txrx_register_pause_cb,
  5322. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  5323. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  5324. };
  5325. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  5326. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5327. };
  5328. #ifdef IPA_OFFLOAD
  5329. static struct cdp_ipa_ops dp_ops_ipa = {
  5330. .ipa_get_resource = dp_ipa_get_resource,
  5331. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  5332. .ipa_op_response = dp_ipa_op_response,
  5333. .ipa_register_op_cb = dp_ipa_register_op_cb,
  5334. .ipa_get_stat = dp_ipa_get_stat,
  5335. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  5336. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  5337. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  5338. .ipa_setup = dp_ipa_setup,
  5339. .ipa_cleanup = dp_ipa_cleanup,
  5340. .ipa_setup_iface = dp_ipa_setup_iface,
  5341. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  5342. .ipa_enable_pipes = dp_ipa_enable_pipes,
  5343. .ipa_disable_pipes = dp_ipa_disable_pipes,
  5344. .ipa_set_perf_level = dp_ipa_set_perf_level
  5345. };
  5346. #endif
  5347. static struct cdp_bus_ops dp_ops_bus = {
  5348. .bus_suspend = dp_bus_suspend,
  5349. .bus_resume = dp_bus_resume
  5350. };
  5351. static struct cdp_ocb_ops dp_ops_ocb = {
  5352. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5353. };
  5354. static struct cdp_throttle_ops dp_ops_throttle = {
  5355. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5356. };
  5357. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  5358. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5359. };
  5360. static struct cdp_cfg_ops dp_ops_cfg = {
  5361. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5362. };
  5363. /*
  5364. * dp_wrapper_peer_get_ref_by_addr - wrapper function to get to peer
  5365. * @dev: physical device instance
  5366. * @peer_mac_addr: peer mac address
  5367. * @local_id: local id for the peer
  5368. * @debug_id: to track enum peer access
  5369. * Return: peer instance pointer
  5370. */
  5371. static inline void *
  5372. dp_wrapper_peer_get_ref_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  5373. u8 *local_id,
  5374. enum peer_debug_id_type debug_id)
  5375. {
  5376. /*
  5377. * Currently this function does not implement the "get ref"
  5378. * functionality and is mapped to dp_find_peer_by_addr which does not
  5379. * increment the peer ref count. So the peer state is uncertain after
  5380. * calling this API. The functionality needs to be implemented.
  5381. * Accordingly the corresponding release_ref function is NULL.
  5382. */
  5383. return dp_find_peer_by_addr(dev, peer_mac_addr, local_id);
  5384. }
  5385. static struct cdp_peer_ops dp_ops_peer = {
  5386. .register_peer = dp_register_peer,
  5387. .clear_peer = dp_clear_peer,
  5388. .find_peer_by_addr = dp_find_peer_by_addr,
  5389. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  5390. .peer_get_ref_by_addr = dp_wrapper_peer_get_ref_by_addr,
  5391. .peer_release_ref = NULL,
  5392. .local_peer_id = dp_local_peer_id,
  5393. .peer_find_by_local_id = dp_peer_find_by_local_id,
  5394. .peer_state_update = dp_peer_state_update,
  5395. .get_vdevid = dp_get_vdevid,
  5396. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  5397. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  5398. .get_vdev_for_peer = dp_get_vdev_for_peer,
  5399. .get_peer_state = dp_get_peer_state,
  5400. .last_assoc_received = dp_get_last_assoc_received,
  5401. .last_disassoc_received = dp_get_last_disassoc_received,
  5402. .last_deauth_received = dp_get_last_deauth_received,
  5403. };
  5404. #endif
  5405. static struct cdp_ops dp_txrx_ops = {
  5406. .cmn_drv_ops = &dp_ops_cmn,
  5407. .ctrl_ops = &dp_ops_ctrl,
  5408. .me_ops = &dp_ops_me,
  5409. .mon_ops = &dp_ops_mon,
  5410. .host_stats_ops = &dp_ops_host_stats,
  5411. .wds_ops = &dp_ops_wds,
  5412. .raw_ops = &dp_ops_raw,
  5413. #ifdef CONFIG_WIN
  5414. .pflow_ops = &dp_ops_pflow,
  5415. #endif /* CONFIG_WIN */
  5416. #ifndef CONFIG_WIN
  5417. .misc_ops = &dp_ops_misc,
  5418. .cfg_ops = &dp_ops_cfg,
  5419. .flowctl_ops = &dp_ops_flowctl,
  5420. .l_flowctl_ops = &dp_ops_l_flowctl,
  5421. #ifdef IPA_OFFLOAD
  5422. .ipa_ops = &dp_ops_ipa,
  5423. #endif
  5424. .bus_ops = &dp_ops_bus,
  5425. .ocb_ops = &dp_ops_ocb,
  5426. .peer_ops = &dp_ops_peer,
  5427. .throttle_ops = &dp_ops_throttle,
  5428. .mob_stats_ops = &dp_ops_mob_stats,
  5429. #endif
  5430. };
  5431. /*
  5432. * dp_soc_set_txrx_ring_map()
  5433. * @dp_soc: DP handler for soc
  5434. *
  5435. * Return: Void
  5436. */
  5437. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  5438. {
  5439. uint32_t i;
  5440. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  5441. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  5442. }
  5443. }
  5444. /*
  5445. * dp_soc_attach_wifi3() - Attach txrx SOC
  5446. * @osif_soc: Opaque SOC handle from OSIF/HDD
  5447. * @htc_handle: Opaque HTC handle
  5448. * @hif_handle: Opaque HIF handle
  5449. * @qdf_osdev: QDF device
  5450. *
  5451. * Return: DP SOC handle on success, NULL on failure
  5452. */
  5453. /*
  5454. * Local prototype added to temporarily address warning caused by
  5455. * -Wmissing-prototypes. A more correct solution, namely to expose
  5456. * a prototype in an appropriate header file, will come later.
  5457. */
  5458. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  5459. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  5460. struct ol_if_ops *ol_ops, struct wlan_objmgr_psoc *psoc);
  5461. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  5462. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  5463. struct ol_if_ops *ol_ops, struct wlan_objmgr_psoc *psoc)
  5464. {
  5465. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  5466. if (!soc) {
  5467. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5468. FL("DP SOC memory allocation failed"));
  5469. goto fail0;
  5470. }
  5471. soc->cdp_soc.ops = &dp_txrx_ops;
  5472. soc->cdp_soc.ol_ops = ol_ops;
  5473. soc->osif_soc = osif_soc;
  5474. soc->osdev = qdf_osdev;
  5475. soc->hif_handle = hif_handle;
  5476. soc->psoc = psoc;
  5477. soc->hal_soc = hif_get_hal_handle(hif_handle);
  5478. soc->htt_handle = htt_soc_attach(soc, osif_soc, htc_handle,
  5479. soc->hal_soc, qdf_osdev);
  5480. if (!soc->htt_handle) {
  5481. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5482. FL("HTT attach failed"));
  5483. goto fail1;
  5484. }
  5485. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  5486. if (!soc->wlan_cfg_ctx) {
  5487. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5488. FL("wlan_cfg_soc_attach failed"));
  5489. goto fail2;
  5490. }
  5491. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx, rx_hash);
  5492. soc->cce_disable = false;
  5493. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  5494. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->osif_soc,
  5495. CDP_CFG_MAX_PEER_ID);
  5496. if (ret != -EINVAL) {
  5497. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  5498. }
  5499. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->osif_soc,
  5500. CDP_CFG_CCE_DISABLE);
  5501. if (ret)
  5502. soc->cce_disable = true;
  5503. }
  5504. qdf_spinlock_create(&soc->peer_ref_mutex);
  5505. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  5506. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  5507. /* fill the tx/rx cpu ring map*/
  5508. dp_soc_set_txrx_ring_map(soc);
  5509. qdf_spinlock_create(&soc->htt_stats.lock);
  5510. /* initialize work queue for stats processing */
  5511. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  5512. return (void *)soc;
  5513. fail2:
  5514. htt_soc_detach(soc->htt_handle);
  5515. fail1:
  5516. qdf_mem_free(soc);
  5517. fail0:
  5518. return NULL;
  5519. }
  5520. /*
  5521. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  5522. *
  5523. * @soc: handle to DP soc
  5524. * @mac_id: MAC id
  5525. *
  5526. * Return: Return pdev corresponding to MAC
  5527. */
  5528. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  5529. {
  5530. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  5531. return soc->pdev_list[mac_id];
  5532. /* Typically for MCL as there only 1 PDEV*/
  5533. return soc->pdev_list[0];
  5534. }
  5535. /*
  5536. * dp_get_ring_id_for_mac_id() - Return pdev for mac_id
  5537. *
  5538. * @soc: handle to DP soc
  5539. * @mac_id: MAC id
  5540. *
  5541. * Return: ring id
  5542. */
  5543. int dp_get_ring_id_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  5544. {
  5545. /*
  5546. * Single pdev using both MACs will operate on both MAC rings,
  5547. * which is the case for MCL.
  5548. */
  5549. if (!wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  5550. return mac_id;
  5551. /* For WIN each PDEV will operate one ring, so index is zero. */
  5552. return 0;
  5553. }
  5554. /*
  5555. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  5556. * @soc: DP SoC context
  5557. * @max_mac_rings: No of MAC rings
  5558. *
  5559. * Return: None
  5560. */
  5561. static
  5562. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  5563. int *max_mac_rings)
  5564. {
  5565. bool dbs_enable = false;
  5566. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  5567. dbs_enable = soc->cdp_soc.ol_ops->
  5568. is_hw_dbs_2x2_capable(soc->psoc);
  5569. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  5570. }
  5571. /*
  5572. * dp_set_pktlog_wifi3() - attach txrx vdev
  5573. * @pdev: Datapath PDEV handle
  5574. * @event: which event's notifications are being subscribed to
  5575. * @enable: WDI event subscribe or not. (True or False)
  5576. *
  5577. * Return: Success, NULL on failure
  5578. */
  5579. #ifdef WDI_EVENT_ENABLE
  5580. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  5581. bool enable)
  5582. {
  5583. struct dp_soc *soc = pdev->soc;
  5584. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5585. int max_mac_rings = wlan_cfg_get_num_mac_rings
  5586. (pdev->wlan_cfg_ctx);
  5587. uint8_t mac_id = 0;
  5588. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  5589. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  5590. FL("Max_mac_rings %d \n"),
  5591. max_mac_rings);
  5592. if (enable) {
  5593. switch (event) {
  5594. case WDI_EVENT_RX_DESC:
  5595. if (pdev->monitor_vdev) {
  5596. /* Nothing needs to be done if monitor mode is
  5597. * enabled
  5598. */
  5599. return 0;
  5600. }
  5601. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  5602. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  5603. htt_tlv_filter.mpdu_start = 1;
  5604. htt_tlv_filter.msdu_start = 1;
  5605. htt_tlv_filter.msdu_end = 1;
  5606. htt_tlv_filter.mpdu_end = 1;
  5607. htt_tlv_filter.packet_header = 1;
  5608. htt_tlv_filter.attention = 1;
  5609. htt_tlv_filter.ppdu_start = 1;
  5610. htt_tlv_filter.ppdu_end = 1;
  5611. htt_tlv_filter.ppdu_end_user_stats = 1;
  5612. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5613. htt_tlv_filter.ppdu_end_status_done = 1;
  5614. htt_tlv_filter.enable_fp = 1;
  5615. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5616. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5617. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5618. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5619. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5620. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5621. for (mac_id = 0; mac_id < max_mac_rings;
  5622. mac_id++) {
  5623. htt_h2t_rx_ring_cfg(soc->htt_handle,
  5624. pdev->pdev_id + mac_id,
  5625. pdev->rxdma_mon_status_ring
  5626. .hal_srng,
  5627. RXDMA_MONITOR_STATUS,
  5628. RX_BUFFER_SIZE,
  5629. &htt_tlv_filter);
  5630. }
  5631. if (soc->reap_timer_init)
  5632. qdf_timer_mod(&soc->mon_reap_timer,
  5633. DP_INTR_POLL_TIMER_MS);
  5634. }
  5635. break;
  5636. case WDI_EVENT_LITE_RX:
  5637. if (pdev->monitor_vdev) {
  5638. /* Nothing needs to be done if monitor mode is
  5639. * enabled
  5640. */
  5641. return 0;
  5642. }
  5643. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  5644. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  5645. htt_tlv_filter.ppdu_start = 1;
  5646. htt_tlv_filter.ppdu_end = 1;
  5647. htt_tlv_filter.ppdu_end_user_stats = 1;
  5648. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5649. htt_tlv_filter.ppdu_end_status_done = 1;
  5650. htt_tlv_filter.mpdu_start = 1;
  5651. htt_tlv_filter.enable_fp = 1;
  5652. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5653. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5654. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5655. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5656. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5657. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5658. for (mac_id = 0; mac_id < max_mac_rings;
  5659. mac_id++) {
  5660. htt_h2t_rx_ring_cfg(soc->htt_handle,
  5661. pdev->pdev_id + mac_id,
  5662. pdev->rxdma_mon_status_ring
  5663. .hal_srng,
  5664. RXDMA_MONITOR_STATUS,
  5665. RX_BUFFER_SIZE_PKTLOG_LITE,
  5666. &htt_tlv_filter);
  5667. }
  5668. if (soc->reap_timer_init)
  5669. qdf_timer_mod(&soc->mon_reap_timer,
  5670. DP_INTR_POLL_TIMER_MS);
  5671. }
  5672. break;
  5673. case WDI_EVENT_LITE_T2H:
  5674. if (pdev->monitor_vdev) {
  5675. /* Nothing needs to be done if monitor mode is
  5676. * enabled
  5677. */
  5678. return 0;
  5679. }
  5680. /* To enable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  5681. * passing value 0xffff. Once these macros will define
  5682. * in htt header file will use proper macros
  5683. */
  5684. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  5685. dp_h2t_cfg_stats_msg_send(pdev, 0xffff,
  5686. pdev->pdev_id + mac_id);
  5687. }
  5688. break;
  5689. default:
  5690. /* Nothing needs to be done for other pktlog types */
  5691. break;
  5692. }
  5693. } else {
  5694. switch (event) {
  5695. case WDI_EVENT_RX_DESC:
  5696. case WDI_EVENT_LITE_RX:
  5697. if (pdev->monitor_vdev) {
  5698. /* Nothing needs to be done if monitor mode is
  5699. * enabled
  5700. */
  5701. return 0;
  5702. }
  5703. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  5704. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  5705. for (mac_id = 0; mac_id < max_mac_rings;
  5706. mac_id++) {
  5707. htt_h2t_rx_ring_cfg(soc->htt_handle,
  5708. pdev->pdev_id + mac_id,
  5709. pdev->rxdma_mon_status_ring
  5710. .hal_srng,
  5711. RXDMA_MONITOR_STATUS,
  5712. RX_BUFFER_SIZE,
  5713. &htt_tlv_filter);
  5714. }
  5715. if (soc->reap_timer_init)
  5716. qdf_timer_stop(&soc->mon_reap_timer);
  5717. }
  5718. break;
  5719. case WDI_EVENT_LITE_T2H:
  5720. if (pdev->monitor_vdev) {
  5721. /* Nothing needs to be done if monitor mode is
  5722. * enabled
  5723. */
  5724. return 0;
  5725. }
  5726. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  5727. * passing value 0. Once these macros will define in htt
  5728. * header file will use proper macros
  5729. */
  5730. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  5731. dp_h2t_cfg_stats_msg_send(pdev, 0,
  5732. pdev->pdev_id + mac_id);
  5733. }
  5734. break;
  5735. default:
  5736. /* Nothing needs to be done for other pktlog types */
  5737. break;
  5738. }
  5739. }
  5740. return 0;
  5741. }
  5742. #endif
  5743. #ifdef CONFIG_MCL
  5744. /*
  5745. * dp_service_mon_rings()- timer to reap monitor rings
  5746. * reqd as we are not getting ppdu end interrupts
  5747. * @arg: SoC Handle
  5748. *
  5749. * Return:
  5750. *
  5751. */
  5752. static void dp_service_mon_rings(void *arg)
  5753. {
  5754. struct dp_soc *soc = (struct dp_soc *) arg;
  5755. int ring = 0, work_done;
  5756. work_done = dp_mon_process(soc, ring, QCA_NAPI_BUDGET);
  5757. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  5758. FL("Reaped %d descs from Monitor rings"), work_done);
  5759. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  5760. }
  5761. #ifndef REMOVE_PKT_LOG
  5762. /**
  5763. * dp_pkt_log_init() - API to initialize packet log
  5764. * @ppdev: physical device handle
  5765. * @scn: HIF context
  5766. *
  5767. * Return: none
  5768. */
  5769. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  5770. {
  5771. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  5772. if (handle->pkt_log_init) {
  5773. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5774. "%s: Packet log not initialized", __func__);
  5775. return;
  5776. }
  5777. pktlog_sethandle(&handle->pl_dev, scn);
  5778. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  5779. if (pktlogmod_init(scn)) {
  5780. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5781. "%s: pktlogmod_init failed", __func__);
  5782. handle->pkt_log_init = false;
  5783. } else {
  5784. handle->pkt_log_init = true;
  5785. }
  5786. }
  5787. /**
  5788. * dp_pkt_log_con_service() - connect packet log service
  5789. * @ppdev: physical device handle
  5790. * @scn: device context
  5791. *
  5792. * Return: none
  5793. */
  5794. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  5795. {
  5796. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  5797. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  5798. pktlog_htc_attach();
  5799. }
  5800. /**
  5801. * dp_pktlogmod_exit() - API to cleanup pktlog info
  5802. * @handle: Pdev handle
  5803. *
  5804. * Return: none
  5805. */
  5806. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  5807. {
  5808. void *scn = (void *)handle->soc->hif_handle;
  5809. if (!scn) {
  5810. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5811. "%s: Invalid hif(scn) handle", __func__);
  5812. return;
  5813. }
  5814. pktlogmod_exit(scn);
  5815. handle->pkt_log_init = false;
  5816. }
  5817. #endif
  5818. #else
  5819. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  5820. #endif