lahaina-port-config.h 3.6 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (c) 2018-2021, The Linux Foundation. All rights reserved.
  4. */
  5. #ifndef _LAHAINA_PORT_CONFIG
  6. #define _LAHAINA_PORT_CONFIG
  7. #include <soc/swr-common.h>
  8. #include <soc/soundwire.h>
  9. #define WSA_MSTR_PORT_MASK 0xFF
  10. /*
  11. * Add port configuration in the format
  12. *{ si, off1, off2, hstart, hstop, wd_len, bp_mode, bgp_ctrl, lane_ctrl, dir,
  13. * stream_type}
  14. */
  15. static struct port_params wsa_frame_params_default[SWR_MSTR_PORT_LEN] = {
  16. {7, 1, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00},
  17. {31, 2, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00},
  18. {63, 12, 31, 0xFF, 0xFF, 0xFF, 0x1, 0xFF, 0xFF, 0x00, 0x00},
  19. {7, 6, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00},
  20. {31, 18, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00},
  21. {63, 13, 31, 0xFF, 0xFF, 0xFF, 0x1, 0xFF, 0xFF, 0x00, 0x00},
  22. {15, 7, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00},
  23. {15, 10, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00},
  24. };
  25. static struct port_params wsa_frame_params_receiver[SWR_MSTR_PORT_LEN] = {
  26. {3, 1, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00},
  27. {31, 2, 3, 0xFF, 0xFF, 0xFF, 0x1, 0xFF, 0xFF, 0x00, 0x00},
  28. {63, 7, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00},
  29. {3, 6, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00},
  30. {31, 18, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00},
  31. {63, 13, 31, 0xFF, 0xFF, 0xFF, 0x1, 0xFF, 0xFF, 0x00, 0x00},
  32. {15, 3, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00},
  33. {15, 10, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x00},
  34. };
  35. static struct port_params rx_frame_params_dsd[SWR_MSTR_PORT_LEN] = {
  36. {3, 0, 0, 0xFF, 0xFF, 1, 0xFF, 0xFF, 1, 0x00, 0x00},
  37. {31, 0, 0, 3, 6, 7, 0, 0xFF, 0, 0x00, 0x00},
  38. {31, 11, 11, 0xFF, 0xFF, 4, 1, 0xFF, 0, 0x00, 0x00},
  39. {7, 9, 0, 0xFF, 0xFF, 0xFF, 0xFF, 1, 0, 0x00, 0x00},
  40. {3, 1, 0, 0xFF, 0xFF, 0xFF, 0xFF, 3, 0, 0x00, 0x00},
  41. };
  42. /* Headset + PCM Haptics */
  43. static struct port_params rx_frame_params_default[SWR_MSTR_PORT_LEN] = {
  44. {3, 0, 0, 0xFF, 0xFF, 1, 0xFF, 0xFF, 1, 0x00, 0x00}, /* HPH/EAR */
  45. {31, 0, 0, 3, 6, 7, 0, 0xFF, 0, 0x00, 0x00}, /* HPH_CLH */
  46. {31, 11, 11, 0xFF, 0xFF, 4, 1, 0xFF, 0, 0x00, 0x00}, /* HPH_CMP */
  47. {7, 1, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0x00, 0x00}, /* LO/AUX */
  48. {0, 0, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0, 0x00, 0x00}, /* DSD */
  49. {0x18F, 0, 0, 0x8, 0x8, 0x0F, 0x00, 0, 0, 0x00, 0x01}, /* PCM_OUT */
  50. };
  51. /* Headset(44.1K) + PCM Haptics */
  52. static struct port_params rx_frame_params_44p1KHz[SWR_MSTR_PORT_LEN] = {
  53. {3, 0, 0, 0xFF, 0xFF, 1, 0xFF, 0xFF, 1, 0x00, 0x00}, /* HPH/EAR */
  54. {63, 0, 0, 3, 6, 7, 0, 0xFF, 0, 0x00, 0x00}, /* HPH_CLH */
  55. {31, 11, 11, 0xFF, 0xFF, 4, 1, 0xFF, 0, 0x00, 0x00}, /* HPH_CMP */
  56. {3, 1, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0x01, 0, 0x00, 0x00}, /* LO/AUX */
  57. {0, 0, 0, 0xFF, 0xFF, 0xFF, 0xFF, 0, 0, 0x00, 0x00}, /* DSD */
  58. {0x1FF, 0, 0, 0x8, 0x8, 0x0F, 0, 0, 0, 0x00, 0x01}, /* PCM_OUT */
  59. };
  60. static struct swr_mstr_port_map sm_port_map[] = {
  61. {RX_MACRO, SWR_UC0, rx_frame_params_default},
  62. {RX_MACRO, SWR_UC1, rx_frame_params_dsd},
  63. {RX_MACRO, SWR_UC2, rx_frame_params_44p1KHz},
  64. {WSA_MACRO, SWR_UC0, wsa_frame_params_default},
  65. {WSA_MACRO, SWR_UC1, wsa_frame_params_receiver},
  66. };
  67. static struct swr_mstr_port_map sm_port_map_shima[] = {
  68. {RX_MACRO, SWR_UC0, rx_frame_params_default},
  69. {RX_MACRO, SWR_UC1, rx_frame_params_dsd},
  70. {RX_MACRO, SWR_UC2, rx_frame_params_44p1KHz},
  71. {WSA_MACRO, SWR_UC0, wsa_frame_params_default},
  72. {WSA_MACRO, SWR_UC1, wsa_frame_params_receiver},
  73. };
  74. #endif /* _LAHAINA_PORT_CONFIG */