wcd9378.c 133 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277427842794280428142824283428442854286428742884289429042914292429342944295429642974298429943004301430243034304430543064307430843094310431143124313431443154316431743184319432043214322432343244325432643274328432943304331433243334334433543364337433843394340434143424343434443454346434743484349435043514352435343544355435643574358435943604361436243634364436543664367436843694370437143724373437443754376437743784379438043814382438343844385438643874388438943904391439243934394439543964397439843994400440144024403440444054406440744084409441044114412441344144415441644174418441944204421442244234424442544264427442844294430443144324433443444354436443744384439444044414442444344444445444644474448444944504451445244534454445544564457445844594460446144624463446444654466446744684469447044714472447344744475447644774478447944804481448244834484448544864487448844894490449144924493449444954496449744984499450045014502450345044505450645074508450945104511451245134514451545164517451845194520452145224523452445254526452745284529453045314532453345344535453645374538453945404541454245434544454545464547454845494550455145524553455445554556455745584559456045614562456345644565456645674568456945704571457245734574457545764577457845794580458145824583458445854586458745884589459045914592459345944595459645974598459946004601460246034604460546064607460846094610461146124613461446154616461746184619462046214622462346244625462646274628462946304631463246334634463546364637463846394640464146424643464446454646464746484649465046514652465346544655465646574658465946604661466246634664466546664667466846694670467146724673467446754676467746784679468046814682468346844685468646874688468946904691469246934694469546964697
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2018-2021, The Linux Foundation. All rights reserved.
  4. * Copyright (c) 2022-2024 Qualcomm Innovation Center, Inc. All rights reserved.
  5. */
  6. #include <linux/module.h>
  7. #include <linux/slab.h>
  8. #include <linux/platform_device.h>
  9. #include <linux/device.h>
  10. #include <linux/delay.h>
  11. #include <linux/kernel.h>
  12. #include <sound/soc.h>
  13. #include <sound/tlv.h>
  14. #include <soc/soundwire.h>
  15. #include <linux/regmap.h>
  16. #include <sound/soc.h>
  17. #include <sound/soc-dapm.h>
  18. #include <asoc/msm-cdc-pinctrl.h>
  19. #include <asoc/msm-cdc-supply.h>
  20. #include <bindings/audio-codec-port-types.h>
  21. #include <linux/qti-regmap-debugfs.h>
  22. #include "wcd9378-reg-masks.h"
  23. #include "wcd9378.h"
  24. #include "internal.h"
  25. #include "asoc/bolero-slave-internal.h"
  26. #define NUM_SWRS_DT_PARAMS 5
  27. #define WCD9378_MOBILE_MODE 0x01
  28. #define WCD9378_VERSION_1_0 1
  29. #define WCD9378_VERSION_ENTRY_SIZE 32
  30. #define SWR_BASECLK_19P2MHZ (0x01)
  31. #define SWR_BASECLK_24P576MHZ (0x03)
  32. #define SWR_BASECLK_22P5792MHZ (0x04)
  33. #define SWR_CLKSCALE_DIV2 (0x02)
  34. #define ADC_MODE_VAL_HIFI 0x01
  35. #define ADC_MODE_VAL_NORMAL 0x03
  36. #define ADC_MODE_VAL_LP 0x05
  37. #define PWR_LEVEL_LOHIFI_VAL 0x00
  38. #define PWR_LEVEL_LP_VAL 0x01
  39. #define PWR_LEVEL_HIFI_VAL 0x02
  40. #define PWR_LEVEL_ULP_VAL 0x03
  41. #define WCD9378_MBQ_ENABLE_MASK 0x2000
  42. #define MICB_USAGE_VAL_DISABLE 0x00
  43. #define MICB_USAGE_VAL_PULL_DOWN 0x01
  44. #define MICB_USAGE_VAL_1P2V 0x02
  45. #define MICB_USAGE_VAL_1P8VORPULLUP 0x03
  46. #define MICB_USAGE_VAL_2P5V 0x04
  47. #define MICB_USAGE_VAL_2P75V 0x05
  48. #define MICB_USAGE_VAL_2P2V 0xF0
  49. #define MICB_USAGE_VAL_2P7V 0xF1
  50. #define MICB_USAGE_VAL_2P8V 0xF2
  51. #define MICB_USAGE_VAL_MICB1_TABLE_VAL 0xF3
  52. #define MICB_USAGE_VAL_MICB2_TABLE_VAL 0xF4
  53. #define MICB_USAGE_VAL_MICB3_TABLE_VAL 0xF5
  54. #define WCD_TX_SYS_USAGE_BIT_MASK (0xFC)
  55. #define WCD_RX_SYS_USAGE_BIT_MASK (0x1F00)
  56. #define MICB_NUM_MAX 3
  57. #define NUM_ATTEMPTS 20
  58. #define WCD9378_RATES (SNDRV_PCM_RATE_8000 | SNDRV_PCM_RATE_16000 |\
  59. SNDRV_PCM_RATE_32000 | SNDRV_PCM_RATE_48000 |\
  60. SNDRV_PCM_RATE_96000 | SNDRV_PCM_RATE_192000 |\
  61. SNDRV_PCM_RATE_384000)
  62. /* Fractional Rates */
  63. #define WCD9378_FRAC_RATES (SNDRV_PCM_RATE_44100 | SNDRV_PCM_RATE_88200 |\
  64. SNDRV_PCM_RATE_176400 | SNDRV_PCM_RATE_352800)
  65. #define WCD9378_FORMATS (SNDRV_PCM_FMTBIT_S16_LE |\
  66. SNDRV_PCM_FMTBIT_S24_LE |\
  67. SNDRV_PCM_FMTBIT_S24_3LE | SNDRV_PCM_FMTBIT_S32_LE)
  68. #define WCD9378_EAR_PA_GAIN_TLV(xname, reg, shift, max, invert, tlv_array) \
  69. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
  70. .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
  71. SNDRV_CTL_ELEM_ACCESS_READWRITE,\
  72. .tlv.p = (tlv_array), \
  73. .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
  74. .put = wcd9378_ear_pa_put_gain, \
  75. .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert, 0) }
  76. #define WCD9378_AUX_PA_GAIN_TLV(xname, reg, shift, max, invert, tlv_array) \
  77. { .iface = SNDRV_CTL_ELEM_IFACE_MIXER, .name = xname, \
  78. .access = SNDRV_CTL_ELEM_ACCESS_TLV_READ |\
  79. SNDRV_CTL_ELEM_ACCESS_READWRITE,\
  80. .tlv.p = (tlv_array), \
  81. .info = snd_soc_info_volsw, .get = snd_soc_get_volsw,\
  82. .put = wcd9378_aux_pa_put_gain, \
  83. .private_value = SOC_SINGLE_VALUE(reg, shift, max, invert, 0) }
  84. enum {
  85. CODEC_TX = 0,
  86. CODEC_RX,
  87. };
  88. enum {
  89. RX2_HP_MODE,
  90. RX2_NORMAL_MODE,
  91. };
  92. enum {
  93. CLASS_AB_EN = 0,
  94. TX1_FOR_JACK,
  95. TX2_AMIC4_EN,
  96. TX2_AMIC1_EN,
  97. TX1_AMIC3_EN,
  98. TX1_AMIC2_EN,
  99. TX0_AMIC2_EN,
  100. TX0_AMIC1_EN,
  101. RX2_EAR_EN,
  102. RX2_AUX_EN,
  103. RX1_AUX_EN,
  104. RX0_EAR_EN,
  105. RX0_RX1_HPH_EN,
  106. };
  107. enum {
  108. WCD_ADC1 = 0,
  109. WCD_ADC2,
  110. WCD_ADC3,
  111. WCD_ADC4,
  112. ALLOW_BUCK_DISABLE,
  113. HPH_COMP_DELAY,
  114. HPH_PA_DELAY,
  115. AMIC2_BCS_ENABLE,
  116. WCD_SUPPLIES_LPM_MODE,
  117. WCD_ADC1_MODE,
  118. WCD_ADC2_MODE,
  119. WCD_ADC3_MODE,
  120. WCD_ADC4_MODE,
  121. WCD_AUX_EN,
  122. WCD_EAR_EN,
  123. };
  124. enum {
  125. SYS_USAGE_0,
  126. SYS_USAGE_1,
  127. SYS_USAGE_2,
  128. SYS_USAGE_3,
  129. SYS_USAGE_4,
  130. SYS_USAGE_5,
  131. SYS_USAGE_6,
  132. SYS_USAGE_7,
  133. SYS_USAGE_8,
  134. SYS_USAGE_9,
  135. SYS_USAGE_10,
  136. SYS_USAGE_11,
  137. SYS_USAGE_12,
  138. SYS_USAGE_NUM,
  139. };
  140. enum {
  141. NO_MICB_USED,
  142. MICB1,
  143. MICB2,
  144. MICB3,
  145. MICB_NUM,
  146. };
  147. enum {
  148. ADC_MODE_INVALID = 0,
  149. ADC_MODE_HIFI,
  150. ADC_MODE_NORMAL,
  151. ADC_MODE_LP,
  152. };
  153. static const SNDRV_CTL_TLVD_DECLARE_DB_MINMAX(analog_gain, 0, 3000);
  154. static int wcd9378_reset(struct device *dev);
  155. static int wcd9378_reset_low(struct device *dev);
  156. static void wcd9378_class_load(struct snd_soc_component *component);
  157. /* sys_usage:
  158. * rx0_rx1_hph_en,
  159. * rx0_ear_en, rx1_aux_en, rx2_aux_en, rx2_ear_en,
  160. * tx0_amic1_en, tx0_amic2_en, tx1_amic2_en, tx1_amic3_en,
  161. * tx2_amic1_en, tx2_amic4_en, tx1_for_jack, class_ab_en;
  162. */
  163. static const int sys_usage[SYS_USAGE_NUM] = {
  164. [SYS_USAGE_0] = 0x0c95, /*0b0 1100 1001 0101*/
  165. [SYS_USAGE_1] = 0x12a7, /*0b1 0010 1010 0111*/
  166. [SYS_USAGE_2] = 0x0c99, /*0b0 1100 1001 1001*/
  167. [SYS_USAGE_3] = 0x1aab, /*0b1 1010 1010 1011*/
  168. [SYS_USAGE_4] = 0x0894, /*0b0 1000 1001 0100*/
  169. [SYS_USAGE_5] = 0x11a6, /*0b1 0001 1010 0110*/
  170. [SYS_USAGE_6] = 0x0898, /*0b0 1000 1001 1000*/
  171. [SYS_USAGE_7] = 0x11ab, /*0b1 0001 1010 1011*/
  172. [SYS_USAGE_8] = 0x126a, /*0b1 0010 0110 1010*/
  173. [SYS_USAGE_9] = 0x116b, /*0b1 0001 0110 1011*/
  174. [SYS_USAGE_10] = 0x1ca7, /*0b1 1100 1010 0111*/
  175. [SYS_USAGE_11] = 0x1195, /*0b1 0001 1001 0101*/
  176. [SYS_USAGE_12] = 0x1296, /*0b1 0010 1001 0101*/
  177. };
  178. static const struct regmap_irq wcd9378_regmap_irqs[WCD9378_NUM_IRQS] = {
  179. REGMAP_IRQ_REG(WCD9378_IRQ_MBHC_BUTTON_PRESS_DET, 0, 0x01),
  180. REGMAP_IRQ_REG(WCD9378_IRQ_MBHC_BUTTON_RELEASE_DET, 0, 0x02),
  181. REGMAP_IRQ_REG(WCD9378_IRQ_MBHC_ELECT_INS_REM_DET, 0, 0x04),
  182. REGMAP_IRQ_REG(WCD9378_IRQ_MBHC_ELECT_INS_REM_LEG_DET, 0, 0x08),
  183. REGMAP_IRQ_REG(WCD9378_IRQ_MBHC_SW_DET, 0, 0x10),
  184. REGMAP_IRQ_REG(WCD9378_IRQ_HPHR_OCP_INT, 0, 0x20),
  185. REGMAP_IRQ_REG(WCD9378_IRQ_HPHR_CNP_INT, 0, 0x40),
  186. REGMAP_IRQ_REG(WCD9378_IRQ_HPHL_OCP_INT, 0, 0x80),
  187. REGMAP_IRQ_REG(WCD9378_IRQ_HPHL_CNP_INT, 1, 0x01),
  188. REGMAP_IRQ_REG(WCD9378_IRQ_EAR_CNP_INT, 1, 0x02),
  189. REGMAP_IRQ_REG(WCD9378_IRQ_EAR_SCD_INT, 1, 0x04),
  190. REGMAP_IRQ_REG(WCD9378_IRQ_AUX_CNP_INT, 1, 0x08),
  191. REGMAP_IRQ_REG(WCD9378_IRQ_AUX_SCD_INT, 1, 0x10),
  192. REGMAP_IRQ_REG(WCD9378_IRQ_HPHL_PDM_WD_INT, 1, 0x20),
  193. REGMAP_IRQ_REG(WCD9378_IRQ_HPHR_PDM_WD_INT, 1, 0x40),
  194. REGMAP_IRQ_REG(WCD9378_IRQ_AUX_PDM_WD_INT, 1, 0x80),
  195. REGMAP_IRQ_REG(WCD9378_IRQ_LDORT_SCD_INT, 2, 0x01),
  196. REGMAP_IRQ_REG(WCD9378_IRQ_MBHC_MOISTURE_INT, 2, 0x02),
  197. REGMAP_IRQ_REG(WCD9378_IRQ_HPHL_SURGE_DET_INT, 2, 0x04),
  198. REGMAP_IRQ_REG(WCD9378_IRQ_HPHR_SURGE_DET_INT, 2, 0x08),
  199. REGMAP_IRQ_REG(WCD9378_IRQ_SAPU_PROT_MODE_CHG, 2, 0x40),
  200. };
  201. static int wcd9378_handle_post_irq(void *data)
  202. {
  203. struct wcd9378_priv *wcd9378 = data;
  204. u32 sts1 = 0, sts2 = 0, sts3 = 0;
  205. regmap_write(wcd9378->regmap, SWRS_SCP_SDCA_INTSTAT_1, 0xff);
  206. regmap_write(wcd9378->regmap, SWRS_SCP_SDCA_INTSTAT_2, 0xff);
  207. regmap_write(wcd9378->regmap, SWRS_SCP_SDCA_INTSTAT_3, 0xff);
  208. regmap_read(wcd9378->regmap, SWRS_SCP_SDCA_INTSTAT_1, &sts1);
  209. regmap_read(wcd9378->regmap, SWRS_SCP_SDCA_INTSTAT_2, &sts2);
  210. regmap_read(wcd9378->regmap, SWRS_SCP_SDCA_INTSTAT_3, &sts3);
  211. wcd9378->tx_swr_dev->slave_irq_pending =
  212. ((sts1 || sts2 || sts3) ? true : false);
  213. return IRQ_HANDLED;
  214. }
  215. static struct regmap_irq_chip wcd9378_regmap_irq_chip = {
  216. .name = "wcd9378",
  217. .irqs = wcd9378_regmap_irqs,
  218. .num_irqs = ARRAY_SIZE(wcd9378_regmap_irqs),
  219. .num_regs = 3,
  220. .status_base = SWRS_SCP_SDCA_INTSTAT_1,
  221. .unmask_base = SWRS_SCP_SDCA_INTMASK_1,
  222. .type_base = SWRS_SCP_SDCA_INTRTYPE_1,
  223. .ack_base = SWRS_SCP_SDCA_INTSTAT_1,
  224. .use_ack = 1,
  225. .runtime_pm = false,
  226. .handle_post_irq = wcd9378_handle_post_irq,
  227. .irq_drv_data = NULL,
  228. };
  229. static int wcd9378_swr_slv_get_current_bank(struct swr_device *dev, u8 devnum)
  230. {
  231. int ret = 0;
  232. int bank = 0;
  233. ret = swr_read(dev, devnum, SWR_SCP_CONTROL, &bank, 1);
  234. if (ret)
  235. return -EINVAL;
  236. return ((bank & 0x40) ? 1 : 0);
  237. }
  238. static int wcd9378_swr_reset_check(struct wcd9378_priv *wcd9378, int path)
  239. {
  240. if (((path == TX_PATH) &&
  241. (wcd9378->sys_usage_status & WCD_TX_SYS_USAGE_BIT_MASK)) ||
  242. ((path == RX_PATH) &&
  243. (wcd9378->sys_usage_status & WCD_RX_SYS_USAGE_BIT_MASK)))
  244. return false;
  245. return true;
  246. }
  247. static int wcd9378_swr_slvdev_datapath_control(struct device *dev,
  248. int path, bool enable)
  249. {
  250. struct wcd9378_priv *wcd9378 = NULL;
  251. struct swr_device *swr_dev = NULL;
  252. int bank = 0, ret = 0;
  253. u8 clk_rst = 0x00, scale_rst = 0x00;
  254. u8 swr_clk = 0, clk_scale = 0;
  255. u16 scale_reg = 0, scale_reg2 = 0;
  256. wcd9378 = dev_get_drvdata(dev);
  257. if (!wcd9378)
  258. return -EINVAL;
  259. if (path == RX_PATH) {
  260. swr_dev = wcd9378->rx_swr_dev;
  261. swr_clk = wcd9378->swr_base_clk;
  262. clk_scale = wcd9378->swr_clk_scale;
  263. } else {
  264. swr_dev = wcd9378->tx_swr_dev;
  265. swr_clk = SWR_BASECLK_19P2MHZ;
  266. clk_scale = SWR_CLKSCALE_DIV2;
  267. }
  268. bank = (wcd9378_swr_slv_get_current_bank(swr_dev,
  269. swr_dev->dev_num) ? 0 : 1);
  270. scale_reg = (bank ? SWRS_SCP_BUSCLOCK_SCALE_BANK1 :
  271. SWRS_SCP_BUSCLOCK_SCALE_BANK0);
  272. scale_reg2 = (!bank ? SWRS_SCP_BUSCLOCK_SCALE_BANK1 :
  273. SWRS_SCP_BUSCLOCK_SCALE_BANK0);
  274. if (enable) {
  275. swr_write(swr_dev, swr_dev->dev_num,
  276. SWRS_SCP_BASE_CLK_BASE, &swr_clk);
  277. swr_write(swr_dev, swr_dev->dev_num,
  278. scale_reg, &clk_scale);
  279. swr_write(swr_dev, swr_dev->dev_num,
  280. scale_reg2, &clk_scale);
  281. ret = swr_slvdev_datapath_control(swr_dev,
  282. swr_dev->dev_num, true);
  283. } else {
  284. if (wcd9378_swr_reset_check(wcd9378, path)) {
  285. swr_write(swr_dev, swr_dev->dev_num,
  286. SWRS_SCP_BASE_CLK_BASE, &clk_rst);
  287. swr_write(swr_dev, swr_dev->dev_num,
  288. scale_reg, &scale_rst);
  289. swr_write(swr_dev, swr_dev->dev_num,
  290. scale_reg2, &scale_rst);
  291. }
  292. ret = swr_slvdev_datapath_control(swr_dev,
  293. swr_dev->dev_num, false);
  294. }
  295. return ret;
  296. }
  297. static int wcd9378_init_reg(struct snd_soc_component *component)
  298. {
  299. struct wcd9378_priv *wcd9378 =
  300. snd_soc_component_get_drvdata(component);
  301. u32 val = 0;
  302. val = snd_soc_component_read(component, WCD9378_EFUSE_REG_16);
  303. if (!val)
  304. snd_soc_component_update_bits(component, WCD9378_MBHC_CTL_SPARE_1,
  305. WCD9378_MBHC_CTL_SPARE_1_BIASGEN_RES_CTRL_MASK,
  306. 0x03);
  307. else
  308. snd_soc_component_update_bits(component, WCD9378_MBHC_CTL_SPARE_1,
  309. WCD9378_MBHC_CTL_SPARE_1_BIASGEN_RES_CTRL_MASK,
  310. 0x01);
  311. /*0.9 Volts*/
  312. snd_soc_component_update_bits(component, WCD9378_SLEEP_CTL,
  313. WCD9378_SLEEP_CTL_BG_CTL_MASK, 0x0E);
  314. /*BG_EN ENABLE*/
  315. snd_soc_component_update_bits(component, WCD9378_SLEEP_CTL,
  316. WCD9378_SLEEP_CTL_BG_EN_MASK, 0x80);
  317. usleep_range(1000, 1010);
  318. /*LDOL_BG_SEL SLEEP_BG*/
  319. snd_soc_component_update_bits(component, WCD9378_SLEEP_CTL,
  320. WCD9378_SLEEP_CTL_LDOL_BG_SEL_MASK, 0x40);
  321. usleep_range(1000, 1010);
  322. /*Start up analog master bias. Sequence cannot change*/
  323. /*VBG_FINE_ADJ 0.005 Volts*/
  324. snd_soc_component_update_bits(component, WCD9378_BIAS_VBG_FINE_ADJ,
  325. WCD9378_BIAS_VBG_FINE_ADJ_VBG_FINE_ADJ_MASK, 0xB0);
  326. /*ANALOG_BIAS_EN ENABLE*/
  327. snd_soc_component_update_bits(component, WCD9378_ANA_BIAS,
  328. WCD9378_ANA_BIAS_ANALOG_BIAS_EN_MASK, 0x80);
  329. /*PRECHRG_EN ENABLE*/
  330. snd_soc_component_update_bits(component, WCD9378_ANA_BIAS,
  331. WCD9378_ANA_BIAS_PRECHRG_EN_MASK, 0x40);
  332. usleep_range(10000, 10010);
  333. /*PRECHRG_EN DISABLE*/
  334. snd_soc_component_update_bits(component, WCD9378_ANA_BIAS,
  335. WCD9378_ANA_BIAS_PRECHRG_EN_MASK, 0x00);
  336. /*End Analog Master Bias enable*/
  337. /*ANA_TXSCBIAS_CLK_EN ENABLE*/
  338. snd_soc_component_update_bits(component, WCD9378_CDC_ANA_TX_CLK_CTL,
  339. WCD9378_CDC_ANA_TX_CLK_CTL_ANA_TXSCBIAS_CLK_EN_MASK, 0x01);
  340. /*SEQ_BYPASS ENABLE*/
  341. snd_soc_component_update_bits(component, WCD9378_TX_COM_TXFE_DIV_CTL,
  342. WCD9378_TX_COM_TXFE_DIV_CTL_SEQ_BYPASS_MASK, 0x80);
  343. /*TIME_OUT_SEL_PCM 160_CYCLES*/
  344. snd_soc_component_update_bits(component, WCD9378_PDM_WD_CTL0,
  345. WCD9378_PDM_WD_CTL0_TIME_OUT_SEL_PCM_MASK, 0x10);
  346. /*TIME_OUT_SEL_PCM 160_CYCLES*/
  347. snd_soc_component_update_bits(component, WCD9378_PDM_WD_CTL1,
  348. WCD9378_PDM_WD_CTL1_TIME_OUT_SEL_PCM_MASK, 0x10);
  349. /*IBIAS_LDO_DRIVER 5e-06*/
  350. snd_soc_component_update_bits(component, WCD9378_MICB1_TEST_CTL_2,
  351. WCD9378_MICB1_TEST_CTL_2_IBIAS_LDO_DRIVER_MASK, 0x01);
  352. /*IBIAS_LDO_DRIVER 5e-06*/
  353. snd_soc_component_update_bits(component, WCD9378_MICB2_TEST_CTL_2,
  354. WCD9378_MICB2_TEST_CTL_2_IBIAS_LDO_DRIVER_MASK, 0x01);
  355. /*IBIAS_LDO_DRIVER 5e-06*/
  356. snd_soc_component_update_bits(component, WCD9378_MICB3_TEST_CTL_2,
  357. WCD9378_MICB3_TEST_CTL_2_IBIAS_LDO_DRIVER_MASK, 0x01);
  358. /*HD2_RES_DIV_CTL_L 82.77*/
  359. snd_soc_component_update_bits(component, WCD9378_HPH_NEW_INT_RDAC_HD2_CTL_L,
  360. WCD9378_HPH_NEW_INT_RDAC_HD2_CTL_L_HD2_RES_DIV_CTL_L_MASK, 0x04);
  361. /*HD2_RES_DIV_CTL_R 82.77*/
  362. snd_soc_component_update_bits(component, WCD9378_HPH_NEW_INT_RDAC_HD2_CTL_R,
  363. WCD9378_HPH_NEW_INT_RDAC_HD2_CTL_R_HD2_RES_DIV_CTL_R_MASK, 0x04);
  364. /*RDAC_GAINCTL 0.55*/
  365. snd_soc_component_update_bits(component, WCD9378_HPH_NEW_INT_RDAC_GAIN_CTL,
  366. WCD9378_HPH_NEW_INT_RDAC_GAIN_CTL_RDAC_GAINCTL_MASK, 0x50);
  367. /*HPH_UP_T0: 0.002*/
  368. snd_soc_component_update_bits(component, WCD9378_HPH_UP_T0,
  369. WCD9378_HPH_UP_T0_HPH_UP_T0_MASK, 0x05);
  370. /*HPH_UP_T9: 0.002*/
  371. snd_soc_component_update_bits(component, WCD9378_HPH_UP_T9,
  372. WCD9378_HPH_UP_T9_HPH_UP_T9_MASK, 0x05);
  373. /*HPH_DN_T0: 0.007*/
  374. snd_soc_component_update_bits(component, WCD9378_HPH_DN_T0,
  375. WCD9378_HPH_DN_T0_HPH_DN_T0_MASK, 0x06);
  376. /*SM0 MB SEL:MB1*/
  377. snd_soc_component_update_bits(component, WCD9378_SM0_MB_SEL,
  378. WCD9378_SM0_MB_SEL_SM0_MB_SEL_MASK, 0x01);
  379. /*SM1 MB SEL:MB2*/
  380. snd_soc_component_update_bits(component, WCD9378_SM1_MB_SEL,
  381. WCD9378_SM1_MB_SEL_SM1_MB_SEL_MASK, 0x02);
  382. /*SM2 MB SEL:MB3*/
  383. snd_soc_component_update_bits(component, WCD9378_SM2_MB_SEL,
  384. WCD9378_SM2_MB_SEL_SM2_MB_SEL_MASK, 0x03);
  385. /*INIT SYS_USAGE*/
  386. snd_soc_component_update_bits(component,
  387. WCD9378_SYS_USAGE_CTRL,
  388. WCD9378_SYS_USAGE_CTRL_SYS_USAGE_CTRL_MASK,
  389. 0);
  390. wcd9378->sys_usage = 0;
  391. wcd9378_class_load(component);
  392. return 0;
  393. }
  394. static int wcd9378_set_port_params(struct snd_soc_component *component,
  395. u8 slv_prt_type, u8 *port_id, u8 *num_ch,
  396. u8 *ch_mask, u32 *ch_rate,
  397. u8 *port_type, u8 path)
  398. {
  399. int i, j;
  400. u8 num_ports = 0;
  401. struct codec_port_info (*map)[MAX_PORT][MAX_CH_PER_PORT];
  402. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  403. switch (path) {
  404. case CODEC_RX:
  405. map = &wcd9378->rx_port_mapping;
  406. num_ports = wcd9378->num_rx_ports;
  407. break;
  408. case CODEC_TX:
  409. map = &wcd9378->tx_port_mapping;
  410. num_ports = wcd9378->num_tx_ports;
  411. break;
  412. default:
  413. dev_err(component->dev, "%s Invalid path selected %u\n",
  414. __func__, path);
  415. return -EINVAL;
  416. }
  417. for (i = 0; i <= num_ports; i++) {
  418. for (j = 0; j < MAX_CH_PER_PORT; j++) {
  419. if ((*map)[i][j].slave_port_type == slv_prt_type)
  420. goto found;
  421. }
  422. }
  423. found:
  424. if (i > num_ports || j == MAX_CH_PER_PORT) {
  425. dev_err(component->dev, "%s Failed to find slave port for type %u\n",
  426. __func__, slv_prt_type);
  427. return -EINVAL;
  428. }
  429. *port_id = i;
  430. *num_ch = (*map)[i][j].num_ch;
  431. *ch_mask = (*map)[i][j].ch_mask;
  432. *ch_rate = (*map)[i][j].ch_rate;
  433. *port_type = (*map)[i][j].master_port_type;
  434. return 0;
  435. }
  436. static int wcd9378_parse_port_params(struct device *dev,
  437. char *prop, u8 path)
  438. {
  439. u32 *dt_array, map_size, max_uc;
  440. int ret = 0;
  441. u32 cnt = 0;
  442. u32 i, j;
  443. struct swr_port_params (*map)[SWR_UC_MAX][SWR_NUM_PORTS];
  444. struct swr_dev_frame_config (*map_uc)[SWR_UC_MAX];
  445. struct wcd9378_priv *wcd9378 = dev_get_drvdata(dev);
  446. switch (path) {
  447. case CODEC_TX:
  448. map = &wcd9378->tx_port_params;
  449. map_uc = &wcd9378->swr_tx_port_params;
  450. break;
  451. default:
  452. ret = -EINVAL;
  453. goto err_port_map;
  454. }
  455. if (!of_find_property(dev->of_node, prop,
  456. &map_size)) {
  457. dev_err(dev, "missing port mapping prop %s\n", prop);
  458. ret = -EINVAL;
  459. goto err_port_map;
  460. }
  461. max_uc = map_size / (SWR_NUM_PORTS * SWR_PORT_PARAMS * sizeof(u32));
  462. if (max_uc != SWR_UC_MAX) {
  463. dev_err(dev, "%s: port params not provided for all usecases\n",
  464. __func__);
  465. ret = -EINVAL;
  466. goto err_port_map;
  467. }
  468. dt_array = kzalloc(map_size, GFP_KERNEL);
  469. if (!dt_array) {
  470. ret = -ENOMEM;
  471. goto err_alloc;
  472. }
  473. ret = of_property_read_u32_array(dev->of_node, prop, dt_array,
  474. SWR_NUM_PORTS * SWR_PORT_PARAMS * max_uc);
  475. if (ret) {
  476. dev_err(dev, "%s: Failed to read port mapping from prop %s\n",
  477. __func__, prop);
  478. goto err_pdata_fail;
  479. }
  480. for (i = 0; i < max_uc; i++) {
  481. for (j = 0; j < SWR_NUM_PORTS; j++) {
  482. cnt = (i * SWR_NUM_PORTS + j) * SWR_PORT_PARAMS;
  483. (*map)[i][j].offset1 = dt_array[cnt];
  484. (*map)[i][j].lane_ctrl = dt_array[cnt + 1];
  485. }
  486. (*map_uc)[i].pp = &(*map)[i][0];
  487. }
  488. kfree(dt_array);
  489. return 0;
  490. err_pdata_fail:
  491. kfree(dt_array);
  492. err_alloc:
  493. err_port_map:
  494. return ret;
  495. }
  496. static int wcd9378_parse_port_mapping(struct device *dev,
  497. char *prop, u8 path)
  498. {
  499. u32 *dt_array, map_size, map_length;
  500. u32 port_num = 0, ch_mask, ch_rate, old_port_num = 0;
  501. u32 slave_port_type, master_port_type;
  502. u32 i, ch_iter = 0;
  503. int ret = 0;
  504. u8 *num_ports = NULL;
  505. struct codec_port_info (*map)[MAX_PORT][MAX_CH_PER_PORT];
  506. struct wcd9378_priv *wcd9378 = dev_get_drvdata(dev);
  507. switch (path) {
  508. case CODEC_RX:
  509. map = &wcd9378->rx_port_mapping;
  510. num_ports = &wcd9378->num_rx_ports;
  511. break;
  512. case CODEC_TX:
  513. map = &wcd9378->tx_port_mapping;
  514. num_ports = &wcd9378->num_tx_ports;
  515. break;
  516. default:
  517. dev_err(dev, "%s Invalid path selected %u\n",
  518. __func__, path);
  519. return -EINVAL;
  520. }
  521. if (!of_find_property(dev->of_node, prop,
  522. &map_size)) {
  523. dev_err(dev, "missing port mapping prop %s\n", prop);
  524. ret = -EINVAL;
  525. goto err_port_map;
  526. }
  527. map_length = map_size / (NUM_SWRS_DT_PARAMS * sizeof(u32));
  528. dt_array = kzalloc(map_size, GFP_KERNEL);
  529. if (!dt_array) {
  530. ret = -ENOMEM;
  531. goto err_alloc;
  532. }
  533. ret = of_property_read_u32_array(dev->of_node, prop, dt_array,
  534. NUM_SWRS_DT_PARAMS * map_length);
  535. if (ret) {
  536. dev_err(dev, "%s: Failed to read port mapping from prop %s\n",
  537. __func__, prop);
  538. goto err_pdata_fail;
  539. }
  540. for (i = 0; i < map_length; i++) {
  541. port_num = dt_array[NUM_SWRS_DT_PARAMS * i];
  542. slave_port_type = dt_array[NUM_SWRS_DT_PARAMS * i + 1];
  543. ch_mask = dt_array[NUM_SWRS_DT_PARAMS * i + 2];
  544. ch_rate = dt_array[NUM_SWRS_DT_PARAMS * i + 3];
  545. master_port_type = dt_array[NUM_SWRS_DT_PARAMS * i + 4];
  546. if (port_num != old_port_num)
  547. ch_iter = 0;
  548. (*map)[port_num][ch_iter].slave_port_type = slave_port_type;
  549. (*map)[port_num][ch_iter].ch_mask = ch_mask;
  550. (*map)[port_num][ch_iter].master_port_type = master_port_type;
  551. (*map)[port_num][ch_iter].num_ch = __sw_hweight8(ch_mask);
  552. (*map)[port_num][ch_iter++].ch_rate = ch_rate;
  553. old_port_num = port_num;
  554. }
  555. *num_ports = port_num;
  556. kfree(dt_array);
  557. return 0;
  558. err_pdata_fail:
  559. kfree(dt_array);
  560. err_alloc:
  561. err_port_map:
  562. return ret;
  563. }
  564. static int wcd9378_tx_connect_port(struct snd_soc_component *component,
  565. u8 slv_port_type, int clk_rate,
  566. u8 enable)
  567. {
  568. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  569. u8 port_id, num_ch, ch_mask;
  570. u8 ch_type = 0;
  571. u32 ch_rate;
  572. int slave_ch_idx;
  573. u8 num_port = 1;
  574. int ret = 0;
  575. ret = wcd9378_set_port_params(component, slv_port_type, &port_id,
  576. &num_ch, &ch_mask, &ch_rate,
  577. &ch_type, CODEC_TX);
  578. if (ret)
  579. return ret;
  580. if (clk_rate)
  581. ch_rate = clk_rate;
  582. slave_ch_idx = wcd9378_slave_get_slave_ch_val(slv_port_type);
  583. if (slave_ch_idx != -EINVAL)
  584. ch_type = wcd9378->tx_master_ch_map[slave_ch_idx];
  585. dev_dbg(component->dev, "%s slv_ch_idx: %d, mstr_ch_type: %d\n",
  586. __func__, slave_ch_idx, ch_type);
  587. if (enable)
  588. ret = swr_connect_port(wcd9378->tx_swr_dev, &port_id,
  589. num_port, &ch_mask, &ch_rate,
  590. &num_ch, &ch_type);
  591. else
  592. ret = swr_disconnect_port(wcd9378->tx_swr_dev, &port_id,
  593. num_port, &ch_mask, &ch_type);
  594. return ret;
  595. }
  596. static int wcd9378_rx_connect_port(struct snd_soc_component *component,
  597. u8 slv_port_type, u8 enable)
  598. {
  599. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  600. u8 port_id, num_ch, ch_mask, port_type;
  601. u32 ch_rate;
  602. u8 num_port = 1;
  603. int ret = 0;
  604. ret = wcd9378_set_port_params(component, slv_port_type, &port_id,
  605. &num_ch, &ch_mask, &ch_rate,
  606. &port_type, CODEC_RX);
  607. if (ret)
  608. return ret;
  609. if (enable)
  610. ret = swr_connect_port(wcd9378->rx_swr_dev, &port_id,
  611. num_port, &ch_mask, &ch_rate,
  612. &num_ch, &port_type);
  613. else
  614. ret = swr_disconnect_port(wcd9378->rx_swr_dev, &port_id,
  615. num_port, &ch_mask, &port_type);
  616. return ret;
  617. }
  618. static int wcd9378_enable_clsh(struct snd_soc_dapm_widget *w,
  619. struct snd_kcontrol *kcontrol,
  620. int event)
  621. {
  622. struct snd_soc_component *component =
  623. snd_soc_dapm_to_component(w->dapm);
  624. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  625. int mode = wcd9378->hph_mode;
  626. int ret = 0;
  627. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  628. w->name, event);
  629. if (mode == CLS_H_LOHIFI || mode == CLS_H_ULP ||
  630. mode == CLS_H_HIFI || mode == CLS_H_LP) {
  631. wcd9378_rx_connect_port(component, CLSH,
  632. SND_SOC_DAPM_EVENT_ON(event));
  633. }
  634. if (SND_SOC_DAPM_EVENT_OFF(event))
  635. ret = wcd9378_swr_slvdev_datapath_control(wcd9378->dev,
  636. RX_PATH, false);
  637. return ret;
  638. }
  639. static int wcd9378_codec_enable_dmic(struct snd_soc_dapm_widget *w,
  640. struct snd_kcontrol *kcontrol,
  641. int event)
  642. {
  643. struct snd_soc_component *component =
  644. snd_soc_dapm_to_component(w->dapm);
  645. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  646. u32 dmic_clk_reg, dmic_clk_en_reg;
  647. s32 *dmic_clk_cnt;
  648. u8 dmic_ctl_shift = 0;
  649. u8 dmic_clk_shift = 0;
  650. u8 dmic_clk_mask = 0;
  651. u32 dmic2_left_en = 0;
  652. int ret = 0;
  653. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  654. w->name, event);
  655. switch (w->shift) {
  656. case 0:
  657. case 1:
  658. dmic_clk_cnt = &(wcd9378->dmic_0_1_clk_cnt);
  659. dmic_clk_reg = WCD9378_CDC_DMIC_RATE_1_2;
  660. dmic_clk_en_reg = WCD9378_CDC_DMIC1_CTL;
  661. dmic_clk_mask = 0x0F;
  662. dmic_clk_shift = 0x00;
  663. dmic_ctl_shift = 0x00;
  664. break;
  665. case 2:
  666. dmic2_left_en = WCD9378_CDC_DMIC2_CTL;
  667. fallthrough;
  668. case 3:
  669. dmic_clk_cnt = &(wcd9378->dmic_2_3_clk_cnt);
  670. dmic_clk_reg = WCD9378_CDC_DMIC_RATE_1_2;
  671. dmic_clk_en_reg = WCD9378_CDC_DMIC2_CTL;
  672. dmic_clk_mask = 0xF0;
  673. dmic_clk_shift = 0x04;
  674. dmic_ctl_shift = 0x01;
  675. break;
  676. case 4:
  677. case 5:
  678. dmic_clk_cnt = &(wcd9378->dmic_4_5_clk_cnt);
  679. dmic_clk_reg = WCD9378_CDC_DMIC_RATE_3_4;
  680. dmic_clk_en_reg = WCD9378_CDC_DMIC3_CTL;
  681. dmic_clk_mask = 0x0F;
  682. dmic_clk_shift = 0x00;
  683. dmic_ctl_shift = 0x02;
  684. break;
  685. default:
  686. dev_err_ratelimited(component->dev, "%s: Invalid DMIC Selection\n",
  687. __func__);
  688. return -EINVAL;
  689. };
  690. dev_dbg(component->dev, "%s: event %d DMIC%d dmic_clk_cnt %d\n",
  691. __func__, event, (w->shift + 1), *dmic_clk_cnt);
  692. switch (event) {
  693. case SND_SOC_DAPM_PRE_PMU:
  694. snd_soc_component_update_bits(component,
  695. WCD9378_CDC_AMIC_CTL,
  696. (0x01 << dmic_ctl_shift), 0x00);
  697. /* 250us sleep as per HW requirement */
  698. usleep_range(250, 260);
  699. if (dmic2_left_en)
  700. snd_soc_component_update_bits(component,
  701. dmic2_left_en, 0x80, 0x80);
  702. /* Setting DMIC clock rate to 2.4MHz */
  703. snd_soc_component_update_bits(component,
  704. dmic_clk_reg, dmic_clk_mask,
  705. (0x03 << dmic_clk_shift));
  706. snd_soc_component_update_bits(component,
  707. dmic_clk_en_reg, 0x08, 0x08);
  708. /* enable clock scaling */
  709. snd_soc_component_update_bits(component,
  710. WCD9378_CDC_DMIC_CTL, 0x06, 0x06);
  711. ret = swr_slvdev_datapath_control(wcd9378->tx_swr_dev,
  712. wcd9378->tx_swr_dev->dev_num,
  713. true);
  714. break;
  715. case SND_SOC_DAPM_POST_PMD:
  716. wcd9378_tx_connect_port(component, DMIC0 + (w->shift), 0,
  717. false);
  718. snd_soc_component_update_bits(component,
  719. WCD9378_CDC_AMIC_CTL,
  720. (0x01 << dmic_ctl_shift),
  721. (0x01 << dmic_ctl_shift));
  722. if (dmic2_left_en)
  723. snd_soc_component_update_bits(component,
  724. dmic2_left_en, 0x80, 0x00);
  725. snd_soc_component_update_bits(component,
  726. dmic_clk_en_reg, 0x08, 0x00);
  727. break;
  728. };
  729. return ret;
  730. }
  731. /*
  732. * wcd9378_get_micb_vout_ctl_val: converts micbias from volts to register value
  733. * @micb_mv: micbias in mv
  734. *
  735. * return register value converted
  736. */
  737. int wcd9378_get_micb_vout_ctl_val(u32 micb_mv)
  738. {
  739. /* min micbias voltage is 1V and maximum is 2.85V */
  740. if (micb_mv < 1000 || micb_mv > 2850) {
  741. pr_err("%s: unsupported micbias voltage\n", __func__);
  742. return -EINVAL;
  743. }
  744. return (micb_mv - 1000) / 50;
  745. }
  746. EXPORT_SYMBOL_GPL(wcd9378_get_micb_vout_ctl_val);
  747. /*
  748. * wcd9378_mbhc_micb_adjust_voltage: adjust specific micbias voltage
  749. * @component: handle to snd_soc_component *
  750. * @req_volt: micbias voltage to be set
  751. * @micb_num: micbias to be set, e.g. micbias1 or micbias2
  752. *
  753. * return 0 if adjustment is success or error code in case of failure
  754. */
  755. static int wcd9378_micb_table_value_set(struct snd_soc_component *component,
  756. u32 micb_mv, int micb_num)
  757. {
  758. int vcout_ctl;
  759. switch (micb_mv) {
  760. case 2200:
  761. return MICB_USAGE_VAL_2P2V;
  762. case 2700:
  763. return MICB_USAGE_VAL_2P7V;
  764. case 2800:
  765. return MICB_USAGE_VAL_2P8V;
  766. default:
  767. vcout_ctl = wcd9378_get_micb_vout_ctl_val(micb_mv);
  768. if (micb_num == MIC_BIAS_1) {
  769. snd_soc_component_update_bits(component,
  770. WCD9378_MICB_REMAP_TABLE_VAL_3,
  771. WCD9378_MICB_REMAP_TABLE_VAL_3_MICB_REMAP_TABLE_VAL_3_MASK,
  772. vcout_ctl);
  773. return MICB_USAGE_VAL_MICB1_TABLE_VAL;
  774. } else if (micb_num == MIC_BIAS_2) {
  775. snd_soc_component_update_bits(component,
  776. WCD9378_MICB_REMAP_TABLE_VAL_4,
  777. WCD9378_MICB_REMAP_TABLE_VAL_4_MICB_REMAP_TABLE_VAL_4_MASK,
  778. vcout_ctl);
  779. return MICB_USAGE_VAL_MICB2_TABLE_VAL;
  780. } else if (micb_num == MIC_BIAS_3) {
  781. snd_soc_component_update_bits(component,
  782. WCD9378_MICB_REMAP_TABLE_VAL_5,
  783. WCD9378_MICB_REMAP_TABLE_VAL_5_MICB_REMAP_TABLE_VAL_5_MASK,
  784. vcout_ctl);
  785. return MICB_USAGE_VAL_MICB3_TABLE_VAL;
  786. }
  787. }
  788. return 0;
  789. }
  790. static int wcd9378_micb_usage_value_convert(struct snd_soc_component *component,
  791. u32 micb_mv, int micb_num)
  792. {
  793. switch (micb_mv) {
  794. case 0:
  795. return MICB_USAGE_VAL_PULL_DOWN;
  796. case 1200:
  797. return MICB_USAGE_VAL_1P2V;
  798. case 1800:
  799. return MICB_USAGE_VAL_1P8VORPULLUP;
  800. case 2500:
  801. return MICB_USAGE_VAL_2P5V;
  802. case 2750:
  803. return MICB_USAGE_VAL_2P75V;
  804. default:
  805. return wcd9378_micb_table_value_set(component, micb_mv, micb_num);
  806. }
  807. return MICB_USAGE_VAL_DISABLE;
  808. }
  809. int wcd9378_mbhc_micb_adjust_voltage(struct snd_soc_component *component,
  810. int req_volt, int micb_num)
  811. {
  812. struct wcd9378_priv *wcd9378 =
  813. snd_soc_component_get_drvdata(component);
  814. int micb_usage = 0, micb_mask = 0, req_vout_ctl = 0;
  815. if (wcd9378 == NULL) {
  816. dev_err(component->dev,
  817. "%s: wcd9378 private data is NULL\n", __func__);
  818. return -EINVAL;
  819. }
  820. switch (micb_num) {
  821. case MIC_BIAS_1:
  822. micb_usage = WCD9378_IT11_USAGE;
  823. micb_mask = WCD9378_IT11_MICB_IT11_MICB_MASK;
  824. break;
  825. case MIC_BIAS_2:
  826. micb_usage = WCD9378_SMP_MIC_CTRL1_IT11_MICB;
  827. micb_mask = WCD9378_SMP_MIC_CTRL1_IT11_MICB_IT11_MICB_MASK;
  828. break;
  829. case MIC_BIAS_3:
  830. micb_usage = WCD9378_SMP_MIC_CTRL2_IT11_MICB;
  831. micb_mask = WCD9378_SMP_MIC_CTRL2_IT11_MICB_IT11_MICB_MASK;
  832. break;
  833. default:
  834. dev_err(component->dev,
  835. "%s: wcd9378 private data is NULL\n", __func__);
  836. break;
  837. }
  838. mutex_lock(&wcd9378->micb_lock);
  839. req_vout_ctl =
  840. wcd9378_micb_usage_value_convert(component, req_volt, micb_num);
  841. snd_soc_component_update_bits(component,
  842. micb_usage, micb_mask, req_vout_ctl);
  843. if (micb_num == MIC_BIAS_2) {
  844. dev_err(component->dev,
  845. "%s: sj micbias set\n", __func__);
  846. snd_soc_component_update_bits(component,
  847. WCD9378_IT31_MICB,
  848. WCD9378_IT31_MICB_IT31_MICB_MASK,
  849. req_vout_ctl);
  850. wcd9378->curr_micbias2 = req_volt;
  851. }
  852. mutex_unlock(&wcd9378->micb_lock);
  853. return 0;
  854. }
  855. EXPORT_SYMBOL_GPL(wcd9378_mbhc_micb_adjust_voltage);
  856. void wcd9378_disable_bcs_before_slow_insert(struct snd_soc_component *component,
  857. bool bcs_disable)
  858. {
  859. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  860. if (wcd9378->update_wcd_event) {
  861. if (bcs_disable)
  862. wcd9378->update_wcd_event(wcd9378->handle,
  863. SLV_BOLERO_EVT_BCS_CLK_OFF, 0);
  864. else
  865. wcd9378->update_wcd_event(wcd9378->handle,
  866. SLV_BOLERO_EVT_BCS_CLK_OFF, 1);
  867. }
  868. }
  869. static int wcd9378_get_clk_rate(int mode)
  870. {
  871. int rate;
  872. switch (mode) {
  873. case ADC_MODE_LP:
  874. rate = SWR_CLK_RATE_4P8MHZ;
  875. break;
  876. case ADC_MODE_INVALID:
  877. case ADC_MODE_NORMAL:
  878. case ADC_MODE_HIFI:
  879. default:
  880. rate = SWR_CLK_RATE_9P6MHZ;
  881. break;
  882. }
  883. pr_debug("%s: mode: %d, rate: %d\n", __func__, mode, rate);
  884. return rate;
  885. }
  886. static int wcd9378_get_adc_mode_val(int mode)
  887. {
  888. int ret = 0;
  889. switch (mode) {
  890. case ADC_MODE_INVALID:
  891. case ADC_MODE_NORMAL:
  892. ret = ADC_MODE_VAL_NORMAL;
  893. break;
  894. case ADC_MODE_HIFI:
  895. ret = ADC_MODE_VAL_HIFI;
  896. break;
  897. case ADC_MODE_LP:
  898. ret = ADC_MODE_VAL_LP;
  899. break;
  900. default:
  901. ret = -EINVAL;
  902. pr_err("%s: invalid ADC mode value %d\n", __func__, mode);
  903. break;
  904. }
  905. return ret;
  906. }
  907. static int wcd9378_sys_usage_auto_udpate(struct snd_soc_component *component,
  908. int sys_usage_bit, bool set_enable)
  909. {
  910. struct wcd9378_priv *wcd9378 =
  911. snd_soc_component_get_drvdata(component);
  912. int i = 0;
  913. dev_dbg(component->dev,
  914. "%s: enter, current sys_usage: %d, sys_usage_status: 0x%x, sys_usage_bit: %d, set_enable: %d\n",
  915. __func__, wcd9378->sys_usage,
  916. wcd9378->sys_usage_status,
  917. sys_usage_bit, set_enable);
  918. mutex_lock(&wcd9378->sys_usage_lock);
  919. if (set_enable) {
  920. set_bit(sys_usage_bit, &wcd9378->sys_usage_status);
  921. if ((sys_usage[wcd9378->sys_usage] &
  922. wcd9378->sys_usage_status) == wcd9378->sys_usage_status)
  923. goto exit;
  924. for (i = 0; i < SYS_USAGE_NUM; i++) {
  925. if ((sys_usage[i] & wcd9378->sys_usage_status)
  926. == wcd9378->sys_usage_status) {
  927. snd_soc_component_update_bits(component,
  928. WCD9378_SYS_USAGE_CTRL,
  929. WCD9378_SYS_USAGE_CTRL_SYS_USAGE_CTRL_MASK,
  930. i);
  931. wcd9378->sys_usage = i;
  932. dev_dbg(component->dev, "%s: update sys_usage: %d\n",
  933. __func__, wcd9378->sys_usage);
  934. goto exit;
  935. }
  936. }
  937. dev_dbg(component->dev, "%s: cannot find sys_usage\n",
  938. __func__);
  939. } else {
  940. clear_bit(sys_usage_bit, &wcd9378->sys_usage_status);
  941. }
  942. exit:
  943. mutex_unlock(&wcd9378->sys_usage_lock);
  944. return 0;
  945. }
  946. static int wcd9378_sys_usage_bit_get(
  947. struct snd_soc_component *component, u32 w_shift,
  948. int *sys_usage_bit, int event)
  949. {
  950. struct wcd9378_priv *wcd9378 =
  951. snd_soc_component_get_drvdata(component);
  952. dev_dbg(component->dev, "%s: wshift: %d event: %d\n", __func__,
  953. w_shift, event);
  954. switch (event) {
  955. case SND_SOC_DAPM_PRE_PMU:
  956. switch (w_shift) {
  957. case ADC1:
  958. if ((snd_soc_component_read(component,
  959. WCD9378_TX_NEW_TX_CH12_MUX) &
  960. WCD9378_TX_NEW_TX_CH12_MUX_CH1_SEL_MASK) == 0x01) {
  961. *sys_usage_bit = TX0_AMIC1_EN;
  962. } else if ((snd_soc_component_read(component,
  963. WCD9378_TX_NEW_TX_CH12_MUX) &
  964. WCD9378_TX_NEW_TX_CH12_MUX_CH1_SEL_MASK) == 0x02) {
  965. *sys_usage_bit = TX0_AMIC2_EN;
  966. } else {
  967. dev_err(component->dev, "%s: unsupport usecase, pls check\n",
  968. __func__);
  969. return -EINVAL;
  970. }
  971. break;
  972. case ADC2:
  973. if ((snd_soc_component_read(component,
  974. WCD9378_TX_NEW_TX_CH12_MUX) &
  975. WCD9378_TX_NEW_TX_CH12_MUX_CH2_SEL_MASK) == 0x10) {
  976. *sys_usage_bit = TX1_AMIC2_EN;
  977. } else if ((snd_soc_component_read(component,
  978. WCD9378_TX_NEW_TX_CH12_MUX) &
  979. WCD9378_TX_NEW_TX_CH12_MUX_CH2_SEL_MASK) == 0x18) {
  980. *sys_usage_bit = TX1_AMIC3_EN;
  981. } else {
  982. dev_err(component->dev, "%s: unsupport usecase, pls check\n",
  983. __func__);
  984. return -EINVAL;
  985. }
  986. break;
  987. case ADC3:
  988. if ((snd_soc_component_read(component,
  989. WCD9378_TX_NEW_TX_CH34_MUX) &
  990. WCD9378_TX_NEW_TX_CH34_MUX_CH3_SEL_MASK) == 0x01) {
  991. *sys_usage_bit = TX2_AMIC1_EN;
  992. } else if ((snd_soc_component_read(component,
  993. WCD9378_TX_NEW_TX_CH34_MUX) &
  994. WCD9378_TX_NEW_TX_CH34_MUX_CH3_SEL_MASK) == 0x03) {
  995. *sys_usage_bit = TX2_AMIC4_EN;
  996. } else {
  997. dev_err(component->dev, "%s: unsupport usecase, pls check\n",
  998. __func__);
  999. return -EINVAL;
  1000. }
  1001. break;
  1002. default:
  1003. break;
  1004. }
  1005. break;
  1006. case SND_SOC_DAPM_POST_PMD:
  1007. switch (w_shift) {
  1008. case ADC1:
  1009. if (test_bit(TX0_AMIC1_EN, &wcd9378->sys_usage_status))
  1010. *sys_usage_bit = TX0_AMIC1_EN;
  1011. if (test_bit(TX0_AMIC2_EN, &wcd9378->sys_usage_status))
  1012. *sys_usage_bit = TX0_AMIC2_EN;
  1013. break;
  1014. case ADC2:
  1015. if (test_bit(TX1_AMIC2_EN, &wcd9378->sys_usage_status))
  1016. *sys_usage_bit = TX1_AMIC2_EN;
  1017. if (test_bit(TX1_AMIC3_EN, &wcd9378->sys_usage_status))
  1018. *sys_usage_bit = TX1_AMIC3_EN;
  1019. break;
  1020. case ADC3:
  1021. if (test_bit(TX2_AMIC1_EN, &wcd9378->sys_usage_status))
  1022. *sys_usage_bit = TX2_AMIC1_EN;
  1023. if (test_bit(TX2_AMIC4_EN, &wcd9378->sys_usage_status))
  1024. *sys_usage_bit = TX2_AMIC4_EN;
  1025. break;
  1026. default:
  1027. break;
  1028. }
  1029. break;
  1030. default:
  1031. break;
  1032. }
  1033. dev_dbg(component->dev, "%s: done, event: %d, sys_usage_bit: %d\n",
  1034. __func__, event, *sys_usage_bit);
  1035. return 0;
  1036. }
  1037. static int wcd9378_tx_sequencer_enable(struct snd_soc_dapm_widget *w,
  1038. struct snd_kcontrol *kcontrol, int event)
  1039. {
  1040. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  1041. struct wcd9378_priv *wcd9378 =
  1042. snd_soc_component_get_drvdata(component);
  1043. int mode_val = 0, bank = 0, ret = 0, rate = 0;
  1044. int act_ps = 0, sys_usage_bit = 0;
  1045. bank = (wcd9378_swr_slv_get_current_bank(wcd9378->tx_swr_dev,
  1046. wcd9378->tx_swr_dev->dev_num) ? 0 : 1);
  1047. dev_dbg(component->dev, "%s wname: %s wshift: %d event: %d\n", __func__,
  1048. w->name, w->shift, event);
  1049. ret = wcd9378_sys_usage_bit_get(component, w->shift, &sys_usage_bit, event);
  1050. if (ret < 0)
  1051. return ret;
  1052. switch (event) {
  1053. case SND_SOC_DAPM_PRE_PMU:
  1054. /*Update sys_usage*/
  1055. wcd9378_sys_usage_auto_udpate(component, sys_usage_bit, true);
  1056. mode_val = wcd9378_get_adc_mode_val(wcd9378->tx_mode[w->shift - ADC1]);
  1057. if (mode_val < 0) {
  1058. dev_dbg(component->dev,
  1059. "%s: invalid mode, setting to normal mode\n",
  1060. __func__);
  1061. mode_val = ADC_MODE_VAL_NORMAL;
  1062. }
  1063. rate = wcd9378_get_clk_rate(wcd9378->tx_mode[w->shift - ADC1]);
  1064. if (w->shift == ADC2 && !((snd_soc_component_read(component,
  1065. WCD9378_TX_NEW_TX_CH12_MUX) &
  1066. WCD9378_TX_NEW_TX_CH12_MUX_CH2_SEL_MASK) == 0x10)) {
  1067. if (!wcd9378->bcs_dis) {
  1068. wcd9378_tx_connect_port(component, MBHC,
  1069. SWR_CLK_RATE_4P8MHZ, true);
  1070. set_bit(AMIC2_BCS_ENABLE, &wcd9378->status_mask);
  1071. }
  1072. }
  1073. set_bit(w->shift - ADC1, &wcd9378->status_mask);
  1074. wcd9378_tx_connect_port(component, w->shift, rate,
  1075. true);
  1076. switch (w->shift) {
  1077. case ADC1:
  1078. /*SMP MIC0 IT11 USAGE SET*/
  1079. snd_soc_component_update_bits(component, WCD9378_IT11_USAGE,
  1080. WCD9378_IT11_USAGE_IT11_USAGE_MASK, mode_val);
  1081. /*Hold TXFE in Initialization During Startup*/
  1082. snd_soc_component_update_bits(component, WCD9378_ANA_TX_CH2,
  1083. WCD9378_ANA_TX_CH2_HPF1_INIT_MASK, 0x40);
  1084. /*Power up TX0 sequencer*/
  1085. snd_soc_component_update_bits(component, WCD9378_PDE11_REQ_PS,
  1086. WCD9378_PDE11_REQ_PS_PDE11_REQ_PS_MASK, 0x00);
  1087. break;
  1088. case ADC2:
  1089. /*Check if amic2 is connected to ADC2 MUX*/
  1090. if ((snd_soc_component_read(component,
  1091. WCD9378_TX_NEW_TX_CH12_MUX) &
  1092. WCD9378_TX_NEW_TX_CH12_MUX_CH2_SEL_MASK) == 0x10) {
  1093. /*SMP JACK IT31 USAGE SET*/
  1094. snd_soc_component_update_bits(component,
  1095. WCD9378_IT31_USAGE,
  1096. WCD9378_IT31_USAGE_IT31_USAGE_MASK, mode_val);
  1097. /*Power up TX1 sequencer*/
  1098. snd_soc_component_update_bits(component,
  1099. WCD9378_PDE34_REQ_PS,
  1100. WCD9378_PDE34_REQ_PS_PDE34_REQ_PS_MASK, 0x00);
  1101. } else {
  1102. snd_soc_component_update_bits(component,
  1103. WCD9378_SMP_MIC_CTRL1_IT11_USAGE,
  1104. WCD9378_SMP_MIC_CTRL1_IT11_USAGE_IT11_USAGE_MASK,
  1105. mode_val);
  1106. /*Hold TXFE in Initialization During Startup*/
  1107. snd_soc_component_update_bits(component, WCD9378_ANA_TX_CH2,
  1108. WCD9378_ANA_TX_CH2_HPF2_INIT_MASK, 0x20);
  1109. /*Power up TX1 sequencer*/
  1110. snd_soc_component_update_bits(component,
  1111. WCD9378_SMP_MIC_CTRL1_PDE11_REQ_PS,
  1112. WCD9378_SMP_MIC_CTRL1_PDE11_REQ_PS_PDE11_REQ_PS_MASK,
  1113. 0x00);
  1114. }
  1115. break;
  1116. case ADC3:
  1117. /*SMP MIC2 IT11 USAGE SET*/
  1118. snd_soc_component_update_bits(component,
  1119. WCD9378_SMP_MIC_CTRL2_IT11_USAGE,
  1120. WCD9378_SMP_MIC_CTRL2_IT11_USAGE_IT11_USAGE_MASK,
  1121. mode_val);
  1122. /*Hold TXFE in Initialization During Startup*/
  1123. snd_soc_component_update_bits(component, WCD9378_ANA_TX_CH3_HPF,
  1124. WCD9378_ANA_TX_CH3_HPF_HPF3_INIT_MASK, 0x40);
  1125. /*Power up TX2 sequencer*/
  1126. snd_soc_component_update_bits(component, WCD9378_SMP_MIC_CTRL2_PDE11_REQ_PS,
  1127. WCD9378_SMP_MIC_CTRL2_PDE11_REQ_PS_PDE11_REQ_PS_MASK, 0x00);
  1128. break;
  1129. default:
  1130. break;
  1131. }
  1132. /*default delay 800us*/
  1133. usleep_range(800, 810);
  1134. wcd9378_swr_slvdev_datapath_control(wcd9378->dev, TX_PATH, true);
  1135. switch (w->shift) {
  1136. case ADC1:
  1137. snd_soc_component_update_bits(component, WCD9378_ANA_TX_CH2,
  1138. WCD9378_ANA_TX_CH2_HPF1_INIT_MASK, 0x00);
  1139. act_ps = snd_soc_component_read(component, WCD9378_PDE11_ACT_PS);
  1140. if (act_ps)
  1141. dev_dbg(component->dev,
  1142. "%s: TX0 sequencer power on failed\n", __func__);
  1143. else
  1144. dev_dbg(component->dev,
  1145. "%s: TX0 sequencer power on success\n", __func__);
  1146. break;
  1147. case ADC2:
  1148. snd_soc_component_update_bits(component, WCD9378_ANA_TX_CH2,
  1149. WCD9378_ANA_TX_CH2_HPF2_INIT_MASK, 0x00);
  1150. if (test_bit(TX1_AMIC2_EN, &wcd9378->sys_usage_status))
  1151. act_ps = snd_soc_component_read(component,
  1152. WCD9378_PDE34_ACT_PS);
  1153. else
  1154. act_ps = snd_soc_component_read(component,
  1155. WCD9378_SMP_MIC_CTRL1_PDE11_ACT_PS);
  1156. if (act_ps)
  1157. dev_dbg(component->dev,
  1158. "%s: TX1 sequencer power on failed\n", __func__);
  1159. else
  1160. dev_dbg(component->dev,
  1161. "%s: TX1 sequencer power on success\n", __func__);
  1162. break;
  1163. case ADC3:
  1164. snd_soc_component_update_bits(component, WCD9378_ANA_TX_CH3_HPF,
  1165. WCD9378_ANA_TX_CH3_HPF_HPF3_INIT_MASK, 0x00);
  1166. act_ps = snd_soc_component_read(component,
  1167. WCD9378_SMP_MIC_CTRL2_PDE11_ACT_PS);
  1168. if (act_ps)
  1169. dev_dbg(component->dev,
  1170. "%s: TX2 sequencer power on failed\n", __func__);
  1171. else
  1172. dev_dbg(component->dev,
  1173. "%s: TX2 sequencer power on success\n", __func__);
  1174. break;
  1175. };
  1176. break;
  1177. case SND_SOC_DAPM_POST_PMD:
  1178. wcd9378_tx_connect_port(component, w->shift, 0, false);
  1179. if (w->shift == ADC2 &&
  1180. test_bit(AMIC2_BCS_ENABLE, &wcd9378->status_mask)) {
  1181. wcd9378_tx_connect_port(component, MBHC, 0,
  1182. false);
  1183. clear_bit(AMIC2_BCS_ENABLE, &wcd9378->status_mask);
  1184. }
  1185. switch (w->shift) {
  1186. case ADC1:
  1187. /*Normal TXFE Startup*/
  1188. snd_soc_component_update_bits(component, WCD9378_ANA_TX_CH2,
  1189. WCD9378_ANA_TX_CH2_HPF1_INIT_MASK, 0x00);
  1190. /*tear down TX0 sequencer*/
  1191. snd_soc_component_update_bits(component, WCD9378_PDE11_REQ_PS,
  1192. WCD9378_PDE11_REQ_PS_PDE11_REQ_PS_MASK, 0x03);
  1193. break;
  1194. case ADC2:
  1195. if (test_bit(TX1_AMIC2_EN, &wcd9378->sys_usage_status))
  1196. /*tear down TX1 sequencer*/
  1197. snd_soc_component_update_bits(component, WCD9378_PDE34_REQ_PS,
  1198. WCD9378_PDE34_REQ_PS_PDE34_REQ_PS_MASK, 0x03);
  1199. if (test_bit(TX1_AMIC3_EN, &wcd9378->sys_usage_status)) {
  1200. /*Normal TXFE Startup*/
  1201. snd_soc_component_update_bits(component, WCD9378_ANA_TX_CH2,
  1202. WCD9378_ANA_TX_CH2_HPF1_INIT_MASK, 0x00);
  1203. /*tear down TX1 sequencer*/
  1204. snd_soc_component_update_bits(component,
  1205. WCD9378_SMP_MIC_CTRL1_PDE11_REQ_PS,
  1206. WCD9378_SMP_MIC_CTRL1_PDE11_REQ_PS_PDE11_REQ_PS_MASK,
  1207. 0x03);
  1208. }
  1209. break;
  1210. case ADC3:
  1211. /*Normal TXFE Startup*/
  1212. snd_soc_component_update_bits(component, WCD9378_ANA_TX_CH3_HPF,
  1213. WCD9378_ANA_TX_CH3_HPF_HPF3_INIT_MASK, 0x00);
  1214. /*tear down TX2 sequencer*/
  1215. snd_soc_component_update_bits(component, WCD9378_SMP_MIC_CTRL2_PDE11_REQ_PS,
  1216. WCD9378_SMP_MIC_CTRL2_PDE11_REQ_PS_PDE11_REQ_PS_MASK, 0x03);
  1217. break;
  1218. default:
  1219. break;
  1220. }
  1221. /*default delay 800us*/
  1222. usleep_range(800, 810);
  1223. /*Disable sys_usage_status*/
  1224. wcd9378_sys_usage_auto_udpate(component, sys_usage_bit, false);
  1225. wcd9378_swr_slvdev_datapath_control(wcd9378->dev, TX_PATH, false);
  1226. break;
  1227. default:
  1228. break;
  1229. }
  1230. return ret;
  1231. }
  1232. static int wcd9378_tx_swr_ctrl(struct snd_soc_dapm_widget *w,
  1233. struct snd_kcontrol *kcontrol,
  1234. int event)
  1235. {
  1236. struct snd_soc_component *component =
  1237. snd_soc_dapm_to_component(w->dapm);
  1238. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  1239. int ret = 0;
  1240. switch (event) {
  1241. case SND_SOC_DAPM_PRE_PMU:
  1242. wcd9378_tx_connect_port(component, w->shift,
  1243. SWR_CLK_RATE_2P4MHZ, true);
  1244. break;
  1245. case SND_SOC_DAPM_POST_PMD:
  1246. ret = swr_slvdev_datapath_control(wcd9378->tx_swr_dev,
  1247. wcd9378->tx_swr_dev->dev_num,
  1248. false);
  1249. break;
  1250. };
  1251. return ret;
  1252. }
  1253. static int wcd9378_codec_enable_micbias(struct snd_soc_dapm_widget *w,
  1254. struct snd_kcontrol *kcontrol,
  1255. int event)
  1256. {
  1257. struct snd_soc_component *component =
  1258. snd_soc_dapm_to_component(w->dapm);
  1259. int micb_num = 0;
  1260. dev_dbg(component->dev, "%s: wname: %s, event: %d\n",
  1261. __func__, w->name, event);
  1262. if (strnstr(w->name, "MIC BIAS1", sizeof("MIC BIAS1")))
  1263. micb_num = MIC_BIAS_1;
  1264. else if (strnstr(w->name, "MIC BIAS2", sizeof("MIC BIAS2")))
  1265. micb_num = MIC_BIAS_2;
  1266. else if (strnstr(w->name, "MIC BIAS3", sizeof("MIC BIAS3")))
  1267. micb_num = MIC_BIAS_3;
  1268. else
  1269. return -EINVAL;
  1270. switch (event) {
  1271. case SND_SOC_DAPM_PRE_PMU:
  1272. wcd9378_micbias_control(component, micb_num,
  1273. MICB_ENABLE, true);
  1274. break;
  1275. case SND_SOC_DAPM_POST_PMU:
  1276. usleep_range(1000, 1100);
  1277. break;
  1278. case SND_SOC_DAPM_POST_PMD:
  1279. wcd9378_micbias_control(component, micb_num,
  1280. MICB_DISABLE, true);
  1281. break;
  1282. };
  1283. return 0;
  1284. }
  1285. static int wcd9378_codec_enable_micbias_pullup(struct snd_soc_dapm_widget *w,
  1286. struct snd_kcontrol *kcontrol,
  1287. int event)
  1288. {
  1289. struct snd_soc_component *component =
  1290. snd_soc_dapm_to_component(w->dapm);
  1291. int micb_num = 0;
  1292. dev_dbg(component->dev, "%s: wname: %s, event: %d\n",
  1293. __func__, w->name, event);
  1294. if (strnstr(w->name, "VA MIC BIAS1", sizeof("VA MIC BIAS1")))
  1295. micb_num = MIC_BIAS_1;
  1296. else if (strnstr(w->name, "VA MIC BIAS2", sizeof("VA MIC BIAS2")))
  1297. micb_num = MIC_BIAS_2;
  1298. else if (strnstr(w->name, "VA MIC BIAS3", sizeof("VA MIC BIAS3")))
  1299. micb_num = MIC_BIAS_3;
  1300. else
  1301. return -EINVAL;
  1302. switch (event) {
  1303. case SND_SOC_DAPM_PRE_PMU:
  1304. wcd9378_micbias_control(component, micb_num,
  1305. MICB_PULLUP_ENABLE, true);
  1306. break;
  1307. case SND_SOC_DAPM_POST_PMU:
  1308. usleep_range(1000, 1100);
  1309. break;
  1310. case SND_SOC_DAPM_POST_PMD:
  1311. wcd9378_micbias_control(component, micb_num,
  1312. MICB_PULLUP_DISABLE, true);
  1313. break;
  1314. };
  1315. return 0;
  1316. }
  1317. /*
  1318. * wcd9378_soc_get_mbhc: get wcd9378_mbhc handle of corresponding component
  1319. * @component: handle to snd_soc_component *
  1320. *
  1321. * return wcd9378_mbhc handle or error code in case of failure
  1322. */
  1323. struct wcd9378_mbhc *wcd9378_soc_get_mbhc(struct snd_soc_component *component)
  1324. {
  1325. struct wcd9378_priv *wcd9378;
  1326. if (!component) {
  1327. pr_err_ratelimited("%s: Invalid params, NULL component\n", __func__);
  1328. return NULL;
  1329. }
  1330. wcd9378 = snd_soc_component_get_drvdata(component);
  1331. if (!wcd9378) {
  1332. pr_err_ratelimited("%s: wcd9378 is NULL\n", __func__);
  1333. return NULL;
  1334. }
  1335. return wcd9378->mbhc;
  1336. }
  1337. EXPORT_SYMBOL_GPL(wcd9378_soc_get_mbhc);
  1338. static int wcd9378_codec_hphl_dac_event(struct snd_soc_dapm_widget *w,
  1339. struct snd_kcontrol *kcontrol,
  1340. int event)
  1341. {
  1342. struct snd_soc_component *component =
  1343. snd_soc_dapm_to_component(w->dapm);
  1344. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  1345. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1346. w->name, event);
  1347. switch (event) {
  1348. case SND_SOC_DAPM_PRE_PMU:
  1349. /*OCP FSM EN*/
  1350. snd_soc_component_update_bits(component, WCD9378_HPH_OCP_CTL,
  1351. WCD9378_HPH_OCP_CTL_OCP_FSM_EN_MASK, 0x10);
  1352. /*SCD OP EN*/
  1353. snd_soc_component_update_bits(component, WCD9378_HPH_OCP_CTL,
  1354. WCD9378_HPH_OCP_CTL_SCD_OP_EN_MASK, 0x02);
  1355. /*HPHL ENABLE*/
  1356. snd_soc_component_update_bits(component, WCD9378_CDC_HPH_GAIN_CTL,
  1357. WCD9378_CDC_HPH_GAIN_CTL_HPHL_RX_EN_MASK, 0x04);
  1358. /*OPAMP_CHOP_CLK DISABLE*/
  1359. snd_soc_component_update_bits(component, WCD9378_HPH_RDAC_CLK_CTL1,
  1360. WCD9378_HPH_RDAC_CLK_CTL1_OPAMP_CHOP_CLK_EN_MASK, 0x00);
  1361. wcd9378_rx_connect_port(component, HPH_L, true);
  1362. if (wcd9378->comp1_enable) {
  1363. snd_soc_component_update_bits(component, WCD9378_CDC_COMP_CTL_0,
  1364. WCD9378_CDC_COMP_CTL_0_HPHL_COMP_EN_MASK, 0x02);
  1365. wcd9378_rx_connect_port(component, COMP_L, true);
  1366. }
  1367. break;
  1368. case SND_SOC_DAPM_POST_PMD:
  1369. /*OCP FSM DISABLE*/
  1370. snd_soc_component_update_bits(component, WCD9378_HPH_OCP_CTL,
  1371. WCD9378_HPH_OCP_CTL_OCP_FSM_EN_MASK, 0x00);
  1372. /*SCD OP DISABLE*/
  1373. snd_soc_component_update_bits(component, WCD9378_HPH_OCP_CTL,
  1374. WCD9378_HPH_OCP_CTL_SCD_OP_EN_MASK, 0x00);
  1375. /*HPHL DISABLE*/
  1376. snd_soc_component_update_bits(component, WCD9378_CDC_HPH_GAIN_CTL,
  1377. WCD9378_CDC_HPH_GAIN_CTL_HPHL_RX_EN_MASK, 0x00);
  1378. wcd9378_rx_connect_port(component, HPH_L, false);
  1379. if (wcd9378->comp1_enable) {
  1380. snd_soc_component_update_bits(component, WCD9378_CDC_COMP_CTL_0,
  1381. WCD9378_CDC_COMP_CTL_0_HPHL_COMP_EN_MASK, 0x00);
  1382. wcd9378_rx_connect_port(component, COMP_L, false);
  1383. }
  1384. break;
  1385. default:
  1386. break;
  1387. };
  1388. return 0;
  1389. }
  1390. static int wcd9378_codec_hphr_dac_event(struct snd_soc_dapm_widget *w,
  1391. struct snd_kcontrol *kcontrol,
  1392. int event)
  1393. {
  1394. struct snd_soc_component *component =
  1395. snd_soc_dapm_to_component(w->dapm);
  1396. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  1397. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1398. w->name, event);
  1399. switch (event) {
  1400. case SND_SOC_DAPM_PRE_PMU:
  1401. /*OCP FSM EN*/
  1402. snd_soc_component_update_bits(component, WCD9378_HPH_OCP_CTL,
  1403. WCD9378_HPH_OCP_CTL_OCP_FSM_EN_MASK, 0x10);
  1404. /*SCD OP EN*/
  1405. snd_soc_component_update_bits(component, WCD9378_HPH_OCP_CTL,
  1406. WCD9378_HPH_OCP_CTL_SCD_OP_EN_MASK, 0x02);
  1407. /*HPHR ENABLE*/
  1408. snd_soc_component_update_bits(component, WCD9378_CDC_HPH_GAIN_CTL,
  1409. WCD9378_CDC_HPH_GAIN_CTL_HPHR_RX_EN_MASK, 0x08);
  1410. /*OPAMP_CHOP_CLK DISABLE*/
  1411. snd_soc_component_update_bits(component, WCD9378_HPH_RDAC_CLK_CTL1,
  1412. WCD9378_HPH_RDAC_CLK_CTL1_OPAMP_CHOP_CLK_EN_MASK, 0x00);
  1413. wcd9378_rx_connect_port(component, HPH_R, true);
  1414. if (wcd9378->comp2_enable) {
  1415. snd_soc_component_update_bits(component, WCD9378_CDC_COMP_CTL_0,
  1416. WCD9378_CDC_COMP_CTL_0_HPHR_COMP_EN_MASK, 0x01);
  1417. wcd9378_rx_connect_port(component, COMP_R, true);
  1418. }
  1419. break;
  1420. case SND_SOC_DAPM_POST_PMD:
  1421. /*OCP FSM DISABLE*/
  1422. snd_soc_component_update_bits(component, WCD9378_HPH_OCP_CTL,
  1423. WCD9378_HPH_OCP_CTL_OCP_FSM_EN_MASK, 0x00);
  1424. /*SCD OP DISABLE*/
  1425. snd_soc_component_update_bits(component, WCD9378_HPH_OCP_CTL,
  1426. WCD9378_HPH_OCP_CTL_SCD_OP_EN_MASK, 0x00);
  1427. /*HPHR DISABLE*/
  1428. snd_soc_component_update_bits(component, WCD9378_CDC_HPH_GAIN_CTL,
  1429. WCD9378_CDC_HPH_GAIN_CTL_HPHR_RX_EN_MASK, 0x00);
  1430. wcd9378_rx_connect_port(component, HPH_R, false);
  1431. if (wcd9378->comp2_enable) {
  1432. snd_soc_component_update_bits(component, WCD9378_CDC_COMP_CTL_0,
  1433. WCD9378_CDC_COMP_CTL_0_HPHR_COMP_EN_MASK, 0x00);
  1434. wcd9378_rx_connect_port(component, COMP_R, false);
  1435. }
  1436. break;
  1437. default:
  1438. break;
  1439. };
  1440. return 0;
  1441. }
  1442. static int wcd9378_codec_enable_hphl_pa(struct snd_soc_dapm_widget *w,
  1443. struct snd_kcontrol *kcontrol,
  1444. int event)
  1445. {
  1446. struct snd_soc_component *component =
  1447. snd_soc_dapm_to_component(w->dapm);
  1448. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  1449. int bank = 0;
  1450. int act_ps = 0;
  1451. bank = (wcd9378_swr_slv_get_current_bank(wcd9378->rx_swr_dev,
  1452. wcd9378->rx_swr_dev->dev_num) ? 0 : 1);
  1453. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1454. w->name, event);
  1455. switch (event) {
  1456. case SND_SOC_DAPM_PRE_PMU:
  1457. if (wcd9378->update_wcd_event)
  1458. wcd9378->update_wcd_event(wcd9378->handle,
  1459. SLV_BOLERO_EVT_RX_MUTE,
  1460. (WCD_RX1 << 0x10 | 0x01));
  1461. if (wcd9378->update_wcd_event)
  1462. wcd9378->update_wcd_event(wcd9378->handle,
  1463. SLV_BOLERO_EVT_RX_MUTE,
  1464. (WCD_RX1 << 0x10));
  1465. wcd_enable_irq(&wcd9378->irq_info,
  1466. WCD9378_IRQ_HPHL_PDM_WD_INT);
  1467. act_ps = snd_soc_component_read(component, WCD9378_PDE47_ACT_PS);
  1468. if (act_ps)
  1469. dev_dbg(component->dev,
  1470. "%s: HPH sequencer power on failed\n", __func__);
  1471. else
  1472. dev_dbg(component->dev,
  1473. "%s: HPH sequencer power on success\n", __func__);
  1474. break;
  1475. case SND_SOC_DAPM_POST_PMD:
  1476. if (wcd9378->update_wcd_event)
  1477. wcd9378->update_wcd_event(wcd9378->handle,
  1478. SLV_BOLERO_EVT_RX_MUTE,
  1479. (WCD_RX1 << 0x10 | 0x1));
  1480. wcd_disable_irq(&wcd9378->irq_info,
  1481. WCD9378_IRQ_HPHL_PDM_WD_INT);
  1482. if (wcd9378->update_wcd_event && wcd9378->comp1_enable)
  1483. wcd9378->update_wcd_event(wcd9378->handle,
  1484. SLV_BOLERO_EVT_RX_COMPANDER_SOFT_RST,
  1485. (WCD_RX1 << 0x10));
  1486. blocking_notifier_call_chain(&wcd9378->mbhc->notifier,
  1487. WCD_EVENT_POST_HPHL_PA_OFF,
  1488. &wcd9378->mbhc->wcd_mbhc);
  1489. break;
  1490. default:
  1491. break;
  1492. };
  1493. return 0;
  1494. }
  1495. static int wcd9378_codec_enable_hphr_pa(struct snd_soc_dapm_widget *w,
  1496. struct snd_kcontrol *kcontrol,
  1497. int event)
  1498. {
  1499. struct snd_soc_component *component =
  1500. snd_soc_dapm_to_component(w->dapm);
  1501. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  1502. int act_ps = 0;
  1503. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1504. w->name, event);
  1505. switch (event) {
  1506. case SND_SOC_DAPM_PRE_PMU:
  1507. if (wcd9378->update_wcd_event)
  1508. wcd9378->update_wcd_event(wcd9378->handle,
  1509. SLV_BOLERO_EVT_RX_MUTE,
  1510. (WCD_RX2 << 0x10 | 0x1));
  1511. if (wcd9378->update_wcd_event)
  1512. wcd9378->update_wcd_event(wcd9378->handle,
  1513. SLV_BOLERO_EVT_RX_MUTE,
  1514. (WCD_RX2 << 0x10));
  1515. wcd_enable_irq(&wcd9378->irq_info,
  1516. WCD9378_IRQ_HPHR_PDM_WD_INT);
  1517. act_ps = snd_soc_component_read(component, WCD9378_PDE47_ACT_PS);
  1518. if (act_ps)
  1519. dev_dbg(component->dev,
  1520. "%s: HPH sequencer power on failed\n", __func__);
  1521. else
  1522. dev_dbg(component->dev,
  1523. "%s: HPH sequencer power on success\n", __func__);
  1524. break;
  1525. case SND_SOC_DAPM_POST_PMD:
  1526. if (wcd9378->update_wcd_event)
  1527. wcd9378->update_wcd_event(wcd9378->handle,
  1528. SLV_BOLERO_EVT_RX_MUTE,
  1529. (WCD_RX2 << 0x10 | 0x1));
  1530. wcd_disable_irq(&wcd9378->irq_info,
  1531. WCD9378_IRQ_HPHR_PDM_WD_INT);
  1532. if (wcd9378->update_wcd_event && wcd9378->comp2_enable)
  1533. wcd9378->update_wcd_event(wcd9378->handle,
  1534. SLV_BOLERO_EVT_RX_COMPANDER_SOFT_RST,
  1535. (WCD_RX2 << 0x10));
  1536. blocking_notifier_call_chain(&wcd9378->mbhc->notifier,
  1537. WCD_EVENT_POST_HPHR_PA_OFF,
  1538. &wcd9378->mbhc->wcd_mbhc);
  1539. break;
  1540. default:
  1541. break;
  1542. };
  1543. return 0;
  1544. }
  1545. static int wcd9378_codec_enable_aux_pa(struct snd_soc_dapm_widget *w,
  1546. struct snd_kcontrol *kcontrol,
  1547. int event)
  1548. {
  1549. struct snd_soc_component *component =
  1550. snd_soc_dapm_to_component(w->dapm);
  1551. struct wcd9378_priv *wcd9378 =
  1552. snd_soc_component_get_drvdata(component);
  1553. int ret = 0, act_ps = 0;
  1554. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1555. w->name, event);
  1556. switch (event) {
  1557. case SND_SOC_DAPM_PRE_PMU:
  1558. wcd9378_swr_slvdev_datapath_control(wcd9378->dev, RX_PATH, true);
  1559. if (test_bit(RX1_AUX_EN, &wcd9378->sys_usage_status)) {
  1560. if (wcd9378->update_wcd_event)
  1561. wcd9378->update_wcd_event(wcd9378->handle,
  1562. SLV_BOLERO_EVT_RX_MUTE,
  1563. (WCD_RX2 << 0x10));
  1564. wcd_enable_irq(&wcd9378->irq_info,
  1565. WCD9378_IRQ_HPHR_PDM_WD_INT);
  1566. } else {
  1567. if (wcd9378->update_wcd_event)
  1568. wcd9378->update_wcd_event(wcd9378->handle,
  1569. SLV_BOLERO_EVT_RX_MUTE,
  1570. (WCD_RX3 << 0x10));
  1571. wcd_enable_irq(&wcd9378->irq_info,
  1572. WCD9378_IRQ_AUX_PDM_WD_INT);
  1573. }
  1574. act_ps = snd_soc_component_read(component, WCD9378_PDE23_ACT_PS);
  1575. if (act_ps)
  1576. dev_dbg(component->dev,
  1577. "%s: SA sequencer power on failed\n", __func__);
  1578. else
  1579. dev_dbg(component->dev,
  1580. "%s: SA sequencer power on success\n", __func__);
  1581. break;
  1582. case SND_SOC_DAPM_POST_PMD:
  1583. if (test_bit(RX1_AUX_EN, &wcd9378->sys_usage_status)) {
  1584. if (wcd9378->update_wcd_event)
  1585. wcd9378->update_wcd_event(wcd9378->handle,
  1586. SLV_BOLERO_EVT_RX_MUTE,
  1587. (WCD_RX2 << 0x10 | 0x1));
  1588. wcd_disable_irq(&wcd9378->irq_info,
  1589. WCD9378_IRQ_HPHR_PDM_WD_INT);
  1590. } else {
  1591. if (wcd9378->update_wcd_event)
  1592. wcd9378->update_wcd_event(wcd9378->handle,
  1593. SLV_BOLERO_EVT_RX_MUTE,
  1594. (WCD_RX3 << 0x10 | 0x1));
  1595. wcd_disable_irq(&wcd9378->irq_info,
  1596. WCD9378_IRQ_AUX_PDM_WD_INT);
  1597. }
  1598. break;
  1599. };
  1600. return ret;
  1601. }
  1602. static int wcd9378_codec_enable_ear_pa(struct snd_soc_dapm_widget *w,
  1603. struct snd_kcontrol *kcontrol,
  1604. int event)
  1605. {
  1606. struct snd_soc_component *component =
  1607. snd_soc_dapm_to_component(w->dapm);
  1608. struct wcd9378_priv *wcd9378 =
  1609. snd_soc_component_get_drvdata(component);
  1610. int ret = 0, act_ps = 0;
  1611. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1612. w->name, event);
  1613. switch (event) {
  1614. case SND_SOC_DAPM_PRE_PMU:
  1615. wcd9378_swr_slvdev_datapath_control(wcd9378->dev, RX_PATH, true);
  1616. if (test_bit(RX0_EAR_EN, &wcd9378->sys_usage_status)) {
  1617. if (wcd9378->update_wcd_event)
  1618. wcd9378->update_wcd_event(wcd9378->handle,
  1619. SLV_BOLERO_EVT_RX_MUTE,
  1620. (WCD_RX1 << 0x10));
  1621. wcd_enable_irq(&wcd9378->irq_info,
  1622. WCD9378_IRQ_HPHL_PDM_WD_INT);
  1623. } else {
  1624. if (wcd9378->update_wcd_event)
  1625. wcd9378->update_wcd_event(wcd9378->handle,
  1626. SLV_BOLERO_EVT_RX_MUTE,
  1627. (WCD_RX3 << 0x10));
  1628. wcd_enable_irq(&wcd9378->irq_info,
  1629. WCD9378_IRQ_AUX_PDM_WD_INT);
  1630. }
  1631. act_ps = snd_soc_component_read(component, WCD9378_PDE23_ACT_PS);
  1632. if (act_ps)
  1633. dev_dbg(component->dev,
  1634. "%s: SA sequencer power on failed\n", __func__);
  1635. else
  1636. dev_dbg(component->dev,
  1637. "%s: SA sequencer power on successful\n", __func__);
  1638. break;
  1639. case SND_SOC_DAPM_POST_PMD:
  1640. if (test_bit(RX0_EAR_EN, &wcd9378->sys_usage_status)) {
  1641. if (wcd9378->update_wcd_event)
  1642. wcd9378->update_wcd_event(wcd9378->handle,
  1643. SLV_BOLERO_EVT_RX_MUTE,
  1644. (WCD_RX1 << 0x10 | 0x1));
  1645. wcd_disable_irq(&wcd9378->irq_info,
  1646. WCD9378_IRQ_HPHL_PDM_WD_INT);
  1647. } else {
  1648. if (wcd9378->update_wcd_event)
  1649. wcd9378->update_wcd_event(wcd9378->handle,
  1650. SLV_BOLERO_EVT_RX_MUTE,
  1651. (WCD_RX3 << 0x10 | 0x1));
  1652. wcd_disable_irq(&wcd9378->irq_info,
  1653. WCD9378_IRQ_AUX_PDM_WD_INT);
  1654. }
  1655. break;
  1656. };
  1657. return ret;
  1658. }
  1659. static int wcd9378_get_hph_pwr_level(int hph_mode)
  1660. {
  1661. switch (hph_mode) {
  1662. case CLS_H_LOHIFI:
  1663. case CLS_AB_LOHIFI:
  1664. return PWR_LEVEL_LOHIFI_VAL;
  1665. case CLS_H_LP:
  1666. case CLS_AB_LP:
  1667. return PWR_LEVEL_LP_VAL;
  1668. case CLS_H_HIFI:
  1669. case CLS_AB_HIFI:
  1670. return PWR_LEVEL_HIFI_VAL;
  1671. case CLS_H_ULP:
  1672. case CLS_AB:
  1673. case CLS_H_NORMAL:
  1674. default:
  1675. return PWR_LEVEL_ULP_VAL;
  1676. }
  1677. return PWR_LEVEL_ULP_VAL;
  1678. }
  1679. static void wcd9378_hph_set_channel_volume(struct snd_soc_component *component)
  1680. {
  1681. struct wcd9378_priv *wcd9378 =
  1682. snd_soc_component_get_drvdata(component);
  1683. if ((!wcd9378->comp1_enable) &&
  1684. (!wcd9378->comp2_enable)) {
  1685. snd_soc_component_update_bits(component,
  1686. (WCD9378_FU42_CH_VOL_CH1 | WCD9378_MBQ_ENABLE_MASK),
  1687. WCD9378_FU42_CH_VOL_CH1_FU42_CH_VOL_CH1_MASK,
  1688. wcd9378->hph_gain >> 8);
  1689. snd_soc_component_update_bits(component,
  1690. WCD9378_FU42_CH_VOL_CH1,
  1691. WCD9378_FU42_CH_VOL_CH1_FU42_CH_VOL_CH1_MASK,
  1692. wcd9378->hph_gain & 0x00ff);
  1693. snd_soc_component_update_bits(component,
  1694. (WCD9378_FU42_CH_VOL_CH2 | WCD9378_MBQ_ENABLE_MASK),
  1695. WCD9378_FU42_CH_VOL_CH2_FU42_CH_VOL_CH2_MASK,
  1696. wcd9378->hph_gain >> 8);
  1697. snd_soc_component_update_bits(component,
  1698. WCD9378_FU42_CH_VOL_CH2,
  1699. WCD9378_FU42_CH_VOL_CH2_FU42_CH_VOL_CH2_MASK,
  1700. wcd9378->hph_gain & 0x00ff);
  1701. }
  1702. }
  1703. static int wcd9378_hph_sequencer_enable(struct snd_soc_dapm_widget *w,
  1704. struct snd_kcontrol *kcontrol, int event)
  1705. {
  1706. struct snd_soc_component *component =
  1707. snd_soc_dapm_to_component(w->dapm);
  1708. struct wcd9378_priv *wcd9378 =
  1709. snd_soc_component_get_drvdata(component);
  1710. int power_level, ret = 0;
  1711. struct swr_device *swr_dev = wcd9378->tx_swr_dev;
  1712. u8 scp_commit_val = 0x2;
  1713. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1714. w->name, event);
  1715. switch (event) {
  1716. case SND_SOC_DAPM_PRE_PMU:
  1717. wcd9378_sys_usage_auto_udpate(component, RX0_RX1_HPH_EN, true);
  1718. if ((!wcd9378->comp1_enable) || (!wcd9378->comp2_enable)) {
  1719. snd_soc_component_update_bits(component, WCD9378_HPH_UP_T7,
  1720. WCD9378_HPH_UP_T7_HPH_UP_T7_MASK, 0x07);
  1721. snd_soc_component_update_bits(component, WCD9378_HPH_DN_T1,
  1722. WCD9378_HPH_DN_T1_HPH_DN_T1_MASK, 0x07);
  1723. }
  1724. if ((wcd9378->hph_mode == CLS_AB) ||
  1725. (wcd9378->hph_mode == CLS_AB_HIFI) ||
  1726. (wcd9378->hph_mode == CLS_AB_LP) ||
  1727. (wcd9378->hph_mode == CLS_AB_LOHIFI))
  1728. snd_soc_component_update_bits(component, WCD9378_CP_CP_DTOP_CTRL_14,
  1729. WCD9378_CP_CP_DTOP_CTRL_14_OVERRIDE_VREF_MASK, 0x80);
  1730. /*GET HPH_MODE*/
  1731. power_level = wcd9378_get_hph_pwr_level(wcd9378->hph_mode);
  1732. /*SET HPH_MODE*/
  1733. snd_soc_component_update_bits(component, WCD9378_IT41_USAGE,
  1734. WCD9378_IT41_USAGE_IT41_USAGE_MASK, power_level);
  1735. /*TURN ON HPH SEQUENCER*/
  1736. snd_soc_component_update_bits(component, WCD9378_PDE47_REQ_PS,
  1737. WCD9378_PDE47_REQ_PS_PDE47_REQ_PS_MASK, 0x00);
  1738. /*TBD: SET SDCA GAIN, NEED CHECK THE LOGIC*/
  1739. wcd9378_hph_set_channel_volume(component);
  1740. if ((!wcd9378->comp1_enable) || (!wcd9378->comp2_enable))
  1741. /*PA delay is 22400us*/
  1742. usleep_range(22500, 22510);
  1743. else
  1744. /*COMP delay is 9400us*/
  1745. usleep_range(9500, 9510);
  1746. /*RX0 unmute*/
  1747. snd_soc_component_update_bits(component, WCD9378_FU42_MUTE_CH1,
  1748. WCD9378_FU42_MUTE_CH1_FU42_MUTE_CH1_MASK, 0x00);
  1749. /*RX1 unmute*/
  1750. snd_soc_component_update_bits(component, WCD9378_FU42_MUTE_CH2,
  1751. WCD9378_FU42_MUTE_CH2_FU42_MUTE_CH2_MASK, 0x00);
  1752. if (wcd9378->sys_usage == SYS_USAGE_10)
  1753. /*FU23 UNMUTE*/
  1754. snd_soc_component_update_bits(component, WCD9378_FU23_MUTE,
  1755. WCD9378_FU23_MUTE_FU23_MUTE_MASK, 0x00);
  1756. swr_write(swr_dev, swr_dev->dev_num, 0x004c, &scp_commit_val);
  1757. wcd9378_swr_slvdev_datapath_control(wcd9378->dev, RX_PATH, true);
  1758. break;
  1759. case SND_SOC_DAPM_POST_PMD:
  1760. /*RX0 mute*/
  1761. snd_soc_component_update_bits(component, WCD9378_FU42_MUTE_CH1,
  1762. WCD9378_FU42_MUTE_CH1_FU42_MUTE_CH1_MASK, 0x01);
  1763. /*RX1 mute*/
  1764. snd_soc_component_update_bits(component, WCD9378_FU42_MUTE_CH2,
  1765. WCD9378_FU42_MUTE_CH2_FU42_MUTE_CH2_MASK, 0x01);
  1766. /*TEAR DOWN HPH SEQUENCER*/
  1767. snd_soc_component_update_bits(component, WCD9378_PDE47_REQ_PS,
  1768. WCD9378_PDE47_REQ_PS_PDE47_REQ_PS_MASK, 0x03);
  1769. if (!wcd9378->comp1_enable || !wcd9378->comp2_enable)
  1770. /*PA delay is 24250us*/
  1771. usleep_range(24300, 24310);
  1772. else
  1773. /*COMP delay is 11250us*/
  1774. usleep_range(11300, 11310);
  1775. wcd9378_sys_usage_auto_udpate(component, RX0_RX1_HPH_EN, false);
  1776. break;
  1777. default:
  1778. break;
  1779. };
  1780. return ret;
  1781. }
  1782. static int wcd9378_codec_ear_dac_event(struct snd_soc_dapm_widget *w,
  1783. struct snd_kcontrol *kcontrol,
  1784. int event)
  1785. {
  1786. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  1787. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  1788. int ear_rx2 = 0;
  1789. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1790. w->name, event);
  1791. ear_rx2 = snd_soc_component_read(component, WCD9378_CDC_AUX_GAIN_CTL) &
  1792. WCD9378_CDC_AUX_GAIN_CTL_AUX_EN_MASK;
  1793. switch (event) {
  1794. case SND_SOC_DAPM_PRE_PMU:
  1795. /*SHORT_PROT_EN ENABLE*/
  1796. snd_soc_component_update_bits(component, WCD9378_ANA_EAR,
  1797. WCD9378_ANA_EAR_SHORT_PROT_EN_MASK, 0x40);
  1798. if (!ear_rx2) {
  1799. /*RX0 ENABLE*/
  1800. snd_soc_component_update_bits(component, WCD9378_CDC_HPH_GAIN_CTL,
  1801. WCD9378_CDC_HPH_GAIN_CTL_HPHL_RX_EN_MASK, 0x04);
  1802. wcd9378_sys_usage_auto_udpate(component, RX0_EAR_EN, true);
  1803. if (wcd9378->comp1_enable) {
  1804. snd_soc_component_update_bits(component, WCD9378_CDC_COMP_CTL_0,
  1805. WCD9378_CDC_COMP_CTL_0_EAR_COMP_EN_MASK, 0x04);
  1806. wcd9378_rx_connect_port(component, COMP_L, true);
  1807. }
  1808. wcd9378_rx_connect_port(component, HPH_L, true);
  1809. } else {
  1810. wcd9378_sys_usage_auto_udpate(component, RX2_EAR_EN, true);
  1811. /*FORCE CLASS_AB EN*/
  1812. snd_soc_component_update_bits(component, WCD9378_SEQ_OVRRIDE_CTL0,
  1813. WCD9378_SEQ_OVRRIDE_CTL0_CLASSAB_EN_OVR_MASK, 0x20);
  1814. snd_soc_component_update_bits(component, WCD9378_CP_CP_DTOP_CTRL_14,
  1815. WCD9378_CP_CP_DTOP_CTRL_14_OVERRIDE_VREF_MASK, 0x80);
  1816. if (wcd9378->rx2_clk_mode)
  1817. snd_soc_component_update_bits(component, WCD9378_CDC_PATH_MODE,
  1818. WCD9378_CDC_PATH_MODE_RX2_CLK_RATE_MASK, 0x40);
  1819. wcd9378_rx_connect_port(component, LO, true);
  1820. }
  1821. break;
  1822. case SND_SOC_DAPM_POST_PMD:
  1823. /*SHORT_PROT_EN DISABLE*/
  1824. snd_soc_component_update_bits(component, WCD9378_ANA_EAR,
  1825. WCD9378_ANA_EAR_SHORT_PROT_EN_MASK, 0x00);
  1826. if (test_bit(RX0_EAR_EN, &wcd9378->sys_usage_status)) {
  1827. /*RX0 DISABLE*/
  1828. snd_soc_component_update_bits(component, WCD9378_CDC_HPH_GAIN_CTL,
  1829. WCD9378_CDC_HPH_GAIN_CTL_HPHL_RX_EN_MASK, 0x00);
  1830. wcd9378_rx_connect_port(component, HPH_L, false);
  1831. if (wcd9378->comp1_enable) {
  1832. snd_soc_component_update_bits(component, WCD9378_CDC_COMP_CTL_0,
  1833. WCD9378_CDC_COMP_CTL_0_EAR_COMP_EN_MASK, 0x00);
  1834. wcd9378_rx_connect_port(component, COMP_L, false);
  1835. }
  1836. wcd9378_sys_usage_auto_udpate(component, RX0_EAR_EN, false);
  1837. } else {
  1838. wcd9378_rx_connect_port(component, LO, false);
  1839. wcd9378_sys_usage_auto_udpate(component, RX2_EAR_EN, false);
  1840. wcd9378_swr_slvdev_datapath_control(wcd9378->dev, RX_PATH, false);
  1841. }
  1842. break;
  1843. };
  1844. return 0;
  1845. }
  1846. static int wcd9378_codec_aux_dac_event(struct snd_soc_dapm_widget *w,
  1847. struct snd_kcontrol *kcontrol,
  1848. int event)
  1849. {
  1850. struct snd_soc_component *component = snd_soc_dapm_to_component(w->dapm);
  1851. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  1852. int aux_rx2 = 0;
  1853. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1854. w->name, event);
  1855. aux_rx2 = snd_soc_component_read(component, WCD9378_CDC_AUX_GAIN_CTL) &
  1856. WCD9378_CDC_AUX_GAIN_CTL_AUX_EN_MASK;
  1857. switch (event) {
  1858. case SND_SOC_DAPM_PRE_PMU:
  1859. /*AUXPA SHORT PROT ENABLE*/
  1860. snd_soc_component_update_bits(component, WCD9378_AUX_AUXPA,
  1861. WCD9378_AUX_AUXPA_AUX_PA_SHORT_PROT_EN_MASK, 0x40);
  1862. if (!aux_rx2) {
  1863. /*RX1 ENABLE*/
  1864. snd_soc_component_update_bits(component, WCD9378_CDC_HPH_GAIN_CTL,
  1865. WCD9378_CDC_HPH_GAIN_CTL_HPHR_RX_EN_MASK, 0x08);
  1866. wcd9378_sys_usage_auto_udpate(component, RX1_AUX_EN, true);
  1867. wcd9378_rx_connect_port(component, HPH_R, true);
  1868. } else {
  1869. wcd9378_sys_usage_auto_udpate(component, RX2_AUX_EN, true);
  1870. if (wcd9378->rx2_clk_mode)
  1871. snd_soc_component_update_bits(component, WCD9378_CDC_PATH_MODE,
  1872. WCD9378_CDC_PATH_MODE_RX2_CLK_RATE_MASK, 0x40);
  1873. wcd9378_rx_connect_port(component, LO, true);
  1874. }
  1875. break;
  1876. case SND_SOC_DAPM_POST_PMD:
  1877. /*AUXPA SHORT PROT DISABLE*/
  1878. snd_soc_component_update_bits(component, WCD9378_AUX_AUXPA,
  1879. WCD9378_AUX_AUXPA_AUX_PA_SHORT_PROT_EN_MASK, 0x00);
  1880. if (test_bit(RX1_AUX_EN, &wcd9378->sys_usage_status)) {
  1881. wcd9378_rx_connect_port(component, HPH_R, false);
  1882. wcd9378_sys_usage_auto_udpate(component, RX1_AUX_EN, false);
  1883. } else {
  1884. wcd9378_rx_connect_port(component, LO, false);
  1885. wcd9378_sys_usage_auto_udpate(component, RX2_AUX_EN, false);
  1886. wcd9378_swr_slvdev_datapath_control(wcd9378->dev, RX_PATH, false);
  1887. }
  1888. break;
  1889. };
  1890. return 0;
  1891. }
  1892. static int wcd9378_sa_sequencer_enable(struct snd_soc_dapm_widget *w,
  1893. struct snd_kcontrol *kcontrol, int event)
  1894. {
  1895. struct snd_soc_component *component =
  1896. snd_soc_dapm_to_component(w->dapm);
  1897. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  1898. w->name, event);
  1899. switch (event) {
  1900. case SND_SOC_DAPM_PRE_PMU:
  1901. /*TURN ON AMP SEQUENCER*/
  1902. snd_soc_component_update_bits(component, WCD9378_PDE23_REQ_PS,
  1903. WCD9378_PDE23_REQ_PS_PDE23_REQ_PS_MASK, 0x00);
  1904. /*default delay 8550us*/
  1905. usleep_range(8600, 8610);
  1906. /*FU23 UNMUTE*/
  1907. snd_soc_component_update_bits(component, WCD9378_FU23_MUTE,
  1908. WCD9378_FU23_MUTE_FU23_MUTE_MASK, 0x00);
  1909. break;
  1910. case SND_SOC_DAPM_POST_PMD:
  1911. /*FU23 MUTE*/
  1912. snd_soc_component_update_bits(component, WCD9378_FU23_MUTE,
  1913. WCD9378_FU23_MUTE_FU23_MUTE_MASK, 0x01);
  1914. /*TEAR DOWN AMP SEQUENCER*/
  1915. snd_soc_component_update_bits(component, WCD9378_PDE23_REQ_PS,
  1916. WCD9378_PDE23_REQ_PS_PDE23_REQ_PS_MASK, 0x03);
  1917. /*default delay 1530us*/
  1918. usleep_range(15400, 15410);
  1919. break;
  1920. default:
  1921. break;
  1922. };
  1923. return 0;
  1924. }
  1925. int wcd9378_micbias_control(struct snd_soc_component *component,
  1926. int micb_num, int req, bool is_dapm)
  1927. {
  1928. struct wcd9378_priv *wcd9378 =
  1929. snd_soc_component_get_drvdata(component);
  1930. struct wcd9378_pdata *pdata =
  1931. dev_get_platdata(wcd9378->dev);
  1932. struct wcd9378_micbias_setting *mb = &pdata->micbias;
  1933. int micb_usage = 0, micb_mask = 0, micb_usage_val = 0;
  1934. int pre_off_event = 0, post_off_event = 0;
  1935. int post_on_event = 0, post_dapm_off = 0;
  1936. int post_dapm_on = 0;
  1937. int pull_up_mask = 0, pull_up_en = 0;
  1938. int micb_index = 0, ret = 0;
  1939. switch (micb_num) {
  1940. case MIC_BIAS_1:
  1941. pull_up_mask = WCD9378_MB_PULLUP_EN_MB1_1P8V_OR_PULLUP_SEL_MASK;
  1942. pull_up_en = 0x01;
  1943. micb_usage = WCD9378_IT11_MICB;
  1944. micb_mask = WCD9378_IT11_MICB_IT11_MICB_MASK;
  1945. micb_usage_val = mb->micb1_usage_val;
  1946. break;
  1947. case MIC_BIAS_2:
  1948. pull_up_mask = WCD9378_MB_PULLUP_EN_MB2_1P8V_OR_PULLUP_SEL_MASK;
  1949. pull_up_en = 0x02;
  1950. micb_usage = WCD9378_SMP_MIC_CTRL1_IT11_MICB;
  1951. micb_mask = WCD9378_SMP_MIC_CTRL1_IT11_MICB_IT11_MICB_MASK;
  1952. micb_usage_val = mb->micb2_usage_val;
  1953. pre_off_event = WCD_EVENT_PRE_MICBIAS_2_OFF;
  1954. post_off_event = WCD_EVENT_POST_MICBIAS_2_OFF;
  1955. post_on_event = WCD_EVENT_POST_MICBIAS_2_ON;
  1956. post_dapm_on = WCD_EVENT_POST_DAPM_MICBIAS_2_ON;
  1957. post_dapm_off = WCD_EVENT_POST_DAPM_MICBIAS_2_OFF;
  1958. break;
  1959. case MIC_BIAS_3:
  1960. micb_usage = WCD9378_SMP_MIC_CTRL2_IT11_MICB;
  1961. micb_mask = WCD9378_SMP_MIC_CTRL2_IT11_MICB_IT11_MICB_MASK;
  1962. pull_up_mask = WCD9378_MB_PULLUP_EN_MB3_1P8V_OR_PULLUP_SEL_MASK;
  1963. pull_up_en = 0x04;
  1964. micb_usage_val = mb->micb3_usage_val;
  1965. break;
  1966. default:
  1967. dev_err(component->dev, "%s: Invalid micbias number: %d\n",
  1968. __func__, micb_num);
  1969. return -EINVAL;
  1970. }
  1971. mutex_lock(&wcd9378->micb_lock);
  1972. micb_index = micb_num - 1;
  1973. switch (req) {
  1974. case MICB_PULLUP_ENABLE:
  1975. wcd9378->pullup_ref[micb_index]++;
  1976. if ((wcd9378->pullup_ref[micb_index] == 1) &&
  1977. (wcd9378->micb_ref[micb_index] == 0)) {
  1978. snd_soc_component_update_bits(component, WCD9378_MB_PULLUP_EN,
  1979. pull_up_mask, pull_up_en);
  1980. snd_soc_component_update_bits(component,
  1981. micb_usage, micb_mask, 0x03);
  1982. if (micb_num == MIC_BIAS_2) {
  1983. snd_soc_component_update_bits(component,
  1984. WCD9378_IT31_MICB,
  1985. WCD9378_IT31_MICB_IT31_MICB_MASK,
  1986. 0x03);
  1987. wcd9378->curr_micbias2 = 1800;
  1988. }
  1989. }
  1990. break;
  1991. case MICB_PULLUP_DISABLE:
  1992. if (wcd9378->pullup_ref[micb_index] > 0)
  1993. wcd9378->pullup_ref[micb_index]--;
  1994. if ((wcd9378->pullup_ref[micb_index] == 0) &&
  1995. (wcd9378->micb_ref[micb_index] == 0)) {
  1996. snd_soc_component_update_bits(component, micb_usage, micb_mask, 0x01);
  1997. if (micb_num == MIC_BIAS_2) {
  1998. snd_soc_component_update_bits(component,
  1999. WCD9378_IT31_MICB,
  2000. WCD9378_IT31_MICB_IT31_MICB_MASK,
  2001. 0x01);
  2002. wcd9378->curr_micbias2 = 0;
  2003. }
  2004. }
  2005. break;
  2006. case MICB_ENABLE:
  2007. if (!wcd9378->dev_up) {
  2008. dev_dbg(component->dev, "%s: enable req %d wcd device down\n",
  2009. __func__, req);
  2010. ret = -ENODEV;
  2011. goto done;
  2012. }
  2013. wcd9378->micb_ref[micb_index]++;
  2014. if (wcd9378->micb_ref[micb_index] == 1) {
  2015. dev_dbg(component->dev, "%s: enable micbias, micb_usage:0x%0x, val:0x%0x\n",
  2016. __func__, micb_usage, micb_usage_val);
  2017. snd_soc_component_update_bits(component,
  2018. micb_usage, micb_mask, micb_usage_val);
  2019. if (micb_num == MIC_BIAS_2) {
  2020. snd_soc_component_update_bits(component,
  2021. WCD9378_IT31_MICB,
  2022. WCD9378_IT31_MICB_IT31_MICB_MASK,
  2023. micb_usage_val);
  2024. wcd9378->curr_micbias2 = 1800;
  2025. }
  2026. if (post_on_event)
  2027. blocking_notifier_call_chain(
  2028. &wcd9378->mbhc->notifier,
  2029. post_on_event,
  2030. &wcd9378->mbhc->wcd_mbhc);
  2031. }
  2032. if (is_dapm && post_dapm_on && wcd9378->mbhc)
  2033. blocking_notifier_call_chain(&wcd9378->mbhc->notifier,
  2034. post_dapm_on,
  2035. &wcd9378->mbhc->wcd_mbhc);
  2036. break;
  2037. case MICB_DISABLE:
  2038. if (wcd9378->micb_ref[micb_index] > 0)
  2039. wcd9378->micb_ref[micb_index]--;
  2040. if ((wcd9378->micb_ref[micb_index] == 0) &&
  2041. (wcd9378->pullup_ref[micb_index] > 0)) {
  2042. snd_soc_component_update_bits(component, WCD9378_MB_PULLUP_EN,
  2043. pull_up_mask, pull_up_en);
  2044. if (micb_num == MIC_BIAS_2)
  2045. wcd9378->curr_micbias2 = 1800;
  2046. } else if ((wcd9378->micb_ref[micb_index] == 0) &&
  2047. (wcd9378->pullup_ref[micb_index] == 0)) {
  2048. if (pre_off_event && wcd9378->mbhc)
  2049. blocking_notifier_call_chain(
  2050. &wcd9378->mbhc->notifier,
  2051. pre_off_event,
  2052. &wcd9378->mbhc->wcd_mbhc);
  2053. snd_soc_component_update_bits(component, micb_usage,
  2054. micb_mask, 0x00);
  2055. if (micb_num == MIC_BIAS_2) {
  2056. snd_soc_component_update_bits(component,
  2057. WCD9378_IT31_MICB,
  2058. WCD9378_IT31_MICB_IT31_MICB_MASK,
  2059. 0x00);
  2060. wcd9378->curr_micbias2 = 0;
  2061. }
  2062. if (post_off_event && wcd9378->mbhc)
  2063. blocking_notifier_call_chain(
  2064. &wcd9378->mbhc->notifier,
  2065. post_off_event,
  2066. &wcd9378->mbhc->wcd_mbhc);
  2067. }
  2068. if (is_dapm && post_dapm_off && wcd9378->mbhc)
  2069. blocking_notifier_call_chain(&wcd9378->mbhc->notifier,
  2070. post_dapm_off,
  2071. &wcd9378->mbhc->wcd_mbhc);
  2072. break;
  2073. default:
  2074. dev_err(component->dev, "%s: Invalid req event: %d\n",
  2075. __func__, req);
  2076. return -EINVAL;
  2077. }
  2078. dev_dbg(component->dev,
  2079. "%s: micb_num:%d, micb_ref: %d, pullup_ref: %d\n",
  2080. __func__, micb_num, wcd9378->micb_ref[micb_index],
  2081. wcd9378->pullup_ref[micb_index]);
  2082. done:
  2083. mutex_unlock(&wcd9378->micb_lock);
  2084. return ret;
  2085. }
  2086. EXPORT_SYMBOL_GPL(wcd9378_micbias_control);
  2087. static int wcd9378_get_logical_addr(struct swr_device *swr_dev)
  2088. {
  2089. int ret = 0;
  2090. uint8_t devnum = 0;
  2091. int num_retry = NUM_ATTEMPTS;
  2092. do {
  2093. /* retry after 4ms */
  2094. usleep_range(4000, 4010);
  2095. ret = swr_get_logical_dev_num(swr_dev, swr_dev->addr, &devnum);
  2096. } while (ret && --num_retry);
  2097. if (ret)
  2098. dev_err(&swr_dev->dev,
  2099. "%s get devnum %d for dev addr %llx failed\n",
  2100. __func__, devnum, swr_dev->addr);
  2101. swr_dev->dev_num = devnum;
  2102. return 0;
  2103. }
  2104. static bool get_usbc_hs_status(struct snd_soc_component *component,
  2105. struct wcd_mbhc_config *mbhc_cfg)
  2106. {
  2107. if (mbhc_cfg->enable_usbc_analog) {
  2108. if (!(snd_soc_component_read(component, WCD9378_ANA_MBHC_MECH)
  2109. & 0x20))
  2110. return true;
  2111. }
  2112. return false;
  2113. }
  2114. int wcd9378_swr_dmic_register_notifier(struct snd_soc_component *component,
  2115. struct notifier_block *nblock,
  2116. bool enable)
  2117. {
  2118. struct wcd9378_priv *wcd9378_priv = NULL;
  2119. if (component == NULL) {
  2120. pr_err_ratelimited("%s: wcd9378 component is NULL\n", __func__);
  2121. return -EINVAL;
  2122. }
  2123. wcd9378_priv = snd_soc_component_get_drvdata(component);
  2124. wcd9378_priv->notify_swr_dmic = enable;
  2125. if (enable)
  2126. return blocking_notifier_chain_register(&wcd9378_priv->notifier,
  2127. nblock);
  2128. else
  2129. return blocking_notifier_chain_unregister(
  2130. &wcd9378_priv->notifier, nblock);
  2131. }
  2132. EXPORT_SYMBOL_GPL(wcd9378_swr_dmic_register_notifier);
  2133. static int wcd9378_event_notify(struct notifier_block *block,
  2134. unsigned long val,
  2135. void *data)
  2136. {
  2137. u16 event = (val & 0xffff);
  2138. int ret = 0;
  2139. struct wcd9378_priv *wcd9378 = dev_get_drvdata((struct device *)data);
  2140. struct snd_soc_component *component = wcd9378->component;
  2141. struct wcd_mbhc *mbhc;
  2142. int rx_clk_type;
  2143. switch (event) {
  2144. case BOLERO_SLV_EVT_TX_CH_HOLD_CLEAR:
  2145. if (test_bit(WCD_ADC1, &wcd9378->status_mask)) {
  2146. snd_soc_component_update_bits(component,
  2147. WCD9378_ANA_TX_CH2, 0x40, 0x00);
  2148. set_bit(WCD_ADC1_MODE, &wcd9378->status_mask);
  2149. clear_bit(WCD_ADC1, &wcd9378->status_mask);
  2150. }
  2151. if (test_bit(WCD_ADC2, &wcd9378->status_mask)) {
  2152. snd_soc_component_update_bits(component,
  2153. WCD9378_ANA_TX_CH2, 0x20, 0x00);
  2154. set_bit(WCD_ADC2_MODE, &wcd9378->status_mask);
  2155. clear_bit(WCD_ADC2, &wcd9378->status_mask);
  2156. }
  2157. if (test_bit(WCD_ADC3, &wcd9378->status_mask)) {
  2158. snd_soc_component_update_bits(component,
  2159. WCD9378_ANA_TX_CH3_HPF, 0x40, 0x00);
  2160. set_bit(WCD_ADC3_MODE, &wcd9378->status_mask);
  2161. clear_bit(WCD_ADC3, &wcd9378->status_mask);
  2162. }
  2163. break;
  2164. case BOLERO_SLV_EVT_PA_OFF_PRE_SSR:
  2165. snd_soc_component_update_bits(component, WCD9378_ANA_HPH,
  2166. 0xC0, 0x00);
  2167. snd_soc_component_update_bits(component, WCD9378_ANA_EAR,
  2168. 0x80, 0x00);
  2169. snd_soc_component_update_bits(component, WCD9378_AUX_AUXPA,
  2170. 0x80, 0x00);
  2171. break;
  2172. case BOLERO_SLV_EVT_SSR_DOWN:
  2173. wcd9378->dev_up = false;
  2174. if (wcd9378->notify_swr_dmic)
  2175. blocking_notifier_call_chain(&wcd9378->notifier,
  2176. WCD9378_EVT_SSR_DOWN,
  2177. NULL);
  2178. wcd9378->mbhc->wcd_mbhc.deinit_in_progress = true;
  2179. mbhc = &wcd9378->mbhc->wcd_mbhc;
  2180. wcd9378->usbc_hs_status = get_usbc_hs_status(component,
  2181. mbhc->mbhc_cfg);
  2182. wcd9378_mbhc_ssr_down(wcd9378->mbhc, component);
  2183. wcd9378_reset_low(wcd9378->dev);
  2184. break;
  2185. case BOLERO_SLV_EVT_SSR_UP:
  2186. wcd9378_reset(wcd9378->dev);
  2187. /* allow reset to take effect */
  2188. usleep_range(10000, 10010);
  2189. wcd9378_get_logical_addr(wcd9378->tx_swr_dev);
  2190. wcd9378_get_logical_addr(wcd9378->rx_swr_dev);
  2191. wcd9378->tx_swr_dev->scp1_val = 0;
  2192. wcd9378->tx_swr_dev->scp2_val = 0;
  2193. wcd9378->rx_swr_dev->scp1_val = 0;
  2194. wcd9378->rx_swr_dev->scp2_val = 0;
  2195. wcd9378_init_reg(component);
  2196. regcache_mark_dirty(wcd9378->regmap);
  2197. regcache_sync(wcd9378->regmap);
  2198. /* Initialize MBHC module */
  2199. mbhc = &wcd9378->mbhc->wcd_mbhc;
  2200. ret = wcd9378_mbhc_post_ssr_init(wcd9378->mbhc, component);
  2201. if (ret) {
  2202. dev_err(component->dev, "%s: mbhc initialization failed\n",
  2203. __func__);
  2204. } else {
  2205. wcd9378_mbhc_hs_detect(component, mbhc->mbhc_cfg);
  2206. }
  2207. wcd9378->mbhc->wcd_mbhc.deinit_in_progress = false;
  2208. wcd9378->dev_up = true;
  2209. if (wcd9378->notify_swr_dmic)
  2210. blocking_notifier_call_chain(&wcd9378->notifier,
  2211. WCD9378_EVT_SSR_UP,
  2212. NULL);
  2213. if (wcd9378->usbc_hs_status)
  2214. mdelay(500);
  2215. break;
  2216. case BOLERO_SLV_EVT_CLK_NOTIFY:
  2217. snd_soc_component_update_bits(component,
  2218. WCD9378_TOP_CLK_CFG, 0x06,
  2219. ((val >> 0x10) << 0x01));
  2220. rx_clk_type = (val >> 0x10);
  2221. switch (rx_clk_type) {
  2222. case RX_CLK_12P288MHZ:
  2223. wcd9378->swr_base_clk = SWR_BASECLK_24P576MHZ;
  2224. wcd9378->swr_clk_scale = SWR_CLKSCALE_DIV2;
  2225. break;
  2226. case RX_CLK_11P2896MHZ:
  2227. wcd9378->swr_base_clk = SWR_BASECLK_22P5792MHZ;
  2228. wcd9378->swr_clk_scale = SWR_CLKSCALE_DIV2;
  2229. break;
  2230. default:
  2231. wcd9378->swr_base_clk = SWR_BASECLK_19P2MHZ;
  2232. wcd9378->swr_clk_scale = SWR_CLKSCALE_DIV2;
  2233. break;
  2234. }
  2235. dev_dbg(component->dev, "%s: base_clk:0x%0x, clk_scale:0x%x\n",
  2236. __func__, wcd9378->swr_base_clk, wcd9378->swr_clk_scale);
  2237. break;
  2238. default:
  2239. dev_dbg(component->dev, "%s: invalid event %d\n", __func__, event);
  2240. break;
  2241. }
  2242. return 0;
  2243. }
  2244. static int wcd9378_wakeup(void *handle, bool enable)
  2245. {
  2246. struct wcd9378_priv *priv;
  2247. int ret = 0;
  2248. if (!handle) {
  2249. pr_err("%s: NULL handle\n", __func__);
  2250. return -EINVAL;
  2251. }
  2252. priv = (struct wcd9378_priv *)handle;
  2253. if (!priv->tx_swr_dev) {
  2254. pr_err("%s: tx swr dev is NULL\n", __func__);
  2255. return -EINVAL;
  2256. }
  2257. mutex_lock(&priv->wakeup_lock);
  2258. if (enable)
  2259. ret = swr_device_wakeup_vote(priv->tx_swr_dev);
  2260. else
  2261. ret = swr_device_wakeup_unvote(priv->tx_swr_dev);
  2262. mutex_unlock(&priv->wakeup_lock);
  2263. return ret;
  2264. }
  2265. static inline int wcd9378_tx_path_get(const char *wname,
  2266. unsigned int *path_num)
  2267. {
  2268. int ret = 0;
  2269. char *widget_name = NULL;
  2270. char *w_name = NULL;
  2271. char *path_num_char = NULL;
  2272. char *path_name = NULL;
  2273. widget_name = kstrndup(wname, 9, GFP_KERNEL);
  2274. if (!widget_name)
  2275. return -EINVAL;
  2276. w_name = widget_name;
  2277. path_name = strsep(&widget_name, " ");
  2278. if (!path_name) {
  2279. pr_err("%s: Invalid widget name = %s\n",
  2280. __func__, widget_name);
  2281. ret = -EINVAL;
  2282. goto err;
  2283. }
  2284. path_num_char = strpbrk(path_name, "0123");
  2285. if (!path_num_char) {
  2286. pr_err("%s: tx path index not found\n",
  2287. __func__);
  2288. ret = -EINVAL;
  2289. goto err;
  2290. }
  2291. ret = kstrtouint(path_num_char, 10, path_num);
  2292. if (ret < 0)
  2293. pr_err("%s: Invalid tx path = %s\n",
  2294. __func__, w_name);
  2295. err:
  2296. kfree(w_name);
  2297. return ret;
  2298. }
  2299. static int wcd9378_tx_mode_get(struct snd_kcontrol *kcontrol,
  2300. struct snd_ctl_elem_value *ucontrol)
  2301. {
  2302. struct snd_soc_component *component =
  2303. snd_soc_kcontrol_component(kcontrol);
  2304. struct wcd9378_priv *wcd9378 = NULL;
  2305. int ret = 0;
  2306. unsigned int path = 0;
  2307. if (!component)
  2308. return -EINVAL;
  2309. wcd9378 = snd_soc_component_get_drvdata(component);
  2310. if (!wcd9378)
  2311. return -EINVAL;
  2312. ret = wcd9378_tx_path_get(kcontrol->id.name, &path);
  2313. if (ret < 0)
  2314. return ret;
  2315. ucontrol->value.integer.value[0] = wcd9378->tx_mode[path];
  2316. return 0;
  2317. }
  2318. static int wcd9378_tx_mode_put(struct snd_kcontrol *kcontrol,
  2319. struct snd_ctl_elem_value *ucontrol)
  2320. {
  2321. struct snd_soc_component *component =
  2322. snd_soc_kcontrol_component(kcontrol);
  2323. struct wcd9378_priv *wcd9378 = NULL;
  2324. u32 mode_val;
  2325. unsigned int path = 0;
  2326. int ret = 0;
  2327. if (!component)
  2328. return -EINVAL;
  2329. wcd9378 = snd_soc_component_get_drvdata(component);
  2330. if (!wcd9378)
  2331. return -EINVAL;
  2332. ret = wcd9378_tx_path_get(kcontrol->id.name, &path);
  2333. if (ret)
  2334. return ret;
  2335. mode_val = ucontrol->value.enumerated.item[0];
  2336. dev_dbg(component->dev, "%s: mode: %d\n", __func__, mode_val);
  2337. wcd9378->tx_mode[path] = mode_val;
  2338. return 0;
  2339. }
  2340. static int wcd9378_loopback_mode_get(struct snd_kcontrol *kcontrol,
  2341. struct snd_ctl_elem_value *ucontrol)
  2342. {
  2343. struct snd_soc_component *component =
  2344. snd_soc_kcontrol_component(kcontrol);
  2345. u32 loopback_mode = 0;
  2346. if (!component)
  2347. return -EINVAL;
  2348. loopback_mode = (snd_soc_component_read(component, WCD9378_LOOP_BACK_MODE) &
  2349. WCD9378_LOOP_BACK_MODE_LOOPBACK_MODE_MASK);
  2350. ucontrol->value.integer.value[0] = loopback_mode;
  2351. return 0;
  2352. }
  2353. static int wcd9378_loopback_mode_put(struct snd_kcontrol *kcontrol,
  2354. struct snd_ctl_elem_value *ucontrol)
  2355. {
  2356. struct snd_soc_component *component =
  2357. snd_soc_kcontrol_component(kcontrol);
  2358. u32 loopback_mode = 0;
  2359. if (!component)
  2360. return -EINVAL;
  2361. loopback_mode = ucontrol->value.enumerated.item[0];
  2362. snd_soc_component_update_bits(component,
  2363. WCD9378_LOOP_BACK_MODE,
  2364. WCD9378_LOOP_BACK_MODE_LOOPBACK_MODE_MASK,
  2365. loopback_mode);
  2366. dev_dbg(component->dev, "%s: loopback_mode: %d\n",
  2367. __func__, loopback_mode);
  2368. return 0;
  2369. }
  2370. static int wcd9378_aux_dsm_get(struct snd_kcontrol *kcontrol,
  2371. struct snd_ctl_elem_value *ucontrol)
  2372. {
  2373. struct snd_soc_component *component =
  2374. snd_soc_kcontrol_component(kcontrol);
  2375. u32 aux_dsm_in = 0;
  2376. if (!component)
  2377. return -EINVAL;
  2378. aux_dsm_in = (snd_soc_component_read(component, WCD9378_LB_IN_SEL_CTL) &
  2379. WCD9378_LB_IN_SEL_CTL_AUX_LB_IN_SEL_MASK);
  2380. ucontrol->value.integer.value[0] = aux_dsm_in;
  2381. return 0;
  2382. }
  2383. static int wcd9378_aux_dsm_put(struct snd_kcontrol *kcontrol,
  2384. struct snd_ctl_elem_value *ucontrol)
  2385. {
  2386. struct snd_soc_component *component =
  2387. snd_soc_kcontrol_component(kcontrol);
  2388. u32 aux_dsm_in = 0;
  2389. if (!component)
  2390. return -EINVAL;
  2391. aux_dsm_in = ucontrol->value.enumerated.item[0];
  2392. snd_soc_component_update_bits(component,
  2393. WCD9378_LB_IN_SEL_CTL,
  2394. WCD9378_LB_IN_SEL_CTL_AUX_LB_IN_SEL_MASK,
  2395. aux_dsm_in);
  2396. dev_dbg(component->dev, "%s: aux_dsm input: %d\n",
  2397. __func__, aux_dsm_in);
  2398. return 0;
  2399. }
  2400. static int wcd9378_hph_dsm_get(struct snd_kcontrol *kcontrol,
  2401. struct snd_ctl_elem_value *ucontrol)
  2402. {
  2403. struct snd_soc_component *component =
  2404. snd_soc_kcontrol_component(kcontrol);
  2405. u32 hph_dsm_in = 0;
  2406. if (!component)
  2407. return -EINVAL;
  2408. hph_dsm_in = (snd_soc_component_read(component, WCD9378_LB_IN_SEL_CTL) &
  2409. WCD9378_LB_IN_SEL_CTL_HPH_LB_IN_SEL_MASK);
  2410. ucontrol->value.integer.value[0] = hph_dsm_in;
  2411. return 0;
  2412. }
  2413. static int wcd9378_hph_dsm_put(struct snd_kcontrol *kcontrol,
  2414. struct snd_ctl_elem_value *ucontrol)
  2415. {
  2416. struct snd_soc_component *component =
  2417. snd_soc_kcontrol_component(kcontrol);
  2418. u32 hph_dsm_in = 0;
  2419. if (!component)
  2420. return -EINVAL;
  2421. hph_dsm_in = ucontrol->value.enumerated.item[0];
  2422. snd_soc_component_update_bits(component,
  2423. WCD9378_LB_IN_SEL_CTL,
  2424. WCD9378_LB_IN_SEL_CTL_HPH_LB_IN_SEL_MASK,
  2425. hph_dsm_in);
  2426. dev_dbg(component->dev, "%s: hph_dsm input: %d\n",
  2427. __func__, hph_dsm_in);
  2428. return 0;
  2429. }
  2430. static int wcd9378_hph_put_gain(struct snd_kcontrol *kcontrol,
  2431. struct snd_ctl_elem_value *ucontrol)
  2432. {
  2433. struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
  2434. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  2435. u16 offset = ucontrol->value.enumerated.item[0];
  2436. u32 temp = 0;
  2437. temp = 0x00 - offset * 0x180;
  2438. wcd9378->hph_gain = (u16)(temp & 0xffff);
  2439. dev_dbg(component->dev, "%s: hph gain is 0x%0x\n", __func__, wcd9378->hph_gain);
  2440. return 0;
  2441. }
  2442. static int wcd9378_hph_get_gain(struct snd_kcontrol *kcontrol,
  2443. struct snd_ctl_elem_value *ucontrol)
  2444. {
  2445. struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
  2446. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  2447. u32 temp = 0;
  2448. u16 offset = 0;
  2449. temp = 0 - wcd9378->hph_gain;
  2450. offset = (u16)(temp & 0xffff);
  2451. offset /= 0x180;
  2452. ucontrol->value.enumerated.item[0] = offset;
  2453. dev_dbg(component->dev, "%s: offset is 0x%0x\n", __func__, offset);
  2454. return 0;
  2455. }
  2456. static int wcd9378_ear_pa_gain_get(struct snd_kcontrol *kcontrol,
  2457. struct snd_ctl_elem_value *ucontrol)
  2458. {
  2459. struct snd_soc_component *component =
  2460. snd_soc_kcontrol_component(kcontrol);
  2461. int ear_gain = 0;
  2462. if (component == NULL)
  2463. return -EINVAL;
  2464. ear_gain =
  2465. snd_soc_component_read(component, WCD9378_ANA_EAR_COMPANDER_CTL) &
  2466. WCD9378_ANA_EAR_COMPANDER_CTL_EAR_GAIN_MASK;
  2467. ucontrol->value.enumerated.item[0] = ear_gain;
  2468. dev_dbg(component->dev, "%s: get ear_gain val: 0x%x\n",
  2469. __func__, ear_gain);
  2470. return 0;
  2471. }
  2472. static int wcd9378_ear_pa_gain_put(struct snd_kcontrol *kcontrol,
  2473. struct snd_ctl_elem_value *ucontrol)
  2474. {
  2475. struct snd_soc_component *component =
  2476. snd_soc_kcontrol_component(kcontrol);
  2477. int ear_gain = 0;
  2478. if (component == NULL)
  2479. return -EINVAL;
  2480. if (ucontrol->value.integer.value[0] < 0 ||
  2481. ucontrol->value.integer.value[0] > 0x10) {
  2482. dev_err(component->dev, "%s: Unsupported gain val %ld\n",
  2483. __func__, ucontrol->value.integer.value[0]);
  2484. return -EINVAL;
  2485. }
  2486. ear_gain = ucontrol->value.integer.value[0];
  2487. snd_soc_component_update_bits(component, WCD9378_ANA_EAR_COMPANDER_CTL,
  2488. WCD9378_ANA_EAR_COMPANDER_CTL_EAR_GAIN_MASK,
  2489. ear_gain);
  2490. dev_dbg(component->dev, "%s: set ear_gain val: 0x%x\n",
  2491. __func__, ear_gain);
  2492. return 0;
  2493. }
  2494. static int wcd9378_aux_pa_gain_get(struct snd_kcontrol *kcontrol,
  2495. struct snd_ctl_elem_value *ucontrol)
  2496. {
  2497. struct snd_soc_component *component =
  2498. snd_soc_kcontrol_component(kcontrol);
  2499. int aux_gain = 0;
  2500. if (component == NULL)
  2501. return -EINVAL;
  2502. aux_gain = snd_soc_component_read(component, WCD9378_AUX_INT_MISC) &
  2503. WCD9378_AUX_INT_MISC_PA_GAIN_MASK;
  2504. ucontrol->value.enumerated.item[0] = aux_gain;
  2505. dev_dbg(component->dev, "%s: get aux_gain val: 0x%x\n",
  2506. __func__, aux_gain);
  2507. return 0;
  2508. }
  2509. static int wcd9378_aux_pa_gain_put(struct snd_kcontrol *kcontrol,
  2510. struct snd_ctl_elem_value *ucontrol)
  2511. {
  2512. struct snd_soc_component *component =
  2513. snd_soc_kcontrol_component(kcontrol);
  2514. int aux_gain = 0;
  2515. if (component == NULL)
  2516. return -EINVAL;
  2517. if (ucontrol->value.integer.value[0] < 0 ||
  2518. ucontrol->value.integer.value[0] > 0x8) {
  2519. dev_err(component->dev, "%s: Unsupported gain val %ld\n",
  2520. __func__, ucontrol->value.integer.value[0]);
  2521. return -EINVAL;
  2522. }
  2523. aux_gain = ucontrol->value.integer.value[0];
  2524. snd_soc_component_update_bits(component, WCD9378_AUX_INT_MISC,
  2525. WCD9378_AUX_INT_MISC_PA_GAIN_MASK,
  2526. aux_gain);
  2527. dev_dbg(component->dev, "%s: set aux_gain val: 0x%x\n",
  2528. __func__, aux_gain);
  2529. return 0;
  2530. }
  2531. static int wcd9378_rx2_mode_put(struct snd_kcontrol *kcontrol,
  2532. struct snd_ctl_elem_value *ucontrol)
  2533. {
  2534. struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
  2535. struct wcd9378_priv *wcd9378 =
  2536. snd_soc_component_get_drvdata(component);
  2537. if (ucontrol->value.enumerated.item[0])
  2538. wcd9378->rx2_clk_mode = RX2_NORMAL_MODE;
  2539. else
  2540. wcd9378->rx2_clk_mode = RX2_HP_MODE;
  2541. return 1;
  2542. }
  2543. static int wcd9378_rx_hph_mode_get(struct snd_kcontrol *kcontrol,
  2544. struct snd_ctl_elem_value *ucontrol)
  2545. {
  2546. struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
  2547. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  2548. ucontrol->value.enumerated.item[0] = wcd9378->hph_mode;
  2549. return 0;
  2550. }
  2551. static int wcd9378_rx_hph_mode_put(struct snd_kcontrol *kcontrol,
  2552. struct snd_ctl_elem_value *ucontrol)
  2553. {
  2554. struct snd_soc_component *component = snd_soc_kcontrol_component(kcontrol);
  2555. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  2556. if (wcd9378->hph_mode == ucontrol->value.enumerated.item[0])
  2557. return 0;
  2558. wcd9378->hph_mode = ucontrol->value.enumerated.item[0];
  2559. return 1;
  2560. }
  2561. /* wcd9378_codec_get_dev_num - returns swr device number
  2562. * @component: Codec instance
  2563. *
  2564. * Return: swr device number on success or negative error
  2565. * code on failure.
  2566. */
  2567. int wcd9378_codec_get_dev_num(struct snd_soc_component *component)
  2568. {
  2569. struct wcd9378_priv *wcd9378;
  2570. if (!component)
  2571. return -EINVAL;
  2572. wcd9378 = snd_soc_component_get_drvdata(component);
  2573. if (!wcd9378 || !wcd9378->rx_swr_dev) {
  2574. pr_err("%s: wcd9378 component is NULL\n", __func__);
  2575. return -EINVAL;
  2576. }
  2577. return wcd9378->rx_swr_dev->dev_num;
  2578. }
  2579. EXPORT_SYMBOL_GPL(wcd9378_codec_get_dev_num);
  2580. static int wcd9378_get_compander(struct snd_kcontrol *kcontrol,
  2581. struct snd_ctl_elem_value *ucontrol)
  2582. {
  2583. struct snd_soc_component *component =
  2584. snd_soc_kcontrol_component(kcontrol);
  2585. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  2586. bool hphr;
  2587. struct soc_multi_mixer_control *mc;
  2588. mc = (struct soc_multi_mixer_control *)(kcontrol->private_value);
  2589. hphr = mc->shift;
  2590. ucontrol->value.integer.value[0] = hphr ? wcd9378->comp2_enable :
  2591. wcd9378->comp1_enable;
  2592. return 0;
  2593. }
  2594. static int wcd9378_set_compander(struct snd_kcontrol *kcontrol,
  2595. struct snd_ctl_elem_value *ucontrol)
  2596. {
  2597. struct snd_soc_component *component =
  2598. snd_soc_kcontrol_component(kcontrol);
  2599. struct wcd9378_priv *wcd9378 =
  2600. snd_soc_component_get_drvdata(component);
  2601. int value = ucontrol->value.integer.value[0];
  2602. bool hphr;
  2603. struct soc_multi_mixer_control *mc;
  2604. mc = (struct soc_multi_mixer_control *)(kcontrol->private_value);
  2605. hphr = mc->shift;
  2606. if (hphr)
  2607. wcd9378->comp2_enable = value;
  2608. else
  2609. wcd9378->comp1_enable = value;
  2610. dev_dbg(component->dev, "%s: set compander: %d\n", __func__, value);
  2611. return 0;
  2612. }
  2613. static int wcd9378_codec_enable_vdd_buck(struct snd_soc_dapm_widget *w,
  2614. struct snd_kcontrol *kcontrol,
  2615. int event)
  2616. {
  2617. struct snd_soc_component *component =
  2618. snd_soc_dapm_to_component(w->dapm);
  2619. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  2620. struct wcd9378_pdata *pdata = NULL;
  2621. int ret = 0;
  2622. pdata = dev_get_platdata(wcd9378->dev);
  2623. if (!pdata) {
  2624. dev_err(component->dev, "%s: pdata is NULL\n", __func__);
  2625. return -EINVAL;
  2626. }
  2627. if (!msm_cdc_is_ondemand_supply(wcd9378->dev,
  2628. wcd9378->supplies,
  2629. pdata->regulator,
  2630. pdata->num_supplies,
  2631. "cdc-vdd-buck"))
  2632. return 0;
  2633. dev_dbg(component->dev, "%s wname: %s event: %d\n", __func__,
  2634. w->name, event);
  2635. switch (event) {
  2636. case SND_SOC_DAPM_PRE_PMU:
  2637. if (test_bit(ALLOW_BUCK_DISABLE, &wcd9378->status_mask)) {
  2638. dev_dbg(component->dev,
  2639. "%s: buck already in enabled state\n",
  2640. __func__);
  2641. clear_bit(ALLOW_BUCK_DISABLE, &wcd9378->status_mask);
  2642. return 0;
  2643. }
  2644. ret = msm_cdc_enable_ondemand_supply(wcd9378->dev,
  2645. wcd9378->supplies,
  2646. pdata->regulator,
  2647. pdata->num_supplies,
  2648. "cdc-vdd-buck");
  2649. if (ret == -EINVAL) {
  2650. dev_err(component->dev, "%s: vdd buck is not enabled\n",
  2651. __func__);
  2652. return ret;
  2653. }
  2654. clear_bit(ALLOW_BUCK_DISABLE, &wcd9378->status_mask);
  2655. /*
  2656. * 200us sleep is required after LDO is enabled as per
  2657. * HW requirement
  2658. */
  2659. usleep_range(200, 250);
  2660. break;
  2661. case SND_SOC_DAPM_POST_PMD:
  2662. set_bit(ALLOW_BUCK_DISABLE, &wcd9378->status_mask);
  2663. break;
  2664. }
  2665. return 0;
  2666. }
  2667. static void wcd9378_tx_get_slave_ch_type_idx(const char *wname, int *ch_idx)
  2668. {
  2669. u8 ch_type = 0;
  2670. if (strnstr(wname, "ADC1", sizeof("ADC1")))
  2671. ch_type = ADC1;
  2672. else if (strnstr(wname, "ADC2", sizeof("ADC2")))
  2673. ch_type = ADC2;
  2674. else if (strnstr(wname, "ADC3", sizeof("ADC3")))
  2675. ch_type = ADC3;
  2676. else if (strnstr(wname, "ADC4", sizeof("ADC4")))
  2677. ch_type = ADC4;
  2678. else if (strnstr(wname, "DMIC0", sizeof("DMIC0")))
  2679. ch_type = DMIC0;
  2680. else if (strnstr(wname, "DMIC1", sizeof("DMIC1")))
  2681. ch_type = DMIC1;
  2682. else if (strnstr(wname, "MBHC", sizeof("MBHC")))
  2683. ch_type = MBHC;
  2684. else if (strnstr(wname, "DMIC2", sizeof("DMIC2")))
  2685. ch_type = DMIC2;
  2686. else if (strnstr(wname, "DMIC3", sizeof("DMIC3")))
  2687. ch_type = DMIC3;
  2688. else if (strnstr(wname, "DMIC4", sizeof("DMIC4")))
  2689. ch_type = DMIC4;
  2690. else if (strnstr(wname, "DMIC5", sizeof("DMIC5")))
  2691. ch_type = DMIC5;
  2692. else
  2693. pr_err("%s: port name: %s is not listed\n", __func__, wname);
  2694. if (ch_type)
  2695. *ch_idx = wcd9378_slave_get_slave_ch_val(ch_type);
  2696. else
  2697. *ch_idx = -EINVAL;
  2698. }
  2699. static int wcd9378_tx_master_ch_get(struct snd_kcontrol *kcontrol,
  2700. struct snd_ctl_elem_value *ucontrol)
  2701. {
  2702. struct snd_soc_component *component =
  2703. snd_soc_kcontrol_component(kcontrol);
  2704. struct wcd9378_priv *wcd9378 = NULL;
  2705. int slave_ch_idx = -EINVAL;
  2706. if (component == NULL)
  2707. return -EINVAL;
  2708. wcd9378 = snd_soc_component_get_drvdata(component);
  2709. if (wcd9378 == NULL)
  2710. return -EINVAL;
  2711. wcd9378_tx_get_slave_ch_type_idx(kcontrol->id.name, &slave_ch_idx);
  2712. if (slave_ch_idx < 0 || slave_ch_idx >= WCD9378_MAX_SLAVE_CH_TYPES)
  2713. return -EINVAL;
  2714. ucontrol->value.integer.value[0] = wcd9378_slave_get_master_ch_val(
  2715. wcd9378->tx_master_ch_map[slave_ch_idx]);
  2716. return 0;
  2717. }
  2718. static int wcd9378_tx_master_ch_put(struct snd_kcontrol *kcontrol,
  2719. struct snd_ctl_elem_value *ucontrol)
  2720. {
  2721. struct snd_soc_component *component =
  2722. snd_soc_kcontrol_component(kcontrol);
  2723. struct wcd9378_priv *wcd9378 = NULL;
  2724. int slave_ch_idx = -EINVAL, idx = 0;
  2725. if (component == NULL)
  2726. return -EINVAL;
  2727. wcd9378 = snd_soc_component_get_drvdata(component);
  2728. if (wcd9378 == NULL)
  2729. return -EINVAL;
  2730. wcd9378_tx_get_slave_ch_type_idx(kcontrol->id.name, &slave_ch_idx);
  2731. if (slave_ch_idx < 0 || slave_ch_idx >= WCD9378_MAX_SLAVE_CH_TYPES)
  2732. return -EINVAL;
  2733. dev_dbg(component->dev, "%s: slave_ch_idx: %d", __func__, slave_ch_idx);
  2734. dev_dbg(component->dev, "%s: ucontrol->value.enumerated.item[0] = %ld\n",
  2735. __func__, ucontrol->value.enumerated.item[0]);
  2736. idx = ucontrol->value.enumerated.item[0];
  2737. if (idx < 0 || idx >= ARRAY_SIZE(wcd9378_swr_master_ch_map))
  2738. return -EINVAL;
  2739. wcd9378->tx_master_ch_map[slave_ch_idx] = wcd9378_slave_get_master_ch(idx);
  2740. return 0;
  2741. }
  2742. static int wcd9378_bcs_get(struct snd_kcontrol *kcontrol,
  2743. struct snd_ctl_elem_value *ucontrol)
  2744. {
  2745. struct snd_soc_component *component =
  2746. snd_soc_kcontrol_component(kcontrol);
  2747. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  2748. ucontrol->value.integer.value[0] = wcd9378->bcs_dis;
  2749. return 0;
  2750. }
  2751. static int wcd9378_bcs_put(struct snd_kcontrol *kcontrol,
  2752. struct snd_ctl_elem_value *ucontrol)
  2753. {
  2754. struct snd_soc_component *component =
  2755. snd_soc_kcontrol_component(kcontrol);
  2756. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  2757. wcd9378->bcs_dis = ucontrol->value.integer.value[0];
  2758. return 0;
  2759. }
  2760. static const char * const loopback_mode_text[] = {
  2761. "NO_LP", "SWR_LP1", "SWR_LP2", "SWR_LP3",
  2762. };
  2763. static const struct soc_enum loopback_mode_enum =
  2764. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(loopback_mode_text),
  2765. loopback_mode_text);
  2766. static const char * const aux_dsm_text[] = {
  2767. "TX2->AUX", "TX3->AUX", "TX0->AUX", "TX1->AUX",
  2768. };
  2769. static const struct soc_enum aux_dsm_enum =
  2770. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(aux_dsm_text),
  2771. aux_dsm_text);
  2772. static const char * const hph_dsm_text[] = {
  2773. "HPH_DSM_IN0", "HPH_DSM_IN1", "HPH_DSM_IN2", "HPH_DSM_IN3",
  2774. };
  2775. static const struct soc_enum hph_dsm_enum =
  2776. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(hph_dsm_text),
  2777. hph_dsm_text);
  2778. static const char * const tx_mode_mux_text[] = {
  2779. "ADC_INVALID", "ADC_HIFI", "ADC_NORMAL", "ADC_LP",
  2780. };
  2781. static const struct soc_enum tx_mode_mux_enum =
  2782. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(tx_mode_mux_text),
  2783. tx_mode_mux_text);
  2784. static const char * const rx2_mode_text[] = {
  2785. "HP", "NORMAL",
  2786. };
  2787. static const struct soc_enum rx2_mode_enum =
  2788. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(rx2_mode_text),
  2789. rx2_mode_text);
  2790. static const char * const rx_hph_mode_mux_text[] = {
  2791. "CLS_H_INVALID", "CLS_H_HIFI", "CLS_H_LP", "CLS_AB", "CLS_H_LOHIFI",
  2792. "CLS_H_ULP", "CLS_AB_HIFI", "CLS_AB_LP", "CLS_AB_LOHIFI",
  2793. };
  2794. static const struct soc_enum rx_hph_mode_mux_enum =
  2795. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(rx_hph_mode_mux_text),
  2796. rx_hph_mode_mux_text);
  2797. static const char * const ear_pa_gain_text[] = {
  2798. "GAIN_6DB", "GAIN_4P5DB", "GAIN_3DB", "GAIN_1P5DB", "GAIN_0DB",
  2799. "GAIN_M1P5DB", "GAIN_M3DB", "GAIN_M4P5DB", "GAIN_M6DB",
  2800. "GAIN_M7P5DB", "GAIN_M9DB", "GAIN_M10P5DB", "GAIN_M12DB",
  2801. "GAIN_M13P5DB", "GAIN_M15DB", "GAIN_M16P5DB", "GAIN_M18DB",
  2802. };
  2803. static const struct soc_enum ear_pa_gain_enum =
  2804. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(ear_pa_gain_text),
  2805. ear_pa_gain_text);
  2806. static const char * const aux_pa_gain_text[] = {
  2807. "GAIN_6DB", "GAIN_4P5DB", "GAIN_3DB", "GAIN_1P5DB", "GAIN_0DB",
  2808. "GAIN_M1P5DB", "GAIN_M3DB", "GAIN_M4P5DB", "GAIN_M6DB",
  2809. };
  2810. static const struct soc_enum aux_pa_gain_enum =
  2811. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(aux_pa_gain_text),
  2812. aux_pa_gain_text);
  2813. const char * const tx_master_ch_text[] = {
  2814. "ZERO", "SWRM_TX1_CH1", "SWRM_TX1_CH2", "SWRM_TX1_CH3", "SWRM_TX1_CH4",
  2815. "SWRM_TX2_CH1", "SWRM_TX2_CH2", "SWRM_TX2_CH3", "SWRM_TX2_CH4",
  2816. "SWRM_TX3_CH1", "SWRM_TX3_CH2", "SWRM_TX3_CH3", "SWRM_TX3_CH4",
  2817. "SWRM_PCM_IN",
  2818. };
  2819. const struct soc_enum tx_master_ch_enum =
  2820. SOC_ENUM_SINGLE_EXT(ARRAY_SIZE(tx_master_ch_text),
  2821. tx_master_ch_text);
  2822. static const struct snd_kcontrol_new wcd9378_snd_controls[] = {
  2823. SOC_SINGLE_EXT("HPHL_COMP Switch", SND_SOC_NOPM, 0, 1, 0,
  2824. wcd9378_get_compander, wcd9378_set_compander),
  2825. SOC_SINGLE_EXT("HPHR_COMP Switch", SND_SOC_NOPM, 1, 1, 0,
  2826. wcd9378_get_compander, wcd9378_set_compander),
  2827. SOC_SINGLE_EXT("ADC2_BCS Disable", SND_SOC_NOPM, 0, 1, 0,
  2828. wcd9378_bcs_get, wcd9378_bcs_put),
  2829. SOC_ENUM_EXT("LOOPBACK Mode", loopback_mode_enum,
  2830. wcd9378_loopback_mode_get, wcd9378_loopback_mode_put),
  2831. SOC_ENUM_EXT("AUX_LB_IN SEL", aux_dsm_enum,
  2832. wcd9378_aux_dsm_get, wcd9378_aux_dsm_put),
  2833. SOC_ENUM_EXT("HPH_LB_IN SEL", hph_dsm_enum,
  2834. wcd9378_hph_dsm_get, wcd9378_hph_dsm_put),
  2835. SOC_ENUM_EXT("TX0 MODE", tx_mode_mux_enum,
  2836. wcd9378_tx_mode_get, wcd9378_tx_mode_put),
  2837. SOC_ENUM_EXT("TX1 MODE", tx_mode_mux_enum,
  2838. wcd9378_tx_mode_get, wcd9378_tx_mode_put),
  2839. SOC_ENUM_EXT("TX2 MODE", tx_mode_mux_enum,
  2840. wcd9378_tx_mode_get, wcd9378_tx_mode_put),
  2841. SOC_ENUM_EXT("RX2 Mode", rx2_mode_enum,
  2842. NULL, wcd9378_rx2_mode_put),
  2843. SOC_ENUM_EXT("RX HPH Mode", rx_hph_mode_mux_enum,
  2844. wcd9378_rx_hph_mode_get, wcd9378_rx_hph_mode_put),
  2845. SOC_SINGLE_EXT("HPH Volume", SND_SOC_NOPM, 0, 0x14, 0,
  2846. wcd9378_hph_get_gain, wcd9378_hph_put_gain),
  2847. SOC_ENUM_EXT("EAR_PA Gain", ear_pa_gain_enum,
  2848. wcd9378_ear_pa_gain_get, wcd9378_ear_pa_gain_put),
  2849. SOC_ENUM_EXT("AUX_PA Gain", aux_pa_gain_enum,
  2850. wcd9378_aux_pa_gain_get, wcd9378_aux_pa_gain_put),
  2851. SOC_SINGLE_TLV("ADC1 Volume", WCD9378_ANA_TX_CH1, 0, 20, 0,
  2852. analog_gain),
  2853. SOC_SINGLE_TLV("ADC2 Volume", WCD9378_ANA_TX_CH2, 0, 20, 0,
  2854. analog_gain),
  2855. SOC_SINGLE_TLV("ADC3 Volume", WCD9378_ANA_TX_CH3, 0, 20, 0,
  2856. analog_gain),
  2857. SOC_ENUM_EXT("ADC1 ChMap", tx_master_ch_enum,
  2858. wcd9378_tx_master_ch_get, wcd9378_tx_master_ch_put),
  2859. SOC_ENUM_EXT("ADC2 ChMap", tx_master_ch_enum,
  2860. wcd9378_tx_master_ch_get, wcd9378_tx_master_ch_put),
  2861. SOC_ENUM_EXT("ADC3 ChMap", tx_master_ch_enum,
  2862. wcd9378_tx_master_ch_get, wcd9378_tx_master_ch_put),
  2863. SOC_ENUM_EXT("DMIC0 ChMap", tx_master_ch_enum,
  2864. wcd9378_tx_master_ch_get, wcd9378_tx_master_ch_put),
  2865. SOC_ENUM_EXT("DMIC1 ChMap", tx_master_ch_enum,
  2866. wcd9378_tx_master_ch_get, wcd9378_tx_master_ch_put),
  2867. SOC_ENUM_EXT("MBHC ChMap", tx_master_ch_enum,
  2868. wcd9378_tx_master_ch_get, wcd9378_tx_master_ch_put),
  2869. SOC_ENUM_EXT("DMIC2 ChMap", tx_master_ch_enum,
  2870. wcd9378_tx_master_ch_get, wcd9378_tx_master_ch_put),
  2871. SOC_ENUM_EXT("DMIC3 ChMap", tx_master_ch_enum,
  2872. wcd9378_tx_master_ch_get, wcd9378_tx_master_ch_put),
  2873. SOC_ENUM_EXT("DMIC4 ChMap", tx_master_ch_enum,
  2874. wcd9378_tx_master_ch_get, wcd9378_tx_master_ch_put),
  2875. SOC_ENUM_EXT("DMIC5 ChMap", tx_master_ch_enum,
  2876. wcd9378_tx_master_ch_get, wcd9378_tx_master_ch_put),
  2877. };
  2878. static const struct snd_kcontrol_new amic1_switch[] = {
  2879. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2880. };
  2881. static const struct snd_kcontrol_new amic2_switch[] = {
  2882. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2883. };
  2884. static const struct snd_kcontrol_new amic3_switch[] = {
  2885. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2886. };
  2887. static const struct snd_kcontrol_new amic4_switch[] = {
  2888. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2889. };
  2890. static const struct snd_kcontrol_new va_amic1_switch[] = {
  2891. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2892. };
  2893. static const struct snd_kcontrol_new va_amic2_switch[] = {
  2894. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2895. };
  2896. static const struct snd_kcontrol_new va_amic3_switch[] = {
  2897. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2898. };
  2899. static const struct snd_kcontrol_new va_amic4_switch[] = {
  2900. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2901. };
  2902. static const struct snd_kcontrol_new dmic1_switch[] = {
  2903. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2904. };
  2905. static const struct snd_kcontrol_new dmic2_switch[] = {
  2906. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2907. };
  2908. static const struct snd_kcontrol_new dmic3_switch[] = {
  2909. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2910. };
  2911. static const struct snd_kcontrol_new dmic4_switch[] = {
  2912. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2913. };
  2914. static const struct snd_kcontrol_new dmic5_switch[] = {
  2915. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2916. };
  2917. static const struct snd_kcontrol_new dmic6_switch[] = {
  2918. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2919. };
  2920. static const char * const adc1_mux_text[] = {
  2921. "CH1_AMIC_DISABLE", "CH1_AMIC1", "CH1_AMIC2", "CH1_AMIC3", "CH1_AMIC4"
  2922. };
  2923. static const char * const adc2_mux_text[] = {
  2924. "CH2_AMIC_DISABLE", "CH2_AMIC1", "CH2_AMIC2", "CH2_AMIC3", "CH2_AMIC4"
  2925. };
  2926. static const char * const adc3_mux_text[] = {
  2927. "CH3_AMIC_DISABLE", "CH3_AMIC1", "CH3_AMIC3", "CH3_AMIC4"
  2928. };
  2929. static const char * const ear_mux_text[] = {
  2930. "RX0", "RX2"
  2931. };
  2932. static const char * const aux_mux_text[] = {
  2933. "RX1", "RX2"
  2934. };
  2935. static const struct soc_enum adc1_enum =
  2936. SOC_ENUM_SINGLE(WCD9378_TX_NEW_TX_CH12_MUX,
  2937. WCD9378_TX_NEW_TX_CH12_MUX_CH1_SEL_SHIFT,
  2938. ARRAY_SIZE(adc1_mux_text), adc1_mux_text);
  2939. static const struct soc_enum adc2_enum =
  2940. SOC_ENUM_SINGLE(WCD9378_TX_NEW_TX_CH12_MUX,
  2941. WCD9378_TX_NEW_TX_CH12_MUX_CH2_SEL_SHIFT,
  2942. ARRAY_SIZE(adc2_mux_text), adc2_mux_text);
  2943. static const struct soc_enum adc3_enum =
  2944. SOC_ENUM_SINGLE(WCD9378_TX_NEW_TX_CH34_MUX,
  2945. WCD9378_TX_NEW_TX_CH34_MUX_CH3_SEL_SHIFT,
  2946. ARRAY_SIZE(adc3_mux_text), adc3_mux_text);
  2947. static const struct soc_enum ear_enum =
  2948. SOC_ENUM_SINGLE(WCD9378_CDC_AUX_GAIN_CTL,
  2949. WCD9378_CDC_AUX_GAIN_CTL_AUX_EN_SHIFT,
  2950. ARRAY_SIZE(ear_mux_text), ear_mux_text);
  2951. static const struct soc_enum aux_enum =
  2952. SOC_ENUM_SINGLE(WCD9378_CDC_AUX_GAIN_CTL,
  2953. WCD9378_CDC_AUX_GAIN_CTL_AUX_EN_SHIFT,
  2954. ARRAY_SIZE(aux_mux_text), aux_mux_text);
  2955. static const struct snd_kcontrol_new tx_adc1_mux =
  2956. SOC_DAPM_ENUM("ADC1 MUX Mux", adc1_enum);
  2957. static const struct snd_kcontrol_new tx_adc2_mux =
  2958. SOC_DAPM_ENUM("ADC2 MUX Mux", adc2_enum);
  2959. static const struct snd_kcontrol_new tx_adc3_mux =
  2960. SOC_DAPM_ENUM("ADC3 MUX Mux", adc3_enum);
  2961. static const struct snd_kcontrol_new ear_mux =
  2962. SOC_DAPM_ENUM("EAR Mux", ear_enum);
  2963. static const struct snd_kcontrol_new aux_mux =
  2964. SOC_DAPM_ENUM("AUX Mux", aux_enum);
  2965. static const struct snd_kcontrol_new dac1_switch[] = {
  2966. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2967. };
  2968. static const struct snd_kcontrol_new dac2_switch[] = {
  2969. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2970. };
  2971. static const struct snd_kcontrol_new ear_mixer_switch[] = {
  2972. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2973. };
  2974. static const struct snd_kcontrol_new aux_mixer_switch[] = {
  2975. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2976. };
  2977. static const struct snd_kcontrol_new hphl_rdac_switch[] = {
  2978. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2979. };
  2980. static const struct snd_kcontrol_new hphr_rdac_switch[] = {
  2981. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2982. };
  2983. static const struct snd_kcontrol_new rx0_switch[] = {
  2984. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2985. };
  2986. static const struct snd_kcontrol_new rx1_switch[] = {
  2987. SOC_DAPM_SINGLE("Switch", SND_SOC_NOPM, 0, 1, 0)
  2988. };
  2989. static const struct snd_soc_dapm_widget wcd9378_dapm_widgets[] = {
  2990. /*input widgets*/
  2991. SND_SOC_DAPM_INPUT("AMIC1"),
  2992. SND_SOC_DAPM_INPUT("AMIC2"),
  2993. SND_SOC_DAPM_INPUT("AMIC3"),
  2994. SND_SOC_DAPM_INPUT("AMIC4"),
  2995. SND_SOC_DAPM_INPUT("VA AMIC1"),
  2996. SND_SOC_DAPM_INPUT("VA AMIC2"),
  2997. SND_SOC_DAPM_INPUT("VA AMIC3"),
  2998. SND_SOC_DAPM_INPUT("VA AMIC4"),
  2999. SND_SOC_DAPM_INPUT("IN1_HPHL"),
  3000. SND_SOC_DAPM_INPUT("IN2_HPHR"),
  3001. SND_SOC_DAPM_INPUT("IN3_AUX"),
  3002. /*tx widgets*/
  3003. SND_SOC_DAPM_MIXER_E("TX0 SEQUENCER", SND_SOC_NOPM, ADC1, 0,
  3004. NULL, 0, wcd9378_tx_sequencer_enable,
  3005. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3006. SND_SOC_DAPM_MIXER_E("TX1 SEQUENCER", SND_SOC_NOPM, ADC2, 0,
  3007. NULL, 0, wcd9378_tx_sequencer_enable,
  3008. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3009. SND_SOC_DAPM_MIXER_E("TX2 SEQUENCER", SND_SOC_NOPM, ADC3, 0,
  3010. NULL, 0, wcd9378_tx_sequencer_enable,
  3011. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3012. SND_SOC_DAPM_MUX("ADC1 MUX", SND_SOC_NOPM, 0, 0,
  3013. &tx_adc1_mux),
  3014. SND_SOC_DAPM_MUX("ADC2 MUX", SND_SOC_NOPM, 0, 0,
  3015. &tx_adc2_mux),
  3016. SND_SOC_DAPM_MUX("ADC3 MUX", SND_SOC_NOPM, 0, 0,
  3017. &tx_adc3_mux),
  3018. SND_SOC_DAPM_ADC_E("DMIC1", NULL, SND_SOC_NOPM, 0, 0,
  3019. wcd9378_codec_enable_dmic,
  3020. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3021. SND_SOC_DAPM_ADC_E("DMIC2", NULL, SND_SOC_NOPM, 1, 0,
  3022. wcd9378_codec_enable_dmic,
  3023. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3024. SND_SOC_DAPM_ADC_E("DMIC3", NULL, SND_SOC_NOPM, 2, 0,
  3025. wcd9378_codec_enable_dmic,
  3026. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3027. SND_SOC_DAPM_ADC_E("DMIC4", NULL, SND_SOC_NOPM, 3, 0,
  3028. wcd9378_codec_enable_dmic,
  3029. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3030. SND_SOC_DAPM_ADC_E("DMIC5", NULL, SND_SOC_NOPM, 4, 0,
  3031. wcd9378_codec_enable_dmic,
  3032. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3033. SND_SOC_DAPM_ADC_E("DMIC6", NULL, SND_SOC_NOPM, 5, 0,
  3034. wcd9378_codec_enable_dmic,
  3035. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3036. /*rx widgets*/
  3037. SND_SOC_DAPM_DAC_E("RDAC1", NULL, SND_SOC_NOPM, 0, 0,
  3038. wcd9378_codec_hphl_dac_event,
  3039. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3040. SND_SOC_DAPM_DAC_E("RDAC2", NULL, SND_SOC_NOPM, 0, 0,
  3041. wcd9378_codec_hphr_dac_event,
  3042. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3043. SND_SOC_DAPM_MIXER_E("HPH SEQUENCER", SND_SOC_NOPM, 0, 0, NULL, 0,
  3044. wcd9378_hph_sequencer_enable,
  3045. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3046. SND_SOC_DAPM_PGA_E("HPHL PGA", SND_SOC_NOPM, 0, 0, NULL, 0,
  3047. wcd9378_codec_enable_hphl_pa,
  3048. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3049. SND_SOC_DAPM_PGA_E("HPHR PGA", SND_SOC_NOPM, 0, 0, NULL, 0,
  3050. wcd9378_codec_enable_hphr_pa,
  3051. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3052. SND_SOC_DAPM_MIXER_E("SA SEQUENCER", SND_SOC_NOPM, 0, 0,
  3053. NULL, 0, wcd9378_sa_sequencer_enable,
  3054. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3055. SND_SOC_DAPM_DAC_E("EAR_RDAC", NULL, SND_SOC_NOPM, 0, 0,
  3056. wcd9378_codec_ear_dac_event,
  3057. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3058. SND_SOC_DAPM_DAC_E("AUX_RDAC", NULL, SND_SOC_NOPM, 0, 0,
  3059. wcd9378_codec_aux_dac_event,
  3060. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3061. SND_SOC_DAPM_PGA_E("EAR PGA", SND_SOC_NOPM, 0, 0, NULL, 0,
  3062. wcd9378_codec_enable_ear_pa,
  3063. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3064. SND_SOC_DAPM_PGA_E("AUX PGA", SND_SOC_NOPM, 0, 0, NULL, 0,
  3065. wcd9378_codec_enable_aux_pa,
  3066. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3067. SND_SOC_DAPM_SUPPLY("VDD_BUCK", SND_SOC_NOPM, 0, 0,
  3068. wcd9378_codec_enable_vdd_buck,
  3069. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3070. SND_SOC_DAPM_SUPPLY_S("CLS_H_PORT", 1, SND_SOC_NOPM, 0, 0,
  3071. wcd9378_enable_clsh,
  3072. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3073. SND_SOC_DAPM_MIXER_E("AMIC1_MIXER", SND_SOC_NOPM, 0, 0,
  3074. amic1_switch, ARRAY_SIZE(amic1_switch), NULL,
  3075. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3076. SND_SOC_DAPM_MIXER_E("AMIC2_MIXER", SND_SOC_NOPM, 0, 0,
  3077. amic2_switch, ARRAY_SIZE(amic2_switch), NULL,
  3078. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3079. SND_SOC_DAPM_MIXER_E("AMIC3_MIXER", SND_SOC_NOPM, 0, 0,
  3080. amic3_switch, ARRAY_SIZE(amic3_switch), NULL,
  3081. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3082. SND_SOC_DAPM_MIXER_E("AMIC4_MIXER", SND_SOC_NOPM, 0, 0,
  3083. amic4_switch, ARRAY_SIZE(amic4_switch), NULL,
  3084. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3085. SND_SOC_DAPM_MIXER_E("VA_AMIC1_MIXER", SND_SOC_NOPM, 0, 0,
  3086. va_amic1_switch, ARRAY_SIZE(va_amic1_switch), NULL,
  3087. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3088. SND_SOC_DAPM_MIXER_E("VA_AMIC2_MIXER", SND_SOC_NOPM, 0, 0,
  3089. va_amic2_switch, ARRAY_SIZE(va_amic2_switch), NULL,
  3090. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3091. SND_SOC_DAPM_MIXER_E("VA_AMIC3_MIXER", SND_SOC_NOPM, 0, 0,
  3092. va_amic3_switch, ARRAY_SIZE(va_amic3_switch), NULL,
  3093. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3094. SND_SOC_DAPM_MIXER_E("VA_AMIC4_MIXER", SND_SOC_NOPM, 0, 0,
  3095. va_amic4_switch, ARRAY_SIZE(va_amic4_switch), NULL,
  3096. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMD),
  3097. SND_SOC_DAPM_MIXER_E("DMIC1_MIXER", SND_SOC_NOPM, DMIC1,
  3098. 0, dmic1_switch, ARRAY_SIZE(dmic1_switch),
  3099. wcd9378_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3100. SND_SOC_DAPM_POST_PMD),
  3101. SND_SOC_DAPM_MIXER_E("DMIC2_MIXER", SND_SOC_NOPM, DMIC2,
  3102. 0, dmic2_switch, ARRAY_SIZE(dmic2_switch),
  3103. wcd9378_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3104. SND_SOC_DAPM_POST_PMD),
  3105. SND_SOC_DAPM_MIXER_E("DMIC3_MIXER", SND_SOC_NOPM, DMIC3,
  3106. 0, dmic3_switch, ARRAY_SIZE(dmic3_switch),
  3107. wcd9378_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3108. SND_SOC_DAPM_POST_PMD),
  3109. SND_SOC_DAPM_MIXER_E("DMIC4_MIXER", SND_SOC_NOPM, DMIC4,
  3110. 0, dmic4_switch, ARRAY_SIZE(dmic4_switch),
  3111. wcd9378_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3112. SND_SOC_DAPM_POST_PMD),
  3113. SND_SOC_DAPM_MIXER_E("DMIC5_MIXER", SND_SOC_NOPM, DMIC5,
  3114. 0, dmic5_switch, ARRAY_SIZE(dmic5_switch),
  3115. wcd9378_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3116. SND_SOC_DAPM_POST_PMD),
  3117. SND_SOC_DAPM_MIXER_E("DMIC6_MIXER", SND_SOC_NOPM, DMIC6,
  3118. 0, dmic6_switch, ARRAY_SIZE(dmic6_switch),
  3119. wcd9378_tx_swr_ctrl, SND_SOC_DAPM_PRE_PMU |
  3120. SND_SOC_DAPM_POST_PMD),
  3121. /* micbias widgets*/
  3122. SND_SOC_DAPM_SUPPLY("MIC BIAS1", SND_SOC_NOPM, 0, 0,
  3123. wcd9378_codec_enable_micbias,
  3124. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3125. SND_SOC_DAPM_POST_PMD),
  3126. SND_SOC_DAPM_SUPPLY("MIC BIAS2", SND_SOC_NOPM, 0, 0,
  3127. wcd9378_codec_enable_micbias,
  3128. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3129. SND_SOC_DAPM_POST_PMD),
  3130. SND_SOC_DAPM_SUPPLY("MIC BIAS3", SND_SOC_NOPM, 0, 0,
  3131. wcd9378_codec_enable_micbias,
  3132. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3133. SND_SOC_DAPM_POST_PMD),
  3134. /* micbias pull up widgets*/
  3135. SND_SOC_DAPM_SUPPLY("VA MIC BIAS1", SND_SOC_NOPM, 0, 0,
  3136. wcd9378_codec_enable_micbias_pullup,
  3137. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3138. SND_SOC_DAPM_POST_PMD),
  3139. SND_SOC_DAPM_SUPPLY("VA MIC BIAS2", SND_SOC_NOPM, 0, 0,
  3140. wcd9378_codec_enable_micbias_pullup,
  3141. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3142. SND_SOC_DAPM_POST_PMD),
  3143. SND_SOC_DAPM_SUPPLY("VA MIC BIAS3", SND_SOC_NOPM, 0, 0,
  3144. wcd9378_codec_enable_micbias_pullup,
  3145. SND_SOC_DAPM_PRE_PMU | SND_SOC_DAPM_POST_PMU |
  3146. SND_SOC_DAPM_POST_PMD),
  3147. /* rx mixer widgets*/
  3148. SND_SOC_DAPM_MUX("EAR_MUX", SND_SOC_NOPM, 0, 0, &ear_mux),
  3149. SND_SOC_DAPM_MUX("AUX_MUX", SND_SOC_NOPM, 0, 0, &aux_mux),
  3150. SND_SOC_DAPM_MIXER("EAR_MIXER", SND_SOC_NOPM, 0, 0,
  3151. ear_mixer_switch, ARRAY_SIZE(ear_mixer_switch)),
  3152. SND_SOC_DAPM_MIXER("AUX_MIXER", SND_SOC_NOPM, 0, 0,
  3153. aux_mixer_switch, ARRAY_SIZE(aux_mixer_switch)),
  3154. SND_SOC_DAPM_MIXER("DAC1", SND_SOC_NOPM, 0, 0,
  3155. dac1_switch, ARRAY_SIZE(dac1_switch)),
  3156. SND_SOC_DAPM_MIXER("DAC2", SND_SOC_NOPM, 0, 0,
  3157. dac2_switch, ARRAY_SIZE(dac2_switch)),
  3158. SND_SOC_DAPM_MIXER("HPHL_RDAC", SND_SOC_NOPM, 0, 0,
  3159. hphl_rdac_switch, ARRAY_SIZE(hphl_rdac_switch)),
  3160. SND_SOC_DAPM_MIXER("HPHR_RDAC", SND_SOC_NOPM, 0, 0,
  3161. hphr_rdac_switch, ARRAY_SIZE(hphr_rdac_switch)),
  3162. /*output widgets tx*/
  3163. SND_SOC_DAPM_OUTPUT("ADC1_OUTPUT"),
  3164. SND_SOC_DAPM_OUTPUT("ADC2_OUTPUT"),
  3165. SND_SOC_DAPM_OUTPUT("ADC3_OUTPUT"),
  3166. SND_SOC_DAPM_OUTPUT("DMIC1_OUTPUT"),
  3167. SND_SOC_DAPM_OUTPUT("DMIC2_OUTPUT"),
  3168. SND_SOC_DAPM_OUTPUT("DMIC3_OUTPUT"),
  3169. SND_SOC_DAPM_OUTPUT("DMIC4_OUTPUT"),
  3170. SND_SOC_DAPM_OUTPUT("DMIC5_OUTPUT"),
  3171. SND_SOC_DAPM_OUTPUT("DMIC6_OUTPUT"),
  3172. /*output widgets rx*/
  3173. SND_SOC_DAPM_OUTPUT("EAR"),
  3174. SND_SOC_DAPM_OUTPUT("AUX"),
  3175. SND_SOC_DAPM_OUTPUT("HPHL"),
  3176. SND_SOC_DAPM_OUTPUT("HPHR"),
  3177. };
  3178. static const struct snd_soc_dapm_route wcd9378_audio_map[] = {
  3179. /*ADC-1 (channel-1)*/
  3180. {"ADC1_OUTPUT", NULL, "TX0 SEQUENCER"},
  3181. {"TX0 SEQUENCER", NULL, "ADC1 MUX"},
  3182. {"ADC1 MUX", "CH1_AMIC1", "AMIC1_MIXER"},
  3183. {"ADC1 MUX", "CH1_AMIC2", "AMIC2_MIXER"},
  3184. {"ADC1 MUX", "CH1_AMIC3", "AMIC3_MIXER"},
  3185. {"ADC1 MUX", "CH1_AMIC4", "AMIC4_MIXER"},
  3186. /*ADC-2 (channel-2)*/
  3187. {"ADC2_OUTPUT", NULL, "TX1 SEQUENCER"},
  3188. {"TX1 SEQUENCER", NULL, "ADC2 MUX"},
  3189. {"ADC2 MUX", "CH2_AMIC1", "AMIC1_MIXER"},
  3190. {"ADC2 MUX", "CH2_AMIC2", "AMIC2_MIXER"},
  3191. {"ADC2 MUX", "CH2_AMIC3", "AMIC3_MIXER"},
  3192. {"ADC2 MUX", "CH2_AMIC4", "AMIC4_MIXER"},
  3193. /*ADC-3 (channel-3)*/
  3194. {"ADC3_OUTPUT", NULL, "TX2 SEQUENCER"},
  3195. {"TX2 SEQUENCER", NULL, "ADC3 MUX"},
  3196. {"ADC3 MUX", "CH3_AMIC1", "AMIC1_MIXER"},
  3197. {"ADC3 MUX", "CH3_AMIC3", "AMIC3_MIXER"},
  3198. {"ADC3 MUX", "CH3_AMIC4", "AMIC4_MIXER"},
  3199. {"AMIC1_MIXER", "Switch", "AMIC1"},
  3200. {"AMIC1_MIXER", NULL, "VA_AMIC1_MIXER"},
  3201. {"VA_AMIC1_MIXER", "Switch", "VA AMIC1"},
  3202. {"AMIC2_MIXER", "Switch", "AMIC2"},
  3203. {"AMIC2_MIXER", NULL, "VA_AMIC2_MIXER"},
  3204. {"VA_AMIC2_MIXER", "Switch", "VA AMIC2"},
  3205. {"AMIC3_MIXER", "Switch", "AMIC3"},
  3206. {"AMIC3_MIXER", NULL, "VA_AMIC3_MIXER"},
  3207. {"VA_AMIC3_MIXER", "Switch", "VA AMIC3"},
  3208. {"AMIC4_MIXER", "Switch", "AMIC4"},
  3209. {"AMIC4_MIXER", NULL, "VA_AMIC4_MIXER"},
  3210. {"VA_AMIC4_MIXER", "Switch", "VA AMIC4"},
  3211. {"DMIC1_OUTPUT", NULL, "DMIC1_MIXER"},
  3212. {"DMIC1_MIXER", "Switch", "DMIC1"},
  3213. {"DMIC2_OUTPUT", NULL, "DMIC2_MIXER"},
  3214. {"DMIC2_MIXER", "Switch", "DMIC2"},
  3215. {"DMIC3_OUTPUT", NULL, "DMIC3_MIXER"},
  3216. {"DMIC3_MIXER", "Switch", "DMIC3"},
  3217. {"DMIC4_OUTPUT", NULL, "DMIC4_MIXER"},
  3218. {"DMIC4_MIXER", "Switch", "DMIC4"},
  3219. {"DMIC5_OUTPUT", NULL, "DMIC5_MIXER"},
  3220. {"DMIC5_MIXER", "Switch", "DMIC5"},
  3221. {"DMIC6_OUTPUT", NULL, "DMIC6_MIXER"},
  3222. {"DMIC6_MIXER", "Switch", "DMIC6"},
  3223. /*Headphone playback*/
  3224. {"IN1_HPHL", NULL, "VDD_BUCK"},
  3225. {"IN1_HPHL", NULL, "CLS_H_PORT"},
  3226. {"HPH SEQUENCER", NULL, "IN1_HPHL"},
  3227. {"RDAC1", NULL, "HPH SEQUENCER"},
  3228. {"HPHL_RDAC", "Switch", "RDAC1"},
  3229. {"HPHL PGA", NULL, "HPHL_RDAC"},
  3230. {"HPHL", NULL, "HPHL PGA"},
  3231. {"IN2_HPHR", NULL, "VDD_BUCK"},
  3232. {"IN2_HPHR", NULL, "CLS_H_PORT"},
  3233. {"HPH SEQUENCER", NULL, "IN2_HPHR"},
  3234. {"RDAC2", NULL, "HPH SEQUENCER"},
  3235. {"HPHR_RDAC", "Switch", "RDAC2"},
  3236. {"HPHR PGA", NULL, "HPHR_RDAC"},
  3237. {"HPHR", NULL, "HPHR PGA"},
  3238. /*Amplier playback*/
  3239. {"IN3_AUX", NULL, "VDD_BUCK"},
  3240. {"EAR_MUX", "RX0", "IN1_HPHL"},
  3241. {"EAR_MUX", "RX2", "IN3_AUX"},
  3242. {"DAC1", "Switch", "EAR_MUX"},
  3243. {"EAR_RDAC", NULL, "DAC1"},
  3244. {"SA SEQUENCER", NULL, "EAR_RDAC"},
  3245. {"EAR_MIXER", "Switch", "SA SEQUENCER"},
  3246. {"EAR PGA", NULL, "EAR_MIXER"},
  3247. {"EAR", NULL, "EAR PGA"},
  3248. {"AUX_MUX", "RX1", "IN2_HPHR"},
  3249. {"AUX_MUX", "RX2", "IN3_AUX"},
  3250. {"DAC2", "Switch", "AUX_MUX"},
  3251. {"AUX_RDAC", NULL, "DAC2"},
  3252. {"SA SEQUENCER", NULL, "AUX_RDAC"},
  3253. {"AUX_MIXER", "Switch", "SA SEQUENCER",},
  3254. {"AUX PGA", NULL, "AUX_MIXER"},
  3255. {"AUX", NULL, "AUX PGA"},
  3256. };
  3257. static ssize_t wcd9378_version_read(struct snd_info_entry *entry,
  3258. void *file_private_data,
  3259. struct file *file,
  3260. char __user *buf, size_t count,
  3261. loff_t pos)
  3262. {
  3263. struct wcd9378_priv *priv;
  3264. char buffer[WCD9378_VERSION_ENTRY_SIZE];
  3265. int len = 0;
  3266. priv = (struct wcd9378_priv *) entry->private_data;
  3267. if (!priv) {
  3268. pr_err("%s: wcd9378 priv is null\n", __func__);
  3269. return -EINVAL;
  3270. }
  3271. switch (priv->version) {
  3272. case WCD9378_VERSION_1_0:
  3273. len = scnprintf(buffer, sizeof(buffer), "WCD9378_1_0\n");
  3274. break;
  3275. default:
  3276. len = scnprintf(buffer, sizeof(buffer), "VER_UNDEFINED\n");
  3277. }
  3278. return simple_read_from_buffer(buf, count, &pos, buffer, len);
  3279. }
  3280. static struct snd_info_entry_ops wcd9378_info_ops = {
  3281. .read = wcd9378_version_read,
  3282. };
  3283. /*
  3284. * wcd9378_info_create_codec_entry - creates wcd9378 module
  3285. * @codec_root: The parent directory
  3286. * @component: component instance
  3287. *
  3288. * Creates wcd9378 module, version entry under the given
  3289. * parent directory.
  3290. *
  3291. * Return: 0 on success or negative error code on failure.
  3292. */
  3293. int wcd9378_info_create_codec_entry(struct snd_info_entry *codec_root,
  3294. struct snd_soc_component *component)
  3295. {
  3296. struct snd_info_entry *version_entry;
  3297. struct wcd9378_priv *priv;
  3298. struct snd_soc_card *card;
  3299. if (!codec_root || !component)
  3300. return -EINVAL;
  3301. priv = snd_soc_component_get_drvdata(component);
  3302. if (priv->entry) {
  3303. dev_dbg(priv->dev,
  3304. "%s:wcd9378 module already created\n", __func__);
  3305. return 0;
  3306. }
  3307. card = component->card;
  3308. priv->entry = snd_info_create_module_entry(codec_root->module,
  3309. "wcd9378", codec_root);
  3310. if (!priv->entry) {
  3311. dev_dbg(component->dev, "%s: failed to create wcd9378 entry\n",
  3312. __func__);
  3313. return -ENOMEM;
  3314. }
  3315. priv->entry->mode = S_IFDIR | 0555;
  3316. if (snd_info_register(priv->entry) < 0) {
  3317. snd_info_free_entry(priv->entry);
  3318. return -ENOMEM;
  3319. }
  3320. version_entry = snd_info_create_card_entry(card->snd_card,
  3321. "version",
  3322. priv->entry);
  3323. if (!version_entry) {
  3324. dev_dbg(component->dev, "%s: failed to create wcd9378 version entry\n",
  3325. __func__);
  3326. snd_info_free_entry(priv->entry);
  3327. return -ENOMEM;
  3328. }
  3329. version_entry->private_data = priv;
  3330. version_entry->size = WCD9378_VERSION_ENTRY_SIZE;
  3331. version_entry->content = SNDRV_INFO_CONTENT_DATA;
  3332. version_entry->c.ops = &wcd9378_info_ops;
  3333. if (snd_info_register(version_entry) < 0) {
  3334. snd_info_free_entry(version_entry);
  3335. snd_info_free_entry(priv->entry);
  3336. return -ENOMEM;
  3337. }
  3338. priv->version_entry = version_entry;
  3339. return 0;
  3340. }
  3341. EXPORT_SYMBOL_GPL(wcd9378_info_create_codec_entry);
  3342. static void wcd9378_class_load(struct snd_soc_component *component)
  3343. {
  3344. /*SMP AMP CLASS LOADING*/
  3345. snd_soc_component_update_bits(component, WCD9378_FUNC_ACT,
  3346. WCD9378_FUNC_ACT_FUNC_ACT_MASK, 0x01);
  3347. usleep_range(20000, 20010);
  3348. snd_soc_component_update_bits(component, WCD9378_SMP_AMP_FUNC_STAT,
  3349. WCD9378_SMP_AMP_FUNC_STAT_FUNC_STAT_MASK, 0xFF);
  3350. /*SMP JACK CLASS LOADING*/
  3351. snd_soc_component_update_bits(component, WCD9378_SMP_JACK_FUNC_ACT,
  3352. WCD9378_SMP_JACK_FUNC_ACT_FUNC_ACT_MASK, 0x01);
  3353. usleep_range(30000, 30010);
  3354. snd_soc_component_update_bits(component, WCD9378_CMT_GRP_MASK,
  3355. WCD9378_CMT_GRP_MASK_CMT_GRP_MASK_MASK, 0x02);
  3356. snd_soc_component_update_bits(component, WCD9378_SMP_JACK_FUNC_STAT,
  3357. WCD9378_SMP_JACK_FUNC_STAT_FUNC_STAT_MASK, 0xFF);
  3358. /*SMP MIC0 CLASS LOADING*/
  3359. snd_soc_component_update_bits(component, WCD9378_SMP_MIC_CTRL0_FUNC_ACT,
  3360. WCD9378_SMP_MIC_CTRL0_FUNC_ACT_FUNC_ACT_MASK, 0x01);
  3361. usleep_range(5000, 5010);
  3362. snd_soc_component_update_bits(component, WCD9378_SMP_MIC_CTRL0_FUNC_STAT,
  3363. WCD9378_SMP_MIC_CTRL0_FUNC_STAT_FUNC_STAT_MASK, 0xFF);
  3364. /*SMP MIC1 CLASS LOADING*/
  3365. snd_soc_component_update_bits(component, WCD9378_SMP_MIC_CTRL1_FUNC_ACT,
  3366. WCD9378_SMP_MIC_CTRL1_FUNC_ACT_FUNC_ACT_MASK, 0x01);
  3367. usleep_range(5000, 5010);
  3368. snd_soc_component_update_bits(component, WCD9378_SMP_MIC_CTRL1_FUNC_STAT,
  3369. WCD9378_SMP_MIC_CTRL1_FUNC_STAT_FUNC_STAT_MASK, 0xFF);
  3370. /*SMP MIC2 CLASS LOADING*/
  3371. snd_soc_component_update_bits(component, WCD9378_SMP_MIC_CTRL2_FUNC_ACT,
  3372. WCD9378_SMP_MIC_CTRL2_FUNC_ACT_FUNC_ACT_MASK, 0x01);
  3373. usleep_range(5000, 5010);
  3374. snd_soc_component_update_bits(component, WCD9378_SMP_MIC_CTRL2_FUNC_STAT,
  3375. WCD9378_SMP_MIC_CTRL2_FUNC_STAT_FUNC_STAT_MASK, 0xFF);
  3376. }
  3377. static void wcd9378_micb_value_convert(struct snd_soc_component *component)
  3378. {
  3379. struct wcd9378_priv *wcd9378 =
  3380. snd_soc_component_get_drvdata(component);
  3381. struct wcd9378_pdata *pdata =
  3382. dev_get_platdata(wcd9378->dev);
  3383. struct wcd9378_micbias_setting *mb = &pdata->micbias;
  3384. mb->micb1_usage_val = wcd9378_micb_usage_value_convert(component,
  3385. mb->micb1_mv, MIC_BIAS_1);
  3386. mb->micb2_usage_val = wcd9378_micb_usage_value_convert(component,
  3387. mb->micb2_mv, MIC_BIAS_2);
  3388. mb->micb3_usage_val = wcd9378_micb_usage_value_convert(component,
  3389. mb->micb3_mv, MIC_BIAS_3);
  3390. pr_debug("%s: micb1_usage: 0x%x, micb2_usage: 0x%x, micb3_usage: 0x%x\n", __func__,
  3391. mb->micb1_usage_val, mb->micb2_usage_val, mb->micb3_usage_val);
  3392. }
  3393. static int wcd9378_wcd_mode_check(struct snd_soc_component *component)
  3394. {
  3395. struct wcd9378_priv *wcd9378 =
  3396. snd_soc_component_get_drvdata(component);
  3397. if (snd_soc_component_read(component,
  3398. WCD9378_EFUSE_REG_29)
  3399. & WCD9378_EFUSE_REG_29_PLATFORM_BLOWN_MASK) {
  3400. if (((snd_soc_component_read(component,
  3401. WCD9378_EFUSE_REG_29) &
  3402. WCD9378_EFUSE_REG_29_PLATFORM_MASK) >> 1) == wcd9378->wcd_mode)
  3403. return true;
  3404. else
  3405. return false;
  3406. } else {
  3407. if ((snd_soc_component_read(component, WCD9378_PLATFORM_CTL)
  3408. & WCD9378_PLATFORM_CTL_MODE_MASK) == wcd9378->wcd_mode)
  3409. return true;
  3410. else
  3411. return false;
  3412. }
  3413. return 0;
  3414. }
  3415. static int wcd9378_soc_codec_probe(struct snd_soc_component *component)
  3416. {
  3417. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  3418. struct snd_soc_dapm_context *dapm =
  3419. snd_soc_component_get_dapm(component);
  3420. int ret = -EINVAL;
  3421. wcd9378 = snd_soc_component_get_drvdata(component);
  3422. if (!wcd9378)
  3423. return -EINVAL;
  3424. wcd9378->component = component;
  3425. snd_soc_component_init_regmap(component, wcd9378->regmap);
  3426. devm_regmap_qti_debugfs_register(&wcd9378->tx_swr_dev->dev, wcd9378->regmap);
  3427. ret = wcd9378_wcd_mode_check(component);
  3428. if (!ret) {
  3429. dev_err(component->dev, "wcd mode check failed\n");
  3430. ret = -EINVAL;
  3431. goto exit;
  3432. }
  3433. ret = wcd9378_mbhc_init(&wcd9378->mbhc, component);
  3434. if (ret) {
  3435. pr_err("%s: mbhc initialization failed\n", __func__);
  3436. ret = -EINVAL;
  3437. goto exit;
  3438. }
  3439. snd_soc_dapm_ignore_suspend(dapm, "AMIC1");
  3440. snd_soc_dapm_ignore_suspend(dapm, "AMIC2");
  3441. snd_soc_dapm_ignore_suspend(dapm, "AMIC3");
  3442. snd_soc_dapm_ignore_suspend(dapm, "AMIC4");
  3443. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC1");
  3444. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC2");
  3445. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC3");
  3446. snd_soc_dapm_ignore_suspend(dapm, "VA AMIC4");
  3447. snd_soc_dapm_ignore_suspend(dapm, "IN1_HPHL");
  3448. snd_soc_dapm_ignore_suspend(dapm, "IN2_HPHR");
  3449. snd_soc_dapm_ignore_suspend(dapm, "IN3_AUX");
  3450. snd_soc_dapm_ignore_suspend(dapm, "ADC1_OUTPUT");
  3451. snd_soc_dapm_ignore_suspend(dapm, "ADC2_OUTPUT");
  3452. snd_soc_dapm_ignore_suspend(dapm, "ADC3_OUTPUT");
  3453. snd_soc_dapm_ignore_suspend(dapm, "EAR");
  3454. snd_soc_dapm_ignore_suspend(dapm, "AUX");
  3455. snd_soc_dapm_ignore_suspend(dapm, "HPHL");
  3456. snd_soc_dapm_ignore_suspend(dapm, "HPHR");
  3457. snd_soc_dapm_sync(dapm);
  3458. wcd_cls_h_init(&wcd9378->clsh_info);
  3459. wcd9378_init_reg(component);
  3460. wcd9378_micb_value_convert(component);
  3461. wcd9378->version = WCD9378_VERSION_1_0;
  3462. /* Register event notifier */
  3463. wcd9378->nblock.notifier_call = wcd9378_event_notify;
  3464. if (wcd9378->register_notifier) {
  3465. ret = wcd9378->register_notifier(wcd9378->handle,
  3466. &wcd9378->nblock,
  3467. true);
  3468. if (ret) {
  3469. dev_err(component->dev,
  3470. "%s: Failed to register notifier %d\n",
  3471. __func__, ret);
  3472. return ret;
  3473. }
  3474. }
  3475. exit:
  3476. return ret;
  3477. }
  3478. static void wcd9378_soc_codec_remove(struct snd_soc_component *component)
  3479. {
  3480. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  3481. if (!wcd9378) {
  3482. dev_err(component->dev, "%s: wcd9378 is already NULL\n",
  3483. __func__);
  3484. return;
  3485. }
  3486. if (wcd9378->register_notifier)
  3487. wcd9378->register_notifier(wcd9378->handle,
  3488. &wcd9378->nblock,
  3489. false);
  3490. }
  3491. static int wcd9378_soc_codec_suspend(struct snd_soc_component *component)
  3492. {
  3493. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  3494. if (!wcd9378)
  3495. return 0;
  3496. wcd9378->dapm_bias_off = true;
  3497. return 0;
  3498. }
  3499. static int wcd9378_soc_codec_resume(struct snd_soc_component *component)
  3500. {
  3501. struct wcd9378_priv *wcd9378 = snd_soc_component_get_drvdata(component);
  3502. if (!wcd9378)
  3503. return 0;
  3504. wcd9378->dapm_bias_off = false;
  3505. return 0;
  3506. }
  3507. static const struct snd_soc_component_driver soc_codec_dev_wcd9378 = {
  3508. .name = WCD9378_DRV_NAME,
  3509. .probe = wcd9378_soc_codec_probe,
  3510. .remove = wcd9378_soc_codec_remove,
  3511. .controls = wcd9378_snd_controls,
  3512. .num_controls = ARRAY_SIZE(wcd9378_snd_controls),
  3513. .dapm_widgets = wcd9378_dapm_widgets,
  3514. .num_dapm_widgets = ARRAY_SIZE(wcd9378_dapm_widgets),
  3515. .dapm_routes = wcd9378_audio_map,
  3516. .num_dapm_routes = ARRAY_SIZE(wcd9378_audio_map),
  3517. .suspend = wcd9378_soc_codec_suspend,
  3518. .resume = wcd9378_soc_codec_resume,
  3519. };
  3520. static int wcd9378_reset(struct device *dev)
  3521. {
  3522. struct wcd9378_priv *wcd9378 = NULL;
  3523. int rc = 0;
  3524. int value = 0;
  3525. if (!dev)
  3526. return -ENODEV;
  3527. wcd9378 = dev_get_drvdata(dev);
  3528. if (!wcd9378)
  3529. return -EINVAL;
  3530. if (!wcd9378->rst_np) {
  3531. dev_err(dev, "%s: reset gpio device node not specified\n",
  3532. __func__);
  3533. return -EINVAL;
  3534. }
  3535. value = msm_cdc_pinctrl_get_state(wcd9378->rst_np);
  3536. if (value > 0)
  3537. return 0;
  3538. rc = msm_cdc_pinctrl_select_sleep_state(wcd9378->rst_np);
  3539. if (rc) {
  3540. dev_err(dev, "%s: wcd sleep state request fail!\n",
  3541. __func__);
  3542. return -EPROBE_DEFER;
  3543. }
  3544. /* 20us sleep required after pulling the reset gpio to LOW */
  3545. usleep_range(80, 85);
  3546. rc = msm_cdc_pinctrl_select_active_state(wcd9378->rst_np);
  3547. if (rc) {
  3548. dev_err(dev, "%s: wcd active state request fail!\n",
  3549. __func__);
  3550. return -EPROBE_DEFER;
  3551. }
  3552. /* 20us sleep required after pulling the reset gpio to HIGH */
  3553. usleep_range(80, 85);
  3554. return rc;
  3555. }
  3556. static int wcd9378_read_of_property_u32(struct device *dev, const char *name,
  3557. u32 *val)
  3558. {
  3559. int rc = 0;
  3560. rc = of_property_read_u32(dev->of_node, name, val);
  3561. if (rc)
  3562. dev_err(dev, "%s: Looking up %s property in node %s failed\n",
  3563. __func__, name, dev->of_node->full_name);
  3564. return rc;
  3565. }
  3566. static void wcd9378_dt_parse_micbias_info(struct device *dev,
  3567. struct wcd9378_micbias_setting *mb)
  3568. {
  3569. u32 prop_val = 0;
  3570. int rc = 0;
  3571. /* MB1 */
  3572. if (of_find_property(dev->of_node, "qcom,cdc-micbias1-mv",
  3573. NULL)) {
  3574. rc = wcd9378_read_of_property_u32(dev,
  3575. "qcom,cdc-micbias1-mv",
  3576. &prop_val);
  3577. if (!rc)
  3578. mb->micb1_mv = prop_val;
  3579. } else {
  3580. dev_info(dev, "%s: Micbias1 DT property not found\n",
  3581. __func__);
  3582. }
  3583. /* MB2 */
  3584. if (of_find_property(dev->of_node, "qcom,cdc-micbias2-mv",
  3585. NULL)) {
  3586. rc = wcd9378_read_of_property_u32(dev,
  3587. "qcom,cdc-micbias2-mv",
  3588. &prop_val);
  3589. if (!rc)
  3590. mb->micb2_mv = prop_val;
  3591. } else {
  3592. dev_info(dev, "%s: Micbias2 DT property not found\n",
  3593. __func__);
  3594. }
  3595. /* MB3 */
  3596. if (of_find_property(dev->of_node, "qcom,cdc-micbias3-mv",
  3597. NULL)) {
  3598. rc = wcd9378_read_of_property_u32(dev,
  3599. "qcom,cdc-micbias3-mv",
  3600. &prop_val);
  3601. if (!rc)
  3602. mb->micb3_mv = prop_val;
  3603. } else {
  3604. dev_info(dev, "%s: Micbias3 DT property not found\n",
  3605. __func__);
  3606. }
  3607. }
  3608. static int wcd9378_reset_low(struct device *dev)
  3609. {
  3610. struct wcd9378_priv *wcd9378 = NULL;
  3611. int rc = 0;
  3612. if (!dev)
  3613. return -ENODEV;
  3614. wcd9378 = dev_get_drvdata(dev);
  3615. if (!wcd9378)
  3616. return -EINVAL;
  3617. if (!wcd9378->rst_np) {
  3618. dev_err(dev, "%s: reset gpio device node not specified\n",
  3619. __func__);
  3620. return -EINVAL;
  3621. }
  3622. rc = msm_cdc_pinctrl_select_sleep_state(wcd9378->rst_np);
  3623. if (rc) {
  3624. dev_err(dev, "%s: wcd sleep state request fail!\n",
  3625. __func__);
  3626. return rc;
  3627. }
  3628. /* 20us sleep required after pulling the reset gpio to LOW */
  3629. usleep_range(20, 30);
  3630. return rc;
  3631. }
  3632. struct wcd9378_pdata *wcd9378_populate_dt_data(struct device *dev)
  3633. {
  3634. struct wcd9378_pdata *pdata = NULL;
  3635. pdata = devm_kzalloc(dev, sizeof(struct wcd9378_pdata),
  3636. GFP_KERNEL);
  3637. if (!pdata)
  3638. return NULL;
  3639. pdata->rst_np = of_parse_phandle(dev->of_node,
  3640. "qcom,wcd-rst-gpio-node", 0);
  3641. if (!pdata->rst_np) {
  3642. dev_err(dev, "%s: Looking up %s property in node %s failed\n",
  3643. __func__, "qcom,wcd-rst-gpio-node",
  3644. dev->of_node->full_name);
  3645. return NULL;
  3646. }
  3647. /* Parse power supplies */
  3648. msm_cdc_get_power_supplies(dev, &pdata->regulator,
  3649. &pdata->num_supplies);
  3650. if (!pdata->regulator || (pdata->num_supplies <= 0)) {
  3651. dev_err(dev, "%s: no power supplies defined for codec\n",
  3652. __func__);
  3653. return NULL;
  3654. }
  3655. pdata->rx_slave = of_parse_phandle(dev->of_node, "qcom,rx-slave", 0);
  3656. pdata->tx_slave = of_parse_phandle(dev->of_node, "qcom,tx-slave", 0);
  3657. wcd9378_dt_parse_micbias_info(dev, &pdata->micbias);
  3658. return pdata;
  3659. }
  3660. static struct snd_soc_dai_driver wcd9378_dai[] = {
  3661. {
  3662. .name = "wcd9378_cdc",
  3663. .playback = {
  3664. .stream_name = "WCD9378_AIF Playback",
  3665. .rates = WCD9378_RATES | WCD9378_FRAC_RATES,
  3666. .formats = WCD9378_FORMATS,
  3667. .rate_max = 384000,
  3668. .rate_min = 8000,
  3669. .channels_min = 1,
  3670. .channels_max = 4,
  3671. },
  3672. .capture = {
  3673. .stream_name = "WCD9378_AIF Capture",
  3674. .rates = WCD9378_RATES | WCD9378_FRAC_RATES,
  3675. .formats = WCD9378_FORMATS,
  3676. .rate_max = 384000,
  3677. .rate_min = 8000,
  3678. .channels_min = 1,
  3679. .channels_max = 4,
  3680. },
  3681. },
  3682. };
  3683. static irqreturn_t wcd9378_wd_handle_irq(int irq, void *data)
  3684. {
  3685. pr_err_ratelimited("%s: Watchdog interrupt for irq =%d triggered\n",
  3686. __func__, irq);
  3687. return IRQ_HANDLED;
  3688. }
  3689. static int wcd9378_bind(struct device *dev)
  3690. {
  3691. int ret = 0;
  3692. struct wcd9378_pdata *pdata = dev_get_platdata(dev);
  3693. struct wcd9378_priv *wcd9378 = dev_get_drvdata(dev);
  3694. /*
  3695. * Add 5msec delay to provide sufficient time for
  3696. * soundwire auto enumeration of slave devices as
  3697. * per HW requirement.
  3698. */
  3699. usleep_range(5000, 5010);
  3700. ret = component_bind_all(dev, wcd9378);
  3701. if (ret) {
  3702. dev_err(dev, "%s: Slave bind failed, ret = %d\n",
  3703. __func__, ret);
  3704. return ret;
  3705. }
  3706. wcd9378->rx_swr_dev = get_matching_swr_slave_device(pdata->rx_slave);
  3707. if (!wcd9378->rx_swr_dev) {
  3708. dev_err(dev, "%s: Could not find RX swr slave device\n",
  3709. __func__);
  3710. ret = -ENODEV;
  3711. goto err;
  3712. }
  3713. wcd9378->rx_swr_dev->paging_support = true;
  3714. wcd9378->tx_swr_dev = get_matching_swr_slave_device(pdata->tx_slave);
  3715. if (!wcd9378->tx_swr_dev) {
  3716. dev_err(dev, "%s: Could not find TX swr slave device\n",
  3717. __func__);
  3718. ret = -ENODEV;
  3719. goto err;
  3720. }
  3721. wcd9378->tx_swr_dev->paging_support = true;
  3722. swr_init_port_params(wcd9378->tx_swr_dev, SWR_NUM_PORTS,
  3723. wcd9378->swr_tx_port_params);
  3724. wcd9378->regmap = devm_regmap_init_swr(wcd9378->tx_swr_dev,
  3725. &wcd9378_regmap_config);
  3726. if (!wcd9378->regmap) {
  3727. dev_err(dev, "%s: Regmap init failed\n",
  3728. __func__);
  3729. goto err;
  3730. }
  3731. regmap_write(wcd9378->regmap, SWRS_SCP_SDCA_INTRTYPE_1, 0xff);
  3732. regmap_write(wcd9378->regmap, SWRS_SCP_SDCA_INTRTYPE_2, 0x0b);
  3733. regmap_write(wcd9378->regmap, SWRS_SCP_SDCA_INTRTYPE_3, 0xff);
  3734. wcd9378_regmap_irq_chip.irq_drv_data = wcd9378;
  3735. wcd9378->irq_info.wcd_regmap_irq_chip = &wcd9378_regmap_irq_chip;
  3736. wcd9378->irq_info.codec_name = "WCD9378";
  3737. wcd9378->irq_info.regmap = wcd9378->regmap;
  3738. wcd9378->irq_info.dev = dev;
  3739. ret = wcd_irq_init(&wcd9378->irq_info, &wcd9378->virq);
  3740. if (ret) {
  3741. dev_err(wcd9378->dev, "%s: IRQ init failed: %d\n",
  3742. __func__, ret);
  3743. goto err;
  3744. }
  3745. dev_err(wcd9378->dev, "%s: wcd irq init done\n",
  3746. __func__);
  3747. wcd9378->tx_swr_dev->slave_irq = wcd9378->virq;
  3748. /* Request for watchdog interrupt */
  3749. wcd_request_irq(&wcd9378->irq_info, WCD9378_IRQ_HPHR_PDM_WD_INT,
  3750. "HPHR PDM WD INT", wcd9378_wd_handle_irq, NULL);
  3751. wcd_request_irq(&wcd9378->irq_info, WCD9378_IRQ_HPHL_PDM_WD_INT,
  3752. "HPHL PDM WD INT", wcd9378_wd_handle_irq, NULL);
  3753. wcd_request_irq(&wcd9378->irq_info, WCD9378_IRQ_AUX_PDM_WD_INT,
  3754. "AUX PDM WD INT", wcd9378_wd_handle_irq, NULL);
  3755. /* Disable watchdog interrupt for HPH and AUX */
  3756. wcd_disable_irq(&wcd9378->irq_info, WCD9378_IRQ_HPHR_PDM_WD_INT);
  3757. wcd_disable_irq(&wcd9378->irq_info, WCD9378_IRQ_HPHL_PDM_WD_INT);
  3758. wcd_disable_irq(&wcd9378->irq_info, WCD9378_IRQ_AUX_PDM_WD_INT);
  3759. ret = snd_soc_register_component(dev, &soc_codec_dev_wcd9378,
  3760. wcd9378_dai, ARRAY_SIZE(wcd9378_dai));
  3761. if (ret) {
  3762. dev_err(dev, "%s: Codec registration failed\n",
  3763. __func__);
  3764. goto err_irq;
  3765. }
  3766. wcd9378->dev_up = true;
  3767. return ret;
  3768. err_irq:
  3769. wcd_irq_exit(&wcd9378->irq_info, wcd9378->virq);
  3770. err:
  3771. component_unbind_all(dev, wcd9378);
  3772. return ret;
  3773. }
  3774. static void wcd9378_unbind(struct device *dev)
  3775. {
  3776. struct wcd9378_priv *wcd9378 = dev_get_drvdata(dev);
  3777. wcd_free_irq(&wcd9378->irq_info, WCD9378_IRQ_HPHR_PDM_WD_INT, NULL);
  3778. wcd_free_irq(&wcd9378->irq_info, WCD9378_IRQ_HPHL_PDM_WD_INT, NULL);
  3779. wcd_free_irq(&wcd9378->irq_info, WCD9378_IRQ_AUX_PDM_WD_INT, NULL);
  3780. wcd_irq_exit(&wcd9378->irq_info, wcd9378->virq);
  3781. snd_soc_unregister_component(dev);
  3782. component_unbind_all(dev, wcd9378);
  3783. }
  3784. static const struct of_device_id wcd9378_dt_match[] = {
  3785. { .compatible = "qcom,wcd9378-codec", .data = "wcd9378"},
  3786. {}
  3787. };
  3788. static const struct component_master_ops wcd9378_comp_ops = {
  3789. .bind = wcd9378_bind,
  3790. .unbind = wcd9378_unbind,
  3791. };
  3792. static int wcd9378_compare_of(struct device *dev, void *data)
  3793. {
  3794. return dev->of_node == data;
  3795. }
  3796. static void wcd9378_release_of(struct device *dev, void *data)
  3797. {
  3798. of_node_put(data);
  3799. }
  3800. static int wcd9378_add_slave_components(struct device *dev,
  3801. struct component_match **matchptr)
  3802. {
  3803. struct device_node *np, *rx_node, *tx_node;
  3804. np = dev->of_node;
  3805. rx_node = of_parse_phandle(np, "qcom,rx-slave", 0);
  3806. if (!rx_node) {
  3807. dev_err(dev, "%s: Rx-slave node not defined\n", __func__);
  3808. return -ENODEV;
  3809. }
  3810. of_node_get(rx_node);
  3811. component_match_add_release(dev, matchptr,
  3812. wcd9378_release_of,
  3813. wcd9378_compare_of,
  3814. rx_node);
  3815. tx_node = of_parse_phandle(np, "qcom,tx-slave", 0);
  3816. if (!tx_node) {
  3817. dev_err(dev, "%s: Tx-slave node not defined\n", __func__);
  3818. return -ENODEV;
  3819. }
  3820. of_node_get(tx_node);
  3821. component_match_add_release(dev, matchptr,
  3822. wcd9378_release_of,
  3823. wcd9378_compare_of,
  3824. tx_node);
  3825. return 0;
  3826. }
  3827. static int wcd9378_probe(struct platform_device *pdev)
  3828. {
  3829. struct component_match *match = NULL;
  3830. struct wcd9378_priv *wcd9378 = NULL;
  3831. struct wcd9378_pdata *pdata = NULL;
  3832. struct wcd_ctrl_platform_data *plat_data = NULL;
  3833. struct device *dev = &pdev->dev;
  3834. int ret;
  3835. wcd9378 = devm_kzalloc(dev, sizeof(struct wcd9378_priv),
  3836. GFP_KERNEL);
  3837. if (!wcd9378)
  3838. return -ENOMEM;
  3839. dev_set_drvdata(dev, wcd9378);
  3840. wcd9378->dev = dev;
  3841. pdata = wcd9378_populate_dt_data(dev);
  3842. if (!pdata) {
  3843. dev_err(dev, "%s: Fail to obtain platform data\n", __func__);
  3844. return -EINVAL;
  3845. }
  3846. dev->platform_data = pdata;
  3847. wcd9378->rst_np = pdata->rst_np;
  3848. ret = msm_cdc_init_supplies(dev, &wcd9378->supplies,
  3849. pdata->regulator, pdata->num_supplies);
  3850. if (!wcd9378->supplies) {
  3851. dev_err(dev, "%s: Cannot init wcd supplies\n",
  3852. __func__);
  3853. return ret;
  3854. }
  3855. plat_data = dev_get_platdata(dev->parent);
  3856. if (!plat_data) {
  3857. dev_err(dev, "%s: platform data from parent is NULL\n",
  3858. __func__);
  3859. return -EINVAL;
  3860. }
  3861. wcd9378->handle = (void *)plat_data->handle;
  3862. if (!wcd9378->handle) {
  3863. dev_err(dev, "%s: handle is NULL\n", __func__);
  3864. return -EINVAL;
  3865. }
  3866. wcd9378->update_wcd_event = plat_data->update_wcd_event;
  3867. if (!wcd9378->update_wcd_event) {
  3868. dev_err(dev, "%s: update_wcd_event api is null!\n",
  3869. __func__);
  3870. return -EINVAL;
  3871. }
  3872. wcd9378->register_notifier = plat_data->register_notifier;
  3873. if (!wcd9378->register_notifier) {
  3874. dev_err(dev, "%s: register_notifier api is null!\n",
  3875. __func__);
  3876. return -EINVAL;
  3877. }
  3878. ret = of_property_read_u32(dev->of_node, "qcom,wcd-mode",
  3879. &wcd9378->wcd_mode);
  3880. if (ret) {
  3881. dev_dbg(dev, "%s: wcd-mode read failed, use mobile mode\n",
  3882. __func__);
  3883. wcd9378->wcd_mode = WCD9378_MOBILE_MODE;
  3884. }
  3885. ret = msm_cdc_enable_static_supplies(&pdev->dev, wcd9378->supplies,
  3886. pdata->regulator,
  3887. pdata->num_supplies);
  3888. if (ret) {
  3889. dev_err(dev, "%s: wcd static supply enable failed!\n",
  3890. __func__);
  3891. return ret;
  3892. }
  3893. ret = wcd9378_parse_port_mapping(dev, "qcom,rx_swr_ch_map",
  3894. CODEC_RX);
  3895. ret |= wcd9378_parse_port_mapping(dev, "qcom,tx_swr_ch_map",
  3896. CODEC_TX);
  3897. if (ret) {
  3898. dev_err(dev, "Failed to read port mapping\n");
  3899. goto err;
  3900. }
  3901. ret = wcd9378_parse_port_params(dev, "qcom,swr-tx-port-params",
  3902. CODEC_TX);
  3903. if (ret) {
  3904. dev_err(dev, "Failed to read port params\n");
  3905. goto err;
  3906. }
  3907. mutex_init(&wcd9378->wakeup_lock);
  3908. mutex_init(&wcd9378->micb_lock);
  3909. mutex_init(&wcd9378->sys_usage_lock);
  3910. ret = wcd9378_add_slave_components(dev, &match);
  3911. if (ret)
  3912. goto err_lock_init;
  3913. ret = wcd9378_reset(dev);
  3914. if (ret == -EPROBE_DEFER) {
  3915. dev_err(dev, "%s: wcd reset failed!\n", __func__);
  3916. goto err_lock_init;
  3917. }
  3918. wcd9378->wakeup = wcd9378_wakeup;
  3919. return component_master_add_with_match(dev,
  3920. &wcd9378_comp_ops, match);
  3921. err_lock_init:
  3922. mutex_destroy(&wcd9378->micb_lock);
  3923. mutex_destroy(&wcd9378->wakeup_lock);
  3924. mutex_destroy(&wcd9378->sys_usage_lock);
  3925. err:
  3926. return ret;
  3927. }
  3928. static int wcd9378_remove(struct platform_device *pdev)
  3929. {
  3930. struct wcd9378_priv *wcd9378 = NULL;
  3931. wcd9378 = platform_get_drvdata(pdev);
  3932. component_master_del(&pdev->dev, &wcd9378_comp_ops);
  3933. mutex_destroy(&wcd9378->micb_lock);
  3934. mutex_destroy(&wcd9378->wakeup_lock);
  3935. mutex_destroy(&wcd9378->sys_usage_lock);
  3936. dev_set_drvdata(&pdev->dev, NULL);
  3937. return 0;
  3938. }
  3939. #ifdef CONFIG_PM_SLEEP
  3940. static int wcd9378_suspend(struct device *dev)
  3941. {
  3942. struct wcd9378_priv *wcd9378 = NULL;
  3943. int ret = 0;
  3944. struct wcd9378_pdata *pdata = NULL;
  3945. if (!dev)
  3946. return -ENODEV;
  3947. wcd9378 = dev_get_drvdata(dev);
  3948. if (!wcd9378)
  3949. return -EINVAL;
  3950. pdata = dev_get_platdata(wcd9378->dev);
  3951. if (!pdata) {
  3952. dev_err(dev, "%s: pdata is NULL\n", __func__);
  3953. return -EINVAL;
  3954. }
  3955. if (test_bit(ALLOW_BUCK_DISABLE, &wcd9378->status_mask)) {
  3956. ret = msm_cdc_disable_ondemand_supply(wcd9378->dev,
  3957. wcd9378->supplies,
  3958. pdata->regulator,
  3959. pdata->num_supplies,
  3960. "cdc-vdd-buck");
  3961. if (ret == -EINVAL) {
  3962. dev_err(dev, "%s: vdd buck is not disabled\n",
  3963. __func__);
  3964. return 0;
  3965. }
  3966. clear_bit(ALLOW_BUCK_DISABLE, &wcd9378->status_mask);
  3967. }
  3968. if (wcd9378->dapm_bias_off ||
  3969. (wcd9378->component &&
  3970. (snd_soc_component_get_bias_level(wcd9378->component) ==
  3971. SND_SOC_BIAS_OFF))) {
  3972. msm_cdc_set_supplies_lpm_mode(wcd9378->dev,
  3973. wcd9378->supplies,
  3974. pdata->regulator,
  3975. pdata->num_supplies,
  3976. true);
  3977. set_bit(WCD_SUPPLIES_LPM_MODE, &wcd9378->status_mask);
  3978. }
  3979. return 0;
  3980. }
  3981. static int wcd9378_resume(struct device *dev)
  3982. {
  3983. struct wcd9378_priv *wcd9378 = NULL;
  3984. struct wcd9378_pdata *pdata = NULL;
  3985. if (!dev)
  3986. return -ENODEV;
  3987. wcd9378 = dev_get_drvdata(dev);
  3988. if (!wcd9378)
  3989. return -EINVAL;
  3990. pdata = dev_get_platdata(wcd9378->dev);
  3991. if (!pdata) {
  3992. dev_err(dev, "%s: pdata is NULL\n", __func__);
  3993. return -EINVAL;
  3994. }
  3995. if (test_bit(WCD_SUPPLIES_LPM_MODE, &wcd9378->status_mask)) {
  3996. msm_cdc_set_supplies_lpm_mode(wcd9378->dev,
  3997. wcd9378->supplies,
  3998. pdata->regulator,
  3999. pdata->num_supplies,
  4000. false);
  4001. clear_bit(WCD_SUPPLIES_LPM_MODE, &wcd9378->status_mask);
  4002. }
  4003. return 0;
  4004. }
  4005. static const struct dev_pm_ops wcd9378_dev_pm_ops = {
  4006. .suspend_late = wcd9378_suspend,
  4007. .resume_early = wcd9378_resume,
  4008. };
  4009. #endif
  4010. static struct platform_driver wcd9378_codec_driver = {
  4011. .probe = wcd9378_probe,
  4012. .remove = wcd9378_remove,
  4013. .driver = {
  4014. .name = "wcd9378_codec",
  4015. .of_match_table = of_match_ptr(wcd9378_dt_match),
  4016. #ifdef CONFIG_PM_SLEEP
  4017. .pm = &wcd9378_dev_pm_ops,
  4018. #endif
  4019. .suppress_bind_attrs = true,
  4020. },
  4021. };
  4022. module_platform_driver(wcd9378_codec_driver);
  4023. MODULE_DESCRIPTION("WCD9378 Codec driver");
  4024. MODULE_LICENSE("GPL");