cfg_dp.h 50 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732
  1. /*
  2. * Copyright (c) 2018-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2022 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. /**
  20. * DOC: This file contains definitions of Data Path configuration.
  21. */
  22. #ifndef _CFG_DP_H_
  23. #define _CFG_DP_H_
  24. #include "cfg_define.h"
  25. #include "wlan_init_cfg.h"
  26. #define WLAN_CFG_MAX_CLIENTS 64
  27. #define WLAN_CFG_MAX_CLIENTS_MIN 8
  28. #define WLAN_CFG_MAX_CLIENTS_MAX 64
  29. /* Change this to a lower value to enforce scattered idle list mode */
  30. #define WLAN_CFG_MAX_ALLOC_SIZE 0x200000
  31. #define WLAN_CFG_MAX_ALLOC_SIZE_MIN 0x80000
  32. #define WLAN_CFG_MAX_ALLOC_SIZE_MAX 0x200000
  33. #if defined(QCA_LL_TX_FLOW_CONTROL_V2) || \
  34. defined(QCA_LL_PDEV_TX_FLOW_CONTROL)
  35. #define WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET 10
  36. #define WLAN_CFG_TX_FLOW_STOP_QUEUE_TH 15
  37. #else
  38. #define WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET 0
  39. #define WLAN_CFG_TX_FLOW_STOP_QUEUE_TH 0
  40. #endif
  41. #define WLAN_CFG_PER_PDEV_TX_RING_MIN 0
  42. #define WLAN_CFG_PER_PDEV_TX_RING_MAX 1
  43. #ifdef IPA_OFFLOAD
  44. /* Size of TCL TX Ring */
  45. #if defined(TX_TO_NPEERS_INC_TX_DESCS)
  46. #define WLAN_CFG_TX_RING_SIZE 2048
  47. #else
  48. #define WLAN_CFG_TX_RING_SIZE 1024
  49. #endif
  50. #define WLAN_CFG_IPA_TX_RING_SIZE_MIN 1024
  51. #define WLAN_CFG_IPA_TX_RING_SIZE 1024
  52. #define WLAN_CFG_IPA_TX_RING_SIZE_MAX 8096
  53. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE_MIN 1024
  54. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE 1024
  55. #define WLAN_CFG_IPA_TX_COMP_RING_SIZE_MAX 8096
  56. #ifdef IPA_WDI3_TX_TWO_PIPES
  57. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE_MIN 1024
  58. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE 1024
  59. #define WLAN_CFG_IPA_TX_ALT_RING_SIZE_MAX 8096
  60. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MIN 1024
  61. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE 1024
  62. #define WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MAX 8096
  63. #endif
  64. #define WLAN_CFG_PER_PDEV_TX_RING 0
  65. #define WLAN_CFG_IPA_UC_TX_BUF_SIZE 2048
  66. #define WLAN_CFG_IPA_UC_TX_PARTITION_BASE 3000
  67. #define WLAN_CFG_IPA_UC_RX_IND_RING_COUNT 1024
  68. #else
  69. #define WLAN_CFG_TX_RING_SIZE 512
  70. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  71. #define WLAN_CFG_PER_PDEV_TX_RING 1
  72. #else
  73. #define WLAN_CFG_PER_PDEV_TX_RING 0
  74. #endif
  75. #define WLAN_CFG_IPA_UC_TX_BUF_SIZE 0
  76. #define WLAN_CFG_IPA_UC_TX_PARTITION_BASE 0
  77. #define WLAN_CFG_IPA_UC_RX_IND_RING_COUNT 0
  78. #endif /* IPA_OFFLOAD */
  79. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  80. #define WLAN_CFG_PER_PDEV_RX_RING 0
  81. #define WLAN_CFG_PER_PDEV_LMAC_RING 0
  82. #define WLAN_LRO_ENABLE 0
  83. #ifdef QCA_WIFI_QCA6750
  84. #define WLAN_CFG_MAC_PER_TARGET 1
  85. #else
  86. #define WLAN_CFG_MAC_PER_TARGET 2
  87. #endif
  88. #if defined(TX_TO_NPEERS_INC_TX_DESCS)
  89. #define WLAN_CFG_TX_COMP_RING_SIZE 4096
  90. /* Tx Descriptor and Tx Extension Descriptor pool sizes */
  91. #define WLAN_CFG_NUM_TX_DESC 4096
  92. #define WLAN_CFG_NUM_TX_EXT_DESC 4096
  93. #else
  94. #define WLAN_CFG_TX_COMP_RING_SIZE 1024
  95. /* Tx Descriptor and Tx Extension Descriptor pool sizes */
  96. #define WLAN_CFG_NUM_TX_DESC 1024
  97. #define WLAN_CFG_NUM_TX_EXT_DESC 1024
  98. #endif
  99. /* Interrupt Mitigation - Batch threshold in terms of number of frames */
  100. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX 1
  101. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER 1
  102. /* Interrupt Mitigation - Timer threshold in us */
  103. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX 8
  104. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER 8
  105. #ifdef WLAN_DP_PER_RING_TYPE_CONFIG
  106. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX \
  107. WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING
  108. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX \
  109. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING
  110. #else
  111. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX 1
  112. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX 8
  113. #endif
  114. #endif /* WLAN_MAX_PDEVS */
  115. #ifdef NBUF_MEMORY_DEBUG
  116. #define WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT 0xFFFF
  117. #else
  118. #define WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT 0x1FFFF
  119. #endif
  120. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD \
  121. WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT
  122. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD_MIN 0
  123. #define WLAN_CFG_RX_PENDING_HL_THRESHOLD_MAX 0x200000
  124. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD \
  125. WLAN_CFG_RX_PENDING_THRESHOLD_DEFAULT
  126. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD_MIN 100
  127. #define WLAN_CFG_RX_PENDING_LO_THRESHOLD_MAX 0x200000
  128. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING 256
  129. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING 512
  130. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING 0
  131. #define WLAN_CFG_PER_PDEV_RX_RING_MIN 0
  132. #define WLAN_CFG_PER_PDEV_RX_RING_MAX 0
  133. #define WLAN_CFG_PER_PDEV_LMAC_RING_MIN 0
  134. #define WLAN_CFG_PER_PDEV_LMAC_RING_MAX 1
  135. #define WLAN_CFG_TX_RING_SIZE_MIN 512
  136. #define WLAN_CFG_TX_RING_SIZE_MAX 0x80000
  137. #define WLAN_CFG_TX_COMP_RING_SIZE_MIN 512
  138. #define WLAN_CFG_TX_COMP_RING_SIZE_MAX 0x80000
  139. #define WLAN_CFG_NUM_TX_DESC_MIN 16
  140. #define WLAN_CFG_NUM_TX_DESC_MAX 0x10000
  141. #define WLAN_CFG_NUM_TX_EXT_DESC_MIN 16
  142. #define WLAN_CFG_NUM_TX_EXT_DESC_MAX 0x80000
  143. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX_MIN 1
  144. #define WLAN_CFG_INT_BATCH_THRESHOLD_TX_MAX 256
  145. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX_MIN 0
  146. #define WLAN_CFG_INT_BATCH_THRESHOLD_RX_MAX 128
  147. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING_MIN 1
  148. #define WLAN_CFG_INT_BATCH_THRESHOLD_REO_RING_MAX 128
  149. #define WLAN_CFG_INT_BATCH_THRESHOLD_WBM_RELEASE_RING_MIN 1
  150. #define WLAN_CFG_INT_BATCH_THRESHOLD_WBM_RELEASE_RING_MAX 128
  151. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MIN 1
  152. #define WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MAX 1
  153. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX_MIN 8
  154. #define WLAN_CFG_INT_TIMER_THRESHOLD_TX_MAX 1000
  155. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX_MIN 8
  156. #define WLAN_CFG_INT_TIMER_THRESHOLD_RX_MAX 500
  157. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MIN 8
  158. #define WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MAX 1000
  159. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MIN 8
  160. #define WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MAX 512
  161. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MIN 8
  162. #define WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MAX 500
  163. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE 0x2000
  164. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE_MIN 0x2000
  165. #define WLAN_CFG_NSS_TX_COMP_RING_SIZE_MAX 0xc000
  166. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  167. /* Per vdev pools */
  168. #define WLAN_CFG_NUM_TX_DESC_POOL 3
  169. #define WLAN_CFG_NUM_TXEXT_DESC_POOL 3
  170. #else /* QCA_LL_TX_FLOW_CONTROL_V2 */
  171. #ifdef TX_PER_PDEV_DESC_POOL
  172. #define WLAN_CFG_NUM_TX_DESC_POOL MAX_PDEV_CNT
  173. #define WLAN_CFG_NUM_TXEXT_DESC_POOL MAX_PDEV_CNT
  174. #else /* TX_PER_PDEV_DESC_POOL */
  175. #define WLAN_CFG_NUM_TX_DESC_POOL 3
  176. #define WLAN_CFG_NUM_TXEXT_DESC_POOL 3
  177. #endif /* TX_PER_PDEV_DESC_POOL */
  178. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  179. #define WLAN_CFG_NUM_TXEXT_DESC_POOL_MIN 1
  180. #define WLAN_CFG_NUM_TXEXT_DESC_POOL_MAX 4
  181. #define WLAN_CFG_HTT_PKT_TYPE 2
  182. #define WLAN_CFG_HTT_PKT_TYPE_MIN 2
  183. #define WLAN_CFG_HTT_PKT_TYPE_MAX 2
  184. #define WLAN_CFG_MAX_PEER_ID 64
  185. #define WLAN_CFG_MAX_PEER_ID_MIN 64
  186. #define WLAN_CFG_MAX_PEER_ID_MAX 64
  187. #define WLAN_CFG_RX_DEFRAG_TIMEOUT 100
  188. #define WLAN_CFG_RX_DEFRAG_TIMEOUT_MIN 100
  189. #define WLAN_CFG_RX_DEFRAG_TIMEOUT_MAX 100
  190. #define WLAN_CFG_NUM_TCL_DATA_RINGS 3
  191. #define WLAN_CFG_NUM_TCL_DATA_RINGS_MIN 1
  192. #define WLAN_CFG_NUM_TCL_DATA_RINGS_MAX MAX_TCL_DATA_RINGS
  193. #define WLAN_CFG_NUM_TX_COMP_RINGS WLAN_CFG_NUM_TCL_DATA_RINGS
  194. #define WLAN_CFG_NUM_TX_COMP_RINGS_MIN WLAN_CFG_NUM_TCL_DATA_RINGS_MIN
  195. #define WLAN_CFG_NUM_TX_COMP_RINGS_MAX WLAN_CFG_NUM_TCL_DATA_RINGS_MAX
  196. #if defined(CONFIG_BERYLLIUM)
  197. #define WLAN_CFG_NUM_REO_DEST_RING 8
  198. #else
  199. #define WLAN_CFG_NUM_REO_DEST_RING 4
  200. #endif
  201. #define WLAN_CFG_NUM_REO_DEST_RING_MIN 4
  202. #define WLAN_CFG_NUM_REO_DEST_RING_MAX MAX_REO_DEST_RINGS
  203. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS 2
  204. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MIN 1
  205. #define WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MAX 3
  206. #define WLAN_CFG_NSS_NUM_REO_DEST_RING 2
  207. #define WLAN_CFG_NSS_NUM_REO_DEST_RING_MIN 1
  208. #define WLAN_CFG_NSS_NUM_REO_DEST_RING_MAX 3
  209. #define WLAN_CFG_WBM_RELEASE_RING_SIZE 1024
  210. #define WLAN_CFG_WBM_RELEASE_RING_SIZE_MIN 64
  211. #define WLAN_CFG_WBM_RELEASE_RING_SIZE_MAX 1024
  212. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE 512
  213. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MIN 32
  214. #define WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MAX 512
  215. #define WLAN_CFG_TCL_STATUS_RING_SIZE 32
  216. #define WLAN_CFG_TCL_STATUS_RING_SIZE_MIN 32
  217. #define WLAN_CFG_TCL_STATUS_RING_SIZE_MAX 32
  218. #if defined(QCA_WIFI_QCA6290)
  219. #define WLAN_CFG_REO_DST_RING_SIZE 1024
  220. #else
  221. #define WLAN_CFG_REO_DST_RING_SIZE 2048
  222. #endif
  223. #define WLAN_CFG_REO_DST_RING_SIZE_MIN 8
  224. #define WLAN_CFG_REO_DST_RING_SIZE_MAX 8192
  225. #define WLAN_CFG_REO_REINJECT_RING_SIZE 128
  226. #define WLAN_CFG_REO_REINJECT_RING_SIZE_MIN 32
  227. #define WLAN_CFG_REO_REINJECT_RING_SIZE_MAX 128
  228. #define WLAN_CFG_RX_RELEASE_RING_SIZE 1024
  229. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MIN 8
  230. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  231. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  232. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MAX 1024
  233. #else
  234. #define WLAN_CFG_RX_RELEASE_RING_SIZE_MAX 8192
  235. #endif
  236. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE 256
  237. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE_MIN 128
  238. #define WLAN_CFG_REO_EXCEPTION_RING_SIZE_MAX 512
  239. #define WLAN_CFG_REO_CMD_RING_SIZE 128
  240. #define WLAN_CFG_REO_CMD_RING_SIZE_MIN 64
  241. #define WLAN_CFG_REO_CMD_RING_SIZE_MAX 128
  242. #define WLAN_CFG_REO_STATUS_RING_SIZE 256
  243. #define WLAN_CFG_REO_STATUS_RING_SIZE_MIN 128
  244. #define WLAN_CFG_REO_STATUS_RING_SIZE_MAX 2048
  245. #define WLAN_CFG_RXDMA_BUF_RING_SIZE 1024
  246. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN 1024
  247. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  248. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX 1024
  249. #else
  250. #define WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX 4096
  251. #endif
  252. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE 4096
  253. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE_MIN 16
  254. #define WLAN_CFG_RXDMA_REFILL_RING_SIZE_MAX 4096
  255. #define WLAN_CFG_TX_DESC_LIMIT_0 0
  256. #define WLAN_CFG_TX_DESC_LIMIT_0_MIN 4096
  257. #define WLAN_CFG_TX_DESC_LIMIT_0_MAX 32768
  258. #define WLAN_CFG_TX_DESC_LIMIT_1 0
  259. #define WLAN_CFG_TX_DESC_LIMIT_1_MIN 4096
  260. #define WLAN_CFG_TX_DESC_LIMIT_1_MAX 32768
  261. #define WLAN_CFG_TX_DESC_LIMIT_2 0
  262. #define WLAN_CFG_TX_DESC_LIMIT_2_MIN 4096
  263. #define WLAN_CFG_TX_DESC_LIMIT_2_MAX 32768
  264. #define WLAN_CFG_TX_DEVICE_LIMIT 65536
  265. #define WLAN_CFG_TX_DEVICE_LIMIT_MIN 16384
  266. #define WLAN_CFG_TX_DEVICE_LIMIT_MAX 65536
  267. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE 1024
  268. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE_MIN 128
  269. #define WLAN_CFG_TX_SW_INTERNODE_QUEUE_MAX 1024
  270. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE 4096
  271. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MIN 16
  272. #define WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MAX 8192
  273. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE 8192
  274. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MIN 16
  275. #define WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MAX 8192
  276. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE 2048
  277. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MIN 48
  278. #define WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MAX 8192
  279. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE 2048
  280. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MIN 48
  281. #define WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MAX 4096
  282. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE 1024
  283. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MIN 16
  284. #define WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MAX 8192
  285. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE 4096
  286. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MIN 4096
  287. #define WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MAX 16384
  288. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE 1024
  289. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MIN 1024
  290. #define WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MAX 8192
  291. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE 32
  292. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MIN 0
  293. #define WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MAX 256
  294. /**
  295. * Allocate as many RX descriptors as buffers in the SW2RXDMA
  296. * ring. This value may need to be tuned later.
  297. */
  298. #if defined(WLAN_MAX_PDEVS) && (WLAN_MAX_PDEVS == 1)
  299. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 1
  300. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  301. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 1
  302. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 4096
  303. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 1024
  304. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 4096
  305. /**
  306. * For low memory AP cases using 1 will reduce the rx descriptors memory req
  307. */
  308. #elif defined(QCA_LOWMEM_CONFIG) || defined(QCA_512M_CONFIG)
  309. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 1
  310. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  311. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 3
  312. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 4096
  313. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 1024
  314. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 12288
  315. /**
  316. * AP use cases need to allocate more RX Descriptors than the number of
  317. * entries avaialable in the SW2RXDMA buffer replenish ring. This is to account
  318. * for frames sitting in REO queues, HW-HW DMA rings etc. Hence using a
  319. * multiplication factor of 3, to allocate three times as many RX descriptors
  320. * as RX buffers.
  321. */
  322. #else
  323. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE 3
  324. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN 1
  325. #define WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX 3
  326. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE 12288
  327. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN 4096
  328. #define WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX 12288
  329. #endif
  330. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE 16384
  331. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MIN 1
  332. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MAX 16384
  333. #define WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_DEFAULT 128
  334. #define WLAN_CFG_PKTLOG_BUFFER_SIZE 10
  335. #define WLAN_CFG_PKTLOG_MIN_BUFFER_SIZE 1
  336. #define WLAN_CFG_PKTLOG_MAX_BUFFER_SIZE 10
  337. #ifdef IPA_OFFLOAD
  338. #define WLAN_CFG_NUM_REO_RINGS_MAP 0x7
  339. #else
  340. #define WLAN_CFG_NUM_REO_RINGS_MAP 0xF
  341. #endif
  342. #define WLAN_CFG_NUM_REO_RINGS_MAP_MIN 0x1
  343. #if defined(CONFIG_BERYLLIUM)
  344. #define WLAN_CFG_NUM_REO_RINGS_MAP_MAX 0xFF
  345. #else
  346. #define WLAN_CFG_NUM_REO_RINGS_MAP_MAX 0xF
  347. #endif
  348. #define WLAN_CFG_RADIO_0_DEFAULT_REO 0x1
  349. #define WLAN_CFG_RADIO_1_DEFAULT_REO 0x2
  350. #define WLAN_CFG_RADIO_2_DEFAULT_REO 0x3
  351. #define WLAN_CFG_RADIO_DEFAULT_REO_MIN 0x1
  352. #define WLAN_CFG_RADIO_DEFAULT_REO_MAX 0x4
  353. #define WLAN_CFG_REO2PPE_RING_SIZE 1024
  354. #define WLAN_CFG_REO2PPE_RING_SIZE_MIN 64
  355. #define WLAN_CFG_REO2PPE_RING_SIZE_MAX 1024
  356. #define WLAN_CFG_PPE2TCL_RING_SIZE 1024
  357. #define WLAN_CFG_PPE2TCL_RING_SIZE_MIN 64
  358. #define WLAN_CFG_PPE2TCL_RING_SIZE_MAX 1024
  359. #define WLAN_CFG_PPE_RELEASE_RING_SIZE 1024
  360. #define WLAN_CFG_PPE_RELEASE_RING_SIZE_MIN 64
  361. #define WLAN_CFG_PPE_RELEASE_RING_SIZE_MAX 1024
  362. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  363. #define WLAN_CFG_MLO_RX_RING_MAP 0xF
  364. #define WLAN_CFG_MLO_RX_RING_MAP_MIN 0x0
  365. #define WLAN_CFG_MLO_RX_RING_MAP_MAX 0xFF
  366. #endif
  367. #define WLAN_CFG_TX_CAPT_MAX_MEM_MIN 0
  368. #define WLAN_CFG_TX_CAPT_MAX_MEM_MAX 512
  369. #define WLAN_CFG_TX_CAPT_MAX_MEM_DEFAULT 0
  370. /*
  371. * <ini>
  372. * "dp_tx_capt_max_mem_mb"- maximum memory used by Tx capture
  373. * @Min: 0
  374. * @Max: 512 MB
  375. * @Default: 0 (disabled)
  376. *
  377. * This ini entry is used to set a max limit beyond which frames
  378. * are dropped by Tx capture. User needs to set a non-zero value
  379. * to enable it.
  380. *
  381. * Usage: External
  382. *
  383. * </ini>
  384. */
  385. #define CFG_DP_TX_CAPT_MAX_MEM_MB \
  386. CFG_INI_UINT("dp_tx_capt_max_mem_mb", \
  387. WLAN_CFG_TX_CAPT_MAX_MEM_MIN, \
  388. WLAN_CFG_TX_CAPT_MAX_MEM_MAX, \
  389. WLAN_CFG_TX_CAPT_MAX_MEM_DEFAULT, \
  390. CFG_VALUE_OR_DEFAULT, "Max Memory (in MB) used by Tx Capture")
  391. /* DP INI Declarations */
  392. #define CFG_DP_HTT_PACKET_TYPE \
  393. CFG_INI_UINT("dp_htt_packet_type", \
  394. WLAN_CFG_HTT_PKT_TYPE_MIN, \
  395. WLAN_CFG_HTT_PKT_TYPE_MAX, \
  396. WLAN_CFG_HTT_PKT_TYPE, \
  397. CFG_VALUE_OR_DEFAULT, "DP HTT packet type")
  398. #define CFG_DP_INT_BATCH_THRESHOLD_OTHER \
  399. CFG_INI_UINT("dp_int_batch_threshold_other", \
  400. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MIN, \
  401. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER_MAX, \
  402. WLAN_CFG_INT_BATCH_THRESHOLD_OTHER, \
  403. CFG_VALUE_OR_DEFAULT, "DP INT batch threshold Other")
  404. #define CFG_DP_INT_BATCH_THRESHOLD_RX \
  405. CFG_INI_UINT("dp_int_batch_threshold_rx", \
  406. WLAN_CFG_INT_BATCH_THRESHOLD_RX_MIN, \
  407. WLAN_CFG_INT_BATCH_THRESHOLD_RX_MAX, \
  408. WLAN_CFG_INT_BATCH_THRESHOLD_RX, \
  409. CFG_VALUE_OR_DEFAULT, "DP INT batch threshold Rx")
  410. #define CFG_DP_INT_BATCH_THRESHOLD_TX \
  411. CFG_INI_UINT("dp_int_batch_threshold_tx", \
  412. WLAN_CFG_INT_BATCH_THRESHOLD_TX_MIN, \
  413. WLAN_CFG_INT_BATCH_THRESHOLD_TX_MAX, \
  414. WLAN_CFG_INT_BATCH_THRESHOLD_TX, \
  415. CFG_VALUE_OR_DEFAULT, "DP INT threshold Tx")
  416. #define CFG_DP_INT_TIMER_THRESHOLD_OTHER \
  417. CFG_INI_UINT("dp_int_timer_threshold_other", \
  418. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MIN, \
  419. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER_MAX, \
  420. WLAN_CFG_INT_TIMER_THRESHOLD_OTHER, \
  421. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Other")
  422. #define CFG_DP_INT_TIMER_THRESHOLD_RX \
  423. CFG_INI_UINT("dp_int_timer_threshold_rx", \
  424. WLAN_CFG_INT_TIMER_THRESHOLD_RX_MIN, \
  425. WLAN_CFG_INT_TIMER_THRESHOLD_RX_MAX, \
  426. WLAN_CFG_INT_TIMER_THRESHOLD_RX, \
  427. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Rx")
  428. #define CFG_DP_INT_TIMER_THRESHOLD_REO_RING \
  429. CFG_INI_UINT("dp_int_timer_threshold_reo_ring", \
  430. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MIN, \
  431. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING_MAX, \
  432. WLAN_CFG_INT_TIMER_THRESHOLD_REO_RING, \
  433. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Reo ring")
  434. #define CFG_DP_INT_TIMER_THRESHOLD_WBM_RELEASE_RING \
  435. CFG_INI_UINT("dp_int_timer_threshold_wbm_release_ring", \
  436. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MIN, \
  437. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING_MAX, \
  438. WLAN_CFG_INT_TIMER_THRESHOLD_WBM_RELEASE_RING, \
  439. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold wbm release ring")
  440. #define CFG_DP_INT_TIMER_THRESHOLD_TX \
  441. CFG_INI_UINT("dp_int_timer_threshold_tx", \
  442. WLAN_CFG_INT_TIMER_THRESHOLD_TX_MIN, \
  443. WLAN_CFG_INT_TIMER_THRESHOLD_TX_MAX, \
  444. WLAN_CFG_INT_TIMER_THRESHOLD_TX, \
  445. CFG_VALUE_OR_DEFAULT, "DP INT timer threshold Tx")
  446. #define CFG_DP_MAX_ALLOC_SIZE \
  447. CFG_INI_UINT("dp_max_alloc_size", \
  448. WLAN_CFG_MAX_ALLOC_SIZE_MIN, \
  449. WLAN_CFG_MAX_ALLOC_SIZE_MAX, \
  450. WLAN_CFG_MAX_ALLOC_SIZE, \
  451. CFG_VALUE_OR_DEFAULT, "DP Max Alloc Size")
  452. #define CFG_DP_MAX_CLIENTS \
  453. CFG_INI_UINT("dp_max_clients", \
  454. WLAN_CFG_MAX_CLIENTS_MIN, \
  455. WLAN_CFG_MAX_CLIENTS_MAX, \
  456. WLAN_CFG_MAX_CLIENTS, \
  457. CFG_VALUE_OR_DEFAULT, "DP Max Clients")
  458. #define CFG_DP_MAX_PEER_ID \
  459. CFG_INI_UINT("dp_max_peer_id", \
  460. WLAN_CFG_MAX_PEER_ID_MIN, \
  461. WLAN_CFG_MAX_PEER_ID_MAX, \
  462. WLAN_CFG_MAX_PEER_ID, \
  463. CFG_VALUE_OR_DEFAULT, "DP Max Peer ID")
  464. #define CFG_DP_REO_DEST_RINGS \
  465. CFG_INI_UINT("dp_reo_dest_rings", \
  466. WLAN_CFG_NUM_REO_DEST_RING_MIN, \
  467. WLAN_CFG_NUM_REO_DEST_RING_MAX, \
  468. WLAN_CFG_NUM_REO_DEST_RING, \
  469. CFG_VALUE_OR_DEFAULT, "DP REO Destination Rings")
  470. #define CFG_DP_TX_COMP_RINGS \
  471. CFG_INI_UINT("dp_tx_comp_rings", \
  472. WLAN_CFG_NUM_TX_COMP_RINGS_MIN, \
  473. WLAN_CFG_NUM_TX_COMP_RINGS_MAX, \
  474. WLAN_CFG_NUM_TX_COMP_RINGS, \
  475. CFG_VALUE_OR_DEFAULT, "DP Tx Comp Rings")
  476. #define CFG_DP_TCL_DATA_RINGS \
  477. CFG_INI_UINT("dp_tcl_data_rings", \
  478. WLAN_CFG_NUM_TCL_DATA_RINGS_MIN, \
  479. WLAN_CFG_NUM_TCL_DATA_RINGS_MAX, \
  480. WLAN_CFG_NUM_TCL_DATA_RINGS, \
  481. CFG_VALUE_OR_DEFAULT, "DP TCL Data Rings")
  482. #define CFG_DP_NSS_REO_DEST_RINGS \
  483. CFG_INI_UINT("dp_nss_reo_dest_rings", \
  484. WLAN_CFG_NSS_NUM_REO_DEST_RING_MIN, \
  485. WLAN_CFG_NSS_NUM_REO_DEST_RING_MAX, \
  486. WLAN_CFG_NSS_NUM_REO_DEST_RING, \
  487. CFG_VALUE_OR_DEFAULT, "DP NSS REO Destination Rings")
  488. #define CFG_DP_NSS_TCL_DATA_RINGS \
  489. CFG_INI_UINT("dp_nss_tcl_data_rings", \
  490. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MIN, \
  491. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS_MAX, \
  492. WLAN_CFG_NSS_NUM_TCL_DATA_RINGS, \
  493. CFG_VALUE_OR_DEFAULT, "DP NSS TCL Data Rings")
  494. #define CFG_DP_TX_DESC \
  495. CFG_INI_UINT("dp_tx_desc", \
  496. WLAN_CFG_NUM_TX_DESC_MIN, \
  497. WLAN_CFG_NUM_TX_DESC_MAX, \
  498. WLAN_CFG_NUM_TX_DESC, \
  499. CFG_VALUE_OR_DEFAULT, "DP Tx Descriptors")
  500. #define CFG_DP_TX_EXT_DESC \
  501. CFG_INI_UINT("dp_tx_ext_desc", \
  502. WLAN_CFG_NUM_TX_EXT_DESC_MIN, \
  503. WLAN_CFG_NUM_TX_EXT_DESC_MAX, \
  504. WLAN_CFG_NUM_TX_EXT_DESC, \
  505. CFG_VALUE_OR_DEFAULT, "DP Tx Ext Descriptors")
  506. #define CFG_DP_TX_EXT_DESC_POOLS \
  507. CFG_INI_UINT("dp_tx_ext_desc_pool", \
  508. WLAN_CFG_NUM_TXEXT_DESC_POOL_MIN, \
  509. WLAN_CFG_NUM_TXEXT_DESC_POOL_MAX, \
  510. WLAN_CFG_NUM_TXEXT_DESC_POOL, \
  511. CFG_VALUE_OR_DEFAULT, "DP Tx Ext Descriptors Pool")
  512. #define CFG_DP_PDEV_RX_RING \
  513. CFG_INI_UINT("dp_pdev_rx_ring", \
  514. WLAN_CFG_PER_PDEV_RX_RING_MIN, \
  515. WLAN_CFG_PER_PDEV_RX_RING_MAX, \
  516. WLAN_CFG_PER_PDEV_RX_RING, \
  517. CFG_VALUE_OR_DEFAULT, "DP PDEV Rx Ring")
  518. #define CFG_DP_PDEV_TX_RING \
  519. CFG_INI_UINT("dp_pdev_tx_ring", \
  520. WLAN_CFG_PER_PDEV_TX_RING_MIN, \
  521. WLAN_CFG_PER_PDEV_TX_RING_MAX, \
  522. WLAN_CFG_PER_PDEV_TX_RING, \
  523. CFG_VALUE_OR_DEFAULT, \
  524. "DP PDEV Tx Ring")
  525. #define CFG_DP_RX_DEFRAG_TIMEOUT \
  526. CFG_INI_UINT("dp_rx_defrag_timeout", \
  527. WLAN_CFG_RX_DEFRAG_TIMEOUT_MIN, \
  528. WLAN_CFG_RX_DEFRAG_TIMEOUT_MAX, \
  529. WLAN_CFG_RX_DEFRAG_TIMEOUT, \
  530. CFG_VALUE_OR_DEFAULT, "DP Rx Defrag Timeout")
  531. #define CFG_DP_TX_COMPL_RING_SIZE \
  532. CFG_INI_UINT("dp_tx_compl_ring_size", \
  533. WLAN_CFG_TX_COMP_RING_SIZE_MIN, \
  534. WLAN_CFG_TX_COMP_RING_SIZE_MAX, \
  535. WLAN_CFG_TX_COMP_RING_SIZE, \
  536. CFG_VALUE_OR_DEFAULT, "DP Tx Completion Ring Size")
  537. #define CFG_DP_TX_RING_SIZE \
  538. CFG_INI_UINT("dp_tx_ring_size", \
  539. WLAN_CFG_TX_RING_SIZE_MIN,\
  540. WLAN_CFG_TX_RING_SIZE_MAX,\
  541. WLAN_CFG_TX_RING_SIZE,\
  542. CFG_VALUE_OR_DEFAULT, "DP Tx Ring Size")
  543. #define CFG_DP_NSS_COMP_RING_SIZE \
  544. CFG_INI_UINT("dp_nss_comp_ring_size", \
  545. WLAN_CFG_NSS_TX_COMP_RING_SIZE_MIN, \
  546. WLAN_CFG_NSS_TX_COMP_RING_SIZE_MAX, \
  547. WLAN_CFG_NSS_TX_COMP_RING_SIZE, \
  548. CFG_VALUE_OR_DEFAULT, "DP NSS completion Ring Size")
  549. #define CFG_DP_PDEV_LMAC_RING \
  550. CFG_INI_UINT("dp_pdev_lmac_ring", \
  551. WLAN_CFG_PER_PDEV_LMAC_RING_MIN, \
  552. WLAN_CFG_PER_PDEV_LMAC_RING_MAX, \
  553. WLAN_CFG_PER_PDEV_LMAC_RING, \
  554. CFG_VALUE_OR_DEFAULT, "DP pdev LMAC ring")
  555. /*
  556. * <ini>
  557. * dp_rx_pending_hl_threshold - High threshold of frame number to start
  558. * frame dropping scheme
  559. * @Min: 0
  560. * @Max: 524288
  561. * @Default: 393216
  562. *
  563. * This ini entry is used to set a high limit threshold to start frame
  564. * dropping scheme
  565. *
  566. * Usage: External
  567. *
  568. * </ini>
  569. */
  570. #define CFG_DP_RX_PENDING_HL_THRESHOLD \
  571. CFG_INI_UINT("dp_rx_pending_hl_threshold", \
  572. WLAN_CFG_RX_PENDING_HL_THRESHOLD_MIN, \
  573. WLAN_CFG_RX_PENDING_HL_THRESHOLD_MAX, \
  574. WLAN_CFG_RX_PENDING_HL_THRESHOLD, \
  575. CFG_VALUE_OR_DEFAULT, "DP rx pending hl threshold")
  576. /*
  577. * <ini>
  578. * dp_rx_pending_lo_threshold - Low threshold of frame number to stop
  579. * frame dropping scheme
  580. * @Min: 100
  581. * @Max: 524288
  582. * @Default: 393216
  583. *
  584. * This ini entry is used to set a low limit threshold to stop frame
  585. * dropping scheme
  586. *
  587. * Usage: External
  588. *
  589. * </ini>
  590. */
  591. #define CFG_DP_RX_PENDING_LO_THRESHOLD \
  592. CFG_INI_UINT("dp_rx_pending_lo_threshold", \
  593. WLAN_CFG_RX_PENDING_LO_THRESHOLD_MIN, \
  594. WLAN_CFG_RX_PENDING_LO_THRESHOLD_MAX, \
  595. WLAN_CFG_RX_PENDING_LO_THRESHOLD, \
  596. CFG_VALUE_OR_DEFAULT, "DP rx pending lo threshold")
  597. #define CFG_DP_BASE_HW_MAC_ID \
  598. CFG_INI_UINT("dp_base_hw_macid", \
  599. 0, 1, 1, \
  600. CFG_VALUE_OR_DEFAULT, "DP Base HW Mac ID")
  601. #define CFG_DP_RX_HASH \
  602. CFG_INI_BOOL("dp_rx_hash", true, \
  603. "DP Rx Hash")
  604. #define CFG_DP_TSO \
  605. CFG_INI_BOOL("TSOEnable", false, \
  606. "DP TSO Enabled")
  607. #define CFG_DP_LRO \
  608. CFG_INI_BOOL("LROEnable", WLAN_LRO_ENABLE, \
  609. "DP LRO Enable")
  610. #ifdef WLAN_USE_CONFIG_PARAMS
  611. /*
  612. * <ini>
  613. * dp_tx_desc_use_512p - Use 512M tx descriptor size
  614. * @Min: 0
  615. * @Max: 1
  616. * @Default: 0
  617. *
  618. * This ini entry is used as flag to use 512M tx descriptor size or not
  619. *
  620. * Usage: Internal
  621. *
  622. * </ini>
  623. */
  624. #define CFG_DP_TX_DESC_512P \
  625. CFG_INI_BOOL("dp_tx_desc_use_512p", false, \
  626. "DP TX DESC PINE SPECIFIC")
  627. /*
  628. * <ini>
  629. * dp_nss_3radio_ring - Use 3 Radio NSS comp ring size
  630. * @Min: 0
  631. * @Max: 1
  632. * @Default: 0
  633. *
  634. * This ini entry is used as flag to use 3 Radio NSS com ring size or not
  635. *
  636. * Usage: Internal
  637. *
  638. * </ini>
  639. */
  640. #define CFG_DP_NSS_3RADIO_RING \
  641. CFG_INI_BOOL("dp_nss_3radio_ring", false, \
  642. "DP NSS 3 RADIO RING SIZE")
  643. /*
  644. * <ini>
  645. * dp_mon_ring_per_512M - Update monitor status ring as 512M profile
  646. * @Min: 0
  647. * @Max: 1
  648. * @Default: 0
  649. *
  650. * This ini entry is used as flag to update monitor status ring as 512M profile
  651. *
  652. * Usage: Internal
  653. *
  654. * </ini>
  655. */
  656. #define CFG_DP_MON_STATUS_512M \
  657. CFG_INI_BOOL("dp_mon_ring_per_512M", false, \
  658. "DP MON STATUS RING SIZE PER 512M PROFILE")
  659. /*
  660. * <ini>
  661. * dp_mon_2chain_ring - Reduce monitor rings size as for 2 Chains case
  662. * @Min: 0
  663. * @Max: 1
  664. * @Default: 0
  665. *
  666. * This ini entry is used as flag to reduce monitor rings size as those used
  667. * in case of 2 Tx/RxChains
  668. *
  669. * Usage: Internal
  670. *
  671. * </ini>
  672. */
  673. #define CFG_DP_MON_2CHAIN_RING \
  674. CFG_INI_BOOL("dp_mon_2chain_ring", false, \
  675. "DP MON UPDATE RINGS FOR 2CHAIN")
  676. /*
  677. * <ini>
  678. * dp_mon_4chain_ring - Update monitor rings size for 4 Chains case
  679. * @Min: 0
  680. * @Max: 1
  681. * @Default: 0
  682. *
  683. * This ini entry is used as flag to reduce monitor rings size as those used
  684. * in case of 4 Tx/RxChains
  685. *
  686. * Usage: Internal
  687. *
  688. * </ini>
  689. */
  690. #define CFG_DP_MON_4CHAIN_RING \
  691. CFG_INI_BOOL("dp_mon_4chain_ring", false, \
  692. "DP MON UPDATE RINGS FOR 4CHAIN")
  693. /*
  694. * <ini>
  695. * dp_4radip_rdp_reo - Update RDP REO map based on 4 radio config
  696. * @Min: 0
  697. * @Max: 1
  698. * @Default: 0
  699. *
  700. * This ini entry is used as flag to update RDP reo map based on 4 Radio config
  701. *
  702. * Usage: Internal
  703. *
  704. * </ini>
  705. */
  706. #define CFG_DP_4RADIO_RDP_REO \
  707. CFG_INI_BOOL("dp_nss_4radio_rdp_reo", \
  708. false, "Update REO destination mapping for 4radio")
  709. #define CFG_DP_INI_SECTION_PARAMS \
  710. CFG(CFG_DP_NSS_3RADIO_RING) \
  711. CFG(CFG_DP_TX_DESC_512P) \
  712. CFG(CFG_DP_MON_STATUS_512M) \
  713. CFG(CFG_DP_MON_2CHAIN_RING) \
  714. CFG(CFG_DP_MON_4CHAIN_RING) \
  715. CFG(CFG_DP_4RADIO_RDP_REO)
  716. #else
  717. #define CFG_DP_INI_SECTION_PARAMS
  718. #endif
  719. /*
  720. * <ini>
  721. * CFG_DP_SG - Enable the SG feature standalonely
  722. * @Min: 0
  723. * @Max: 1
  724. * @Default: 1
  725. *
  726. * This ini entry is used to enable/disable SG feature standalonely.
  727. * Also does Rome support SG on TX, lithium does not.
  728. * For example the lithium does not support SG on UDP frames.
  729. * Which is able to handle SG only for TSO frames(in case TSO is enabled).
  730. *
  731. * Usage: External
  732. *
  733. * </ini>
  734. */
  735. #define CFG_DP_SG \
  736. CFG_INI_BOOL("dp_sg_support", false, \
  737. "DP SG Enable")
  738. #define WLAN_CFG_GRO_ENABLE_MIN 0
  739. #define WLAN_CFG_GRO_ENABLE_MAX 3
  740. #define WLAN_CFG_GRO_ENABLE_DEFAULT 0
  741. #define DP_GRO_ENABLE_BIT_SET BIT(0)
  742. #define DP_FORCE_USE_GRO_BIT_SET BIT(1)
  743. /*
  744. * <ini>
  745. * CFG_DP_GRO - Enable the GRO feature standalonely
  746. * @Min: 0
  747. * @Max: 3
  748. * @Default: 0
  749. *
  750. * This ini entry is used to enable/disable GRO feature standalonely.
  751. * Value 0: Disable GRO feature
  752. * Value 1: Enable Dynamic GRO feature, TC rule can control GRO
  753. * behavior of STA mode
  754. * Value 3: Enable GRO feature forcibly
  755. *
  756. * Usage: External
  757. *
  758. * </ini>
  759. */
  760. #define CFG_DP_GRO \
  761. CFG_INI_UINT("GROEnable", \
  762. WLAN_CFG_GRO_ENABLE_MIN, \
  763. WLAN_CFG_GRO_ENABLE_MAX, \
  764. WLAN_CFG_GRO_ENABLE_DEFAULT, \
  765. CFG_VALUE_OR_DEFAULT, "DP GRO Enable")
  766. #define CFG_DP_OL_TX_CSUM \
  767. CFG_INI_BOOL("dp_offload_tx_csum_support", false, \
  768. "DP tx csum Enable")
  769. #define CFG_DP_OL_RX_CSUM \
  770. CFG_INI_BOOL("dp_offload_rx_csum_support", false, \
  771. "DP rx csum Enable")
  772. #define CFG_DP_RAWMODE \
  773. CFG_INI_BOOL("dp_rawmode_support", false, \
  774. "DP rawmode Enable")
  775. #define CFG_DP_PEER_FLOW_CTRL \
  776. CFG_INI_BOOL("dp_peer_flow_control_support", false, \
  777. "DP peer flow ctrl Enable")
  778. #define CFG_DP_NAPI \
  779. CFG_INI_BOOL("dp_napi_enabled", PLATFORM_VALUE(true, false), \
  780. "DP Napi Enabled")
  781. /*
  782. * <ini>
  783. * gEnableP2pIpTcpUdpChecksumOffload - Enable checksum offload for P2P mode
  784. * @Min: 0
  785. * @Max: 1
  786. * @Default: 1
  787. *
  788. * This ini entry is used to enable/disable TX checksum(UDP/TCP) for P2P modes.
  789. * This includes P2P device mode, P2P client mode and P2P GO mode.
  790. * The feature is enabled by default. To disable TX checksum for P2P, add the
  791. * following entry in ini file:
  792. * gEnableP2pIpTcpUdpChecksumOffload=0
  793. *
  794. * Usage: External
  795. *
  796. * </ini>
  797. */
  798. #define CFG_DP_P2P_TCP_UDP_CKSUM_OFFLOAD \
  799. CFG_INI_BOOL("gEnableP2pIpTcpUdpChecksumOffload", true, \
  800. "DP TCP UDP Checksum Offload for P2P mode (device/cli/go)")
  801. /*
  802. * <ini>
  803. * gEnableNanIpTcpUdpChecksumOffload - Enable checksum offload for NAN mode
  804. * @Min: 0
  805. * @Max: 1
  806. * @Default: 1
  807. *
  808. * Usage: External
  809. *
  810. * </ini>
  811. */
  812. #define CFG_DP_NAN_TCP_UDP_CKSUM_OFFLOAD \
  813. CFG_INI_BOOL("gEnableNanIpTcpUdpChecksumOffload", true, \
  814. "DP TCP UDP Checksum Offload for NAN mode")
  815. /*
  816. * <ini>
  817. * gEnableIpTcpUdpChecksumOffload - Enable checksum offload
  818. * @Min: 0
  819. * @Max: 1
  820. * @Default: 1
  821. *
  822. * Usage: External
  823. *
  824. * </ini>
  825. */
  826. #define CFG_DP_TCP_UDP_CKSUM_OFFLOAD \
  827. CFG_INI_BOOL("gEnableIpTcpUdpChecksumOffload", true, \
  828. "DP TCP UDP Checksum Offload")
  829. #define CFG_DP_DEFRAG_TIMEOUT_CHECK \
  830. CFG_INI_BOOL("dp_defrag_timeout_check", true, \
  831. "DP Defrag Timeout Check")
  832. #define CFG_DP_WBM_RELEASE_RING \
  833. CFG_INI_UINT("dp_wbm_release_ring", \
  834. WLAN_CFG_WBM_RELEASE_RING_SIZE_MIN, \
  835. WLAN_CFG_WBM_RELEASE_RING_SIZE_MAX, \
  836. WLAN_CFG_WBM_RELEASE_RING_SIZE, \
  837. CFG_VALUE_OR_DEFAULT, "DP WBM Release Ring")
  838. #define CFG_DP_TCL_CMD_CREDIT_RING \
  839. CFG_INI_UINT("dp_tcl_cmd_credit_ring", \
  840. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MIN, \
  841. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE_MAX, \
  842. WLAN_CFG_TCL_CMD_CREDIT_RING_SIZE, \
  843. CFG_VALUE_OR_DEFAULT, "DP TCL Cmd_Credit ring")
  844. #define CFG_DP_TCL_STATUS_RING \
  845. CFG_INI_UINT("dp_tcl_status_ring",\
  846. WLAN_CFG_TCL_STATUS_RING_SIZE_MIN, \
  847. WLAN_CFG_TCL_STATUS_RING_SIZE_MAX, \
  848. WLAN_CFG_TCL_STATUS_RING_SIZE, \
  849. CFG_VALUE_OR_DEFAULT, "DP TCL status ring")
  850. #define CFG_DP_REO_REINJECT_RING \
  851. CFG_INI_UINT("dp_reo_reinject_ring", \
  852. WLAN_CFG_REO_REINJECT_RING_SIZE_MIN, \
  853. WLAN_CFG_REO_REINJECT_RING_SIZE_MAX, \
  854. WLAN_CFG_REO_REINJECT_RING_SIZE, \
  855. CFG_VALUE_OR_DEFAULT, "DP REO reinject ring")
  856. #define CFG_DP_RX_RELEASE_RING \
  857. CFG_INI_UINT("dp_rx_release_ring", \
  858. WLAN_CFG_RX_RELEASE_RING_SIZE_MIN, \
  859. WLAN_CFG_RX_RELEASE_RING_SIZE_MAX, \
  860. WLAN_CFG_RX_RELEASE_RING_SIZE, \
  861. CFG_VALUE_OR_DEFAULT, "DP Rx release ring")
  862. #define CFG_DP_RX_DESTINATION_RING \
  863. CFG_INI_UINT("dp_reo_dst_ring", \
  864. WLAN_CFG_REO_DST_RING_SIZE_MIN, \
  865. WLAN_CFG_REO_DST_RING_SIZE_MAX, \
  866. WLAN_CFG_REO_DST_RING_SIZE, \
  867. CFG_VALUE_OR_DEFAULT, "DP REO destination ring")
  868. #define CFG_DP_REO_EXCEPTION_RING \
  869. CFG_INI_UINT("dp_reo_exception_ring", \
  870. WLAN_CFG_REO_EXCEPTION_RING_SIZE_MIN, \
  871. WLAN_CFG_REO_EXCEPTION_RING_SIZE_MAX, \
  872. WLAN_CFG_REO_EXCEPTION_RING_SIZE, \
  873. CFG_VALUE_OR_DEFAULT, "DP REO exception ring")
  874. #define CFG_DP_REO_CMD_RING \
  875. CFG_INI_UINT("dp_reo_cmd_ring", \
  876. WLAN_CFG_REO_CMD_RING_SIZE_MIN, \
  877. WLAN_CFG_REO_CMD_RING_SIZE_MAX, \
  878. WLAN_CFG_REO_CMD_RING_SIZE, \
  879. CFG_VALUE_OR_DEFAULT, "DP REO command ring")
  880. #define CFG_DP_REO_STATUS_RING \
  881. CFG_INI_UINT("dp_reo_status_ring", \
  882. WLAN_CFG_REO_STATUS_RING_SIZE_MIN, \
  883. WLAN_CFG_REO_STATUS_RING_SIZE_MAX, \
  884. WLAN_CFG_REO_STATUS_RING_SIZE, \
  885. CFG_VALUE_OR_DEFAULT, "DP REO status ring")
  886. #define CFG_DP_RXDMA_BUF_RING \
  887. CFG_INI_UINT("dp_rxdma_buf_ring", \
  888. WLAN_CFG_RXDMA_BUF_RING_SIZE_MIN, \
  889. WLAN_CFG_RXDMA_BUF_RING_SIZE_MAX, \
  890. WLAN_CFG_RXDMA_BUF_RING_SIZE, \
  891. CFG_VALUE_OR_DEFAULT, "DP RXDMA buffer ring")
  892. #define CFG_DP_RXDMA_REFILL_RING \
  893. CFG_INI_UINT("dp_rxdma_refill_ring", \
  894. WLAN_CFG_RXDMA_REFILL_RING_SIZE_MIN, \
  895. WLAN_CFG_RXDMA_REFILL_RING_SIZE_MAX, \
  896. WLAN_CFG_RXDMA_REFILL_RING_SIZE, \
  897. CFG_VALUE_OR_DEFAULT, "DP RXDMA refilll ring")
  898. #define CFG_DP_TX_DESC_LIMIT_0 \
  899. CFG_INI_UINT("dp_tx_desc_limit_0", \
  900. WLAN_CFG_TX_DESC_LIMIT_0_MIN, \
  901. WLAN_CFG_TX_DESC_LIMIT_0_MAX, \
  902. WLAN_CFG_TX_DESC_LIMIT_0, \
  903. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 0")
  904. #define CFG_DP_TX_DESC_LIMIT_1 \
  905. CFG_INI_UINT("dp_tx_desc_limit_1", \
  906. WLAN_CFG_TX_DESC_LIMIT_1_MIN, \
  907. WLAN_CFG_TX_DESC_LIMIT_1_MAX, \
  908. WLAN_CFG_TX_DESC_LIMIT_1, \
  909. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 1")
  910. #define CFG_DP_TX_DESC_LIMIT_2 \
  911. CFG_INI_UINT("dp_tx_desc_limit_2", \
  912. WLAN_CFG_TX_DESC_LIMIT_2_MIN, \
  913. WLAN_CFG_TX_DESC_LIMIT_2_MAX, \
  914. WLAN_CFG_TX_DESC_LIMIT_2, \
  915. CFG_VALUE_OR_DEFAULT, "DP TX DESC limit 2")
  916. #define CFG_DP_TX_DEVICE_LIMIT \
  917. CFG_INI_UINT("dp_tx_device_limit", \
  918. WLAN_CFG_TX_DEVICE_LIMIT_MIN, \
  919. WLAN_CFG_TX_DEVICE_LIMIT_MAX, \
  920. WLAN_CFG_TX_DEVICE_LIMIT, \
  921. CFG_VALUE_OR_DEFAULT, "DP TX DEVICE limit")
  922. #define CFG_DP_TX_SW_INTERNODE_QUEUE \
  923. CFG_INI_UINT("dp_tx_sw_internode_queue", \
  924. WLAN_CFG_TX_SW_INTERNODE_QUEUE_MIN, \
  925. WLAN_CFG_TX_SW_INTERNODE_QUEUE_MAX, \
  926. WLAN_CFG_TX_SW_INTERNODE_QUEUE, \
  927. CFG_VALUE_OR_DEFAULT, "DP TX SW internode queue")
  928. #define CFG_DP_RXDMA_MONITOR_BUF_RING \
  929. CFG_INI_UINT("dp_rxdma_monitor_buf_ring", \
  930. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MIN, \
  931. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE_MAX, \
  932. WLAN_CFG_RXDMA_MONITOR_BUF_RING_SIZE, \
  933. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor buffer ring")
  934. #define CFG_DP_TX_MONITOR_BUF_RING \
  935. CFG_INI_UINT("dp_tx_monitor_buf_ring", \
  936. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MIN, \
  937. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE_MAX, \
  938. WLAN_CFG_TX_MONITOR_BUF_RING_SIZE, \
  939. CFG_VALUE_OR_DEFAULT, "DP TX monitor buffer ring")
  940. #define CFG_DP_RXDMA_MONITOR_DST_RING \
  941. CFG_INI_UINT("dp_rxdma_monitor_dst_ring", \
  942. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MIN, \
  943. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE_MAX, \
  944. WLAN_CFG_RXDMA_MONITOR_DST_RING_SIZE, \
  945. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor destination ring")
  946. #define CFG_DP_TX_MONITOR_DST_RING \
  947. CFG_INI_UINT("dp_tx_monitor_dst_ring", \
  948. WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MIN, \
  949. WLAN_CFG_TX_MONITOR_DST_RING_SIZE_MAX, \
  950. WLAN_CFG_TX_MONITOR_DST_RING_SIZE, \
  951. CFG_VALUE_OR_DEFAULT, "DP TX monitor destination ring")
  952. #define CFG_DP_RXDMA_MONITOR_STATUS_RING \
  953. CFG_INI_UINT("dp_rxdma_monitor_status_ring", \
  954. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MIN, \
  955. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE_MAX, \
  956. WLAN_CFG_RXDMA_MONITOR_STATUS_RING_SIZE, \
  957. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor status ring")
  958. #define CFG_DP_RXDMA_MONITOR_DESC_RING \
  959. CFG_INI_UINT("dp_rxdma_monitor_desc_ring", \
  960. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MIN, \
  961. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE_MAX, \
  962. WLAN_CFG_RXDMA_MONITOR_DESC_RING_SIZE, \
  963. CFG_VALUE_OR_DEFAULT, "DP RXDMA monitor destination ring")
  964. #define CFG_DP_RXDMA_ERR_DST_RING \
  965. CFG_INI_UINT("dp_rxdma_err_dst_ring", \
  966. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MIN, \
  967. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE_MAX, \
  968. WLAN_CFG_RXDMA_ERR_DST_RING_SIZE, \
  969. CFG_VALUE_OR_DEFAULT, "RXDMA err destination ring")
  970. #define CFG_DP_PER_PKT_LOGGING \
  971. CFG_INI_UINT("enable_verbose_debug", \
  972. 0, 0xffff, 0, \
  973. CFG_VALUE_OR_DEFAULT, "Enable excessive per packet logging")
  974. #define CFG_DP_TX_FLOW_START_QUEUE_OFFSET \
  975. CFG_INI_UINT("TxFlowStartQueueOffset", \
  976. 0, 30, WLAN_CFG_TX_FLOW_START_QUEUE_OFFSET, \
  977. CFG_VALUE_OR_DEFAULT, "Start queue offset")
  978. #define CFG_DP_TX_FLOW_STOP_QUEUE_TH \
  979. CFG_INI_UINT("TxFlowStopQueueThreshold", \
  980. 0, 50, 15, \
  981. CFG_VALUE_OR_DEFAULT, "Stop queue Threshold")
  982. #define CFG_DP_IPA_UC_TX_BUF_SIZE \
  983. CFG_INI_UINT("IpaUcTxBufSize", \
  984. 0, 4096, WLAN_CFG_IPA_UC_TX_BUF_SIZE, \
  985. CFG_VALUE_OR_DEFAULT, "IPA tx buffer size")
  986. #define CFG_DP_IPA_UC_TX_PARTITION_BASE \
  987. CFG_INI_UINT("IpaUcTxPartitionBase", \
  988. 0, 9000, WLAN_CFG_IPA_UC_TX_PARTITION_BASE, \
  989. CFG_VALUE_OR_DEFAULT, "IPA tx partition base")
  990. #define CFG_DP_IPA_UC_RX_IND_RING_COUNT \
  991. CFG_INI_UINT("IpaUcRxIndRingCount", \
  992. 0, 2048, WLAN_CFG_IPA_UC_RX_IND_RING_COUNT, \
  993. CFG_VALUE_OR_DEFAULT, "IPA rx indication ring count")
  994. #define CFG_DP_AP_STA_SECURITY_SEPERATION \
  995. CFG_INI_BOOL("gDisableIntraBssFwd", \
  996. false, "Disable intrs BSS Rx packets")
  997. #define CFG_DP_ENABLE_DATA_STALL_DETECTION \
  998. CFG_INI_BOOL("gEnableDataStallDetection", \
  999. true, "Enable/Disable Data stall detection")
  1000. #define CFG_DP_RX_SW_DESC_WEIGHT \
  1001. CFG_INI_UINT("dp_rx_sw_desc_weight", \
  1002. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MIN, \
  1003. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE_MAX, \
  1004. WLAN_CFG_RX_SW_DESC_WEIGHT_SIZE, \
  1005. CFG_VALUE_OR_DEFAULT, "DP RX SW DESC weight")
  1006. #define CFG_DP_RX_SW_DESC_NUM \
  1007. CFG_INI_UINT("dp_rx_sw_desc_num", \
  1008. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MIN, \
  1009. WLAN_CFG_RX_SW_DESC_NUM_SIZE_MAX, \
  1010. WLAN_CFG_RX_SW_DESC_NUM_SIZE, \
  1011. CFG_VALUE_OR_DEFAULT, "DP RX SW DESC num")
  1012. #define CFG_DP_RX_FLOW_SEARCH_TABLE_SIZE \
  1013. CFG_INI_UINT("dp_rx_flow_search_table_size", \
  1014. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MIN, \
  1015. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_MAX, \
  1016. WLAN_CFG_RX_FLOW_SEARCH_TABLE_SIZE_DEFAULT, \
  1017. CFG_VALUE_OR_DEFAULT, \
  1018. "DP Rx Flow Search Table Size in number of entries")
  1019. #define CFG_DP_RX_FLOW_TAG_ENABLE \
  1020. CFG_INI_BOOL("dp_rx_flow_tag_enable", false, \
  1021. "Enable/Disable DP Rx Flow Tag")
  1022. #define CFG_DP_RX_FLOW_SEARCH_TABLE_PER_PDEV \
  1023. CFG_INI_BOOL("dp_rx_per_pdev_flow_search", false, \
  1024. "DP Rx Flow Search Table Is Per PDev")
  1025. #define CFG_DP_RX_MON_PROTOCOL_FLOW_TAG_ENABLE \
  1026. CFG_INI_BOOL("dp_rx_monitor_protocol_flow_tag_enable", true, \
  1027. "Enable/Disable Rx Protocol & Flow tags in Monitor mode")
  1028. #define CFG_DP_TX_PER_PKT_VDEV_ID_CHECK \
  1029. CFG_INI_BOOL("dp_tx_allow_per_pkt_vdev_id_check", false, \
  1030. "Enable/Disable tx Per Pkt vdev id check")
  1031. /*
  1032. * <ini>
  1033. * dp_rx_fisa_enable - Control Rx datapath FISA
  1034. * @Min: 0
  1035. * @Max: 1
  1036. * @Default: 1
  1037. *
  1038. * This ini is used to enable DP Rx FISA feature
  1039. *
  1040. * Related: dp_rx_flow_search_table_size
  1041. *
  1042. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  1043. *
  1044. * Usage: Internal
  1045. *
  1046. * </ini>
  1047. */
  1048. #define CFG_DP_RX_FISA_ENABLE \
  1049. CFG_INI_BOOL("dp_rx_fisa_enable", true, \
  1050. "Enable/Disable DP Rx FISA")
  1051. #define CFG_DP_RXDMA_MONITOR_RX_DROP_THRESHOLD \
  1052. CFG_INI_UINT("mon_drop_thresh", \
  1053. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MIN, \
  1054. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE_MAX, \
  1055. WLAN_CFG_RXDMA_MONITOR_RX_DROP_THRESH_SIZE, \
  1056. CFG_VALUE_OR_DEFAULT, "RXDMA monitor rx drop theshold")
  1057. #define CFG_DP_PKTLOG_BUFFER_SIZE \
  1058. CFG_INI_UINT("PktlogBufSize", \
  1059. WLAN_CFG_PKTLOG_MIN_BUFFER_SIZE, \
  1060. WLAN_CFG_PKTLOG_MAX_BUFFER_SIZE, \
  1061. WLAN_CFG_PKTLOG_BUFFER_SIZE, \
  1062. CFG_VALUE_OR_DEFAULT, "Packet Log buffer size")
  1063. #define CFG_DP_FULL_MON_MODE \
  1064. CFG_INI_BOOL("full_mon_mode", \
  1065. false, "Full Monitor mode support")
  1066. #define CFG_DP_REO_RINGS_MAP \
  1067. CFG_INI_UINT("dp_reo_rings_map", \
  1068. WLAN_CFG_NUM_REO_RINGS_MAP_MIN, \
  1069. WLAN_CFG_NUM_REO_RINGS_MAP_MAX, \
  1070. WLAN_CFG_NUM_REO_RINGS_MAP, \
  1071. CFG_VALUE_OR_DEFAULT, "REO Destination Rings Mapping")
  1072. #define CFG_DP_RX_RADIO_0_DEFAULT_REO \
  1073. CFG_INI_UINT("dp_rx_radio0_default_reo", \
  1074. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1075. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1076. WLAN_CFG_RADIO_0_DEFAULT_REO, \
  1077. CFG_VALUE_OR_DEFAULT, "Radio0 to REO destination default mapping")
  1078. #define CFG_DP_RX_RADIO_1_DEFAULT_REO \
  1079. CFG_INI_UINT("dp_rx_radio1_default_reo", \
  1080. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1081. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1082. WLAN_CFG_RADIO_1_DEFAULT_REO, \
  1083. CFG_VALUE_OR_DEFAULT, "Radio1 to REO destination default mapping")
  1084. #define CFG_DP_RX_RADIO_2_DEFAULT_REO \
  1085. CFG_INI_UINT("dp_rx_radio2_default_reo", \
  1086. WLAN_CFG_RADIO_DEFAULT_REO_MIN, \
  1087. WLAN_CFG_RADIO_DEFAULT_REO_MAX, \
  1088. WLAN_CFG_RADIO_2_DEFAULT_REO, \
  1089. CFG_VALUE_OR_DEFAULT, "Radio2 to REO destination default mapping")
  1090. #define CFG_DP_PEER_EXT_STATS \
  1091. CFG_INI_BOOL("peer_ext_stats", \
  1092. false, "Peer extended stats")
  1093. /*
  1094. * <ini>
  1095. * legacy_mode_csum_disable - Disable csum offload for legacy 802.11abg modes
  1096. * @Min: 0
  1097. * @Max: 1
  1098. * @Default: Default value indicating if checksum should be disabled for
  1099. * legacy WLAN modes
  1100. *
  1101. * This ini is used to disable HW checksum offload capability for legacy
  1102. * connections
  1103. *
  1104. * Related: gEnableIpTcpUdpChecksumOffload should be enabled
  1105. *
  1106. * Usage: Internal
  1107. *
  1108. * </ini>
  1109. */
  1110. #ifndef DP_LEGACY_MODE_CSM_DEFAULT_DISABLE
  1111. #define DP_LEGACY_MODE_CSM_DEFAULT_DISABLE 1
  1112. #endif
  1113. #define CFG_DP_LEGACY_MODE_CSUM_DISABLE \
  1114. CFG_INI_BOOL("legacy_mode_csum_disable", \
  1115. DP_LEGACY_MODE_CSM_DEFAULT_DISABLE, \
  1116. "Enable/Disable legacy mode checksum")
  1117. #define CFG_DP_RX_BUFF_POOL_ENABLE \
  1118. CFG_INI_BOOL("dp_rx_buff_prealloc_pool", false, \
  1119. "Enable/Disable DP RX emergency buffer pool support")
  1120. #define CFG_DP_RX_REFILL_BUFF_POOL_ENABLE \
  1121. CFG_INI_BOOL("dp_rx_refill_buff_pool", false, \
  1122. "Enable/Disable DP RX refill buffer pool support")
  1123. #define CFG_DP_POLL_MODE_ENABLE \
  1124. CFG_INI_BOOL("dp_poll_mode_enable", false, \
  1125. "Enable/Disable Polling mode for data path")
  1126. #define CFG_DP_RX_FST_IN_CMEM \
  1127. CFG_INI_BOOL("dp_rx_fst_in_cmem", false, \
  1128. "Enable/Disable flow search table in CMEM")
  1129. /*
  1130. * <ini>
  1131. * gEnableSWLM - Control DP Software latency manager
  1132. * @Min: 0
  1133. * @Max: 1
  1134. * @Default: 0
  1135. *
  1136. * This ini is used to enable DP Software latency Manager
  1137. *
  1138. * Supported Feature: STA,P2P and SAP IPA disabled terminating
  1139. *
  1140. * Usage: Internal
  1141. *
  1142. * </ini>
  1143. */
  1144. #define CFG_DP_SWLM_ENABLE \
  1145. CFG_INI_BOOL("gEnableSWLM", false, \
  1146. "Enable/Disable DP SWLM")
  1147. /*
  1148. * <ini>
  1149. * wow_check_rx_pending_enable - control to check RX frames pending in Wow
  1150. * @Min: 0
  1151. * @Max: 1
  1152. * @Default: 0
  1153. *
  1154. * This ini is used to control DP Software to perform RX pending check
  1155. * before entering WoW mode
  1156. *
  1157. * Usage: Internal
  1158. *
  1159. * </ini>
  1160. */
  1161. #define CFG_DP_WOW_CHECK_RX_PENDING \
  1162. CFG_INI_BOOL("wow_check_rx_pending_enable", \
  1163. false, \
  1164. "enable rx frame pending check in WoW mode")
  1165. #define CFG_DP_DELAY_MON_REPLENISH \
  1166. CFG_INI_BOOL("delay_mon_replenish", \
  1167. true, "Delay Monitor Replenish")
  1168. #ifdef QCA_VDEV_STATS_HW_OFFLOAD_SUPPORT
  1169. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MIN 500
  1170. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MAX 2000
  1171. #define WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER 500
  1172. #define CFG_DP_VDEV_STATS_HW_OFFLOAD_CONFIG \
  1173. CFG_INI_BOOL("vdev_stats_hw_offload_config", \
  1174. false, "Offload vdev stats to HW")
  1175. #define CFG_DP_VDEV_STATS_HW_OFFLOAD_TIMER \
  1176. CFG_INI_UINT("vdev_stats_hw_offload_timer", \
  1177. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MIN, \
  1178. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER_MAX, \
  1179. WLAN_CFG_INT_VDEV_STATS_HW_OFFLOAD_TIMER, \
  1180. CFG_VALUE_OR_DEFAULT, \
  1181. "vdev stats hw offload timer duration")
  1182. #define CFG_DP_VDEV_STATS_HW_OFFLOAD \
  1183. CFG(CFG_DP_VDEV_STATS_HW_OFFLOAD_CONFIG) \
  1184. CFG(CFG_DP_VDEV_STATS_HW_OFFLOAD_TIMER)
  1185. #else
  1186. #define CFG_DP_VDEV_STATS_HW_OFFLOAD
  1187. #endif
  1188. /*
  1189. * <ini>
  1190. * ghw_cc_enable - enable HW cookie conversion by register
  1191. * @Min: 0
  1192. * @Max: 1
  1193. * @Default: 1
  1194. *
  1195. * This ini is used to control HW based 20 bits cookie to 64 bits
  1196. * Desc virtual address conversion
  1197. *
  1198. * Usage: Internal
  1199. *
  1200. * </ini>
  1201. */
  1202. #define CFG_DP_HW_CC_ENABLE \
  1203. CFG_INI_BOOL("ghw_cc_enable", \
  1204. true, "Enable/Disable HW cookie conversion")
  1205. #ifdef IPA_OFFLOAD
  1206. /*
  1207. * <ini>
  1208. * dp_ipa_tx_ring_size - Set tcl ring size for IPA
  1209. * @Min: 1024
  1210. * @Max: 8096
  1211. * @Default: 1024
  1212. *
  1213. * This ini sets the tcl ring size for IPA
  1214. *
  1215. * Related: N/A
  1216. *
  1217. * Supported Feature: IPA
  1218. *
  1219. * Usage: Internal
  1220. *
  1221. * </ini>
  1222. */
  1223. #define CFG_DP_IPA_TX_RING_SIZE \
  1224. CFG_INI_UINT("dp_ipa_tx_ring_size", \
  1225. WLAN_CFG_IPA_TX_RING_SIZE_MIN, \
  1226. WLAN_CFG_IPA_TX_RING_SIZE_MAX, \
  1227. WLAN_CFG_IPA_TX_RING_SIZE, \
  1228. CFG_VALUE_OR_DEFAULT, "IPA TCL ring size")
  1229. /*
  1230. * <ini>
  1231. * dp_ipa_tx_comp_ring_size - Set tx comp ring size for IPA
  1232. * @Min: 1024
  1233. * @Max: 8096
  1234. * @Default: 1024
  1235. *
  1236. * This ini sets the tx comp ring size for IPA
  1237. *
  1238. * Related: N/A
  1239. *
  1240. * Supported Feature: IPA
  1241. *
  1242. * Usage: Internal
  1243. *
  1244. * </ini>
  1245. */
  1246. #define CFG_DP_IPA_TX_COMP_RING_SIZE \
  1247. CFG_INI_UINT("dp_ipa_tx_comp_ring_size", \
  1248. WLAN_CFG_IPA_TX_COMP_RING_SIZE_MIN, \
  1249. WLAN_CFG_IPA_TX_COMP_RING_SIZE_MAX, \
  1250. WLAN_CFG_IPA_TX_COMP_RING_SIZE, \
  1251. CFG_VALUE_OR_DEFAULT, "IPA tx comp ring size")
  1252. #ifdef IPA_WDI3_TX_TWO_PIPES
  1253. /*
  1254. * <ini>
  1255. * dp_ipa_tx_alt_ring_size - Set alt tcl ring size for IPA
  1256. * @Min: 1024
  1257. * @Max: 8096
  1258. * @Default: 1024
  1259. *
  1260. * This ini sets the alt tcl ring size for IPA
  1261. *
  1262. * Related: N/A
  1263. *
  1264. * Supported Feature: IPA
  1265. *
  1266. * Usage: Internal
  1267. *
  1268. * </ini>
  1269. */
  1270. #define CFG_DP_IPA_TX_ALT_RING_SIZE \
  1271. CFG_INI_UINT("dp_ipa_tx_alt_ring_size", \
  1272. WLAN_CFG_IPA_TX_ALT_RING_SIZE_MIN, \
  1273. WLAN_CFG_IPA_TX_ALT_RING_SIZE_MAX, \
  1274. WLAN_CFG_IPA_TX_ALT_RING_SIZE, \
  1275. CFG_VALUE_OR_DEFAULT, \
  1276. "DP IPA TX Alternative Ring Size")
  1277. /*
  1278. * <ini>
  1279. * dp_ipa_tx_alt_comp_ring_size - Set tx alt comp ring size for IPA
  1280. * @Min: 1024
  1281. * @Max: 8096
  1282. * @Default: 1024
  1283. *
  1284. * This ini sets the tx alt comp ring size for IPA
  1285. *
  1286. * Related: N/A
  1287. *
  1288. * Supported Feature: IPA
  1289. *
  1290. * Usage: Internal
  1291. *
  1292. * </ini>
  1293. */
  1294. #define CFG_DP_IPA_TX_ALT_COMP_RING_SIZE \
  1295. CFG_INI_UINT("dp_ipa_tx_alt_comp_ring_size", \
  1296. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MIN, \
  1297. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE_MAX, \
  1298. WLAN_CFG_IPA_TX_ALT_COMP_RING_SIZE, \
  1299. CFG_VALUE_OR_DEFAULT, \
  1300. "DP IPA TX Alternative Completion Ring Size")
  1301. #define CFG_DP_IPA_TX_ALT_RING_CFG \
  1302. CFG(CFG_DP_IPA_TX_ALT_RING_SIZE) \
  1303. CFG(CFG_DP_IPA_TX_ALT_COMP_RING_SIZE)
  1304. #else
  1305. #define CFG_DP_IPA_TX_ALT_RING_CFG
  1306. #endif
  1307. #define CFG_DP_IPA_TX_RING_CFG \
  1308. CFG(CFG_DP_IPA_TX_RING_SIZE) \
  1309. CFG(CFG_DP_IPA_TX_COMP_RING_SIZE)
  1310. #else
  1311. #define CFG_DP_IPA_TX_RING_CFG
  1312. #define CFG_DP_IPA_TX_ALT_RING_CFG
  1313. #endif
  1314. #ifdef WLAN_SUPPORT_PPEDS
  1315. #define CFG_DP_PPE_ENABLE \
  1316. CFG_INI_BOOL("ppe_enable", false, \
  1317. "DP ppe enable flag")
  1318. #define CFG_DP_REO2PPE_RING \
  1319. CFG_INI_UINT("dp_reo2ppe_ring", \
  1320. WLAN_CFG_REO2PPE_RING_SIZE_MIN, \
  1321. WLAN_CFG_REO2PPE_RING_SIZE_MAX, \
  1322. WLAN_CFG_REO2PPE_RING_SIZE, \
  1323. CFG_VALUE_OR_DEFAULT, "DP REO2PPE ring")
  1324. #define CFG_DP_PPE2TCL_RING \
  1325. CFG_INI_UINT("dp_ppe2tcl_ring", \
  1326. WLAN_CFG_PPE2TCL_RING_SIZE_MIN, \
  1327. WLAN_CFG_PPE2TCL_RING_SIZE_MAX, \
  1328. WLAN_CFG_PPE2TCL_RING_SIZE, \
  1329. CFG_VALUE_OR_DEFAULT, "DP PPE2TCL rings")
  1330. #define CFG_DP_PPE_RELEASE_RING \
  1331. CFG_INI_UINT("dp_ppe_release_ring", \
  1332. WLAN_CFG_PPE_RELEASE_RING_SIZE_MIN, \
  1333. WLAN_CFG_PPE_RELEASE_RING_SIZE_MAX, \
  1334. WLAN_CFG_PPE_RELEASE_RING_SIZE, \
  1335. CFG_VALUE_OR_DEFAULT, "DP PPE Release Ring")
  1336. #define CFG_DP_PPE_CONFIG \
  1337. CFG(CFG_DP_PPE_ENABLE) \
  1338. CFG(CFG_DP_REO2PPE_RING) \
  1339. CFG(CFG_DP_PPE2TCL_RING) \
  1340. CFG(CFG_DP_PPE_RELEASE_RING)
  1341. #else
  1342. #define CFG_DP_PPE_CONFIG
  1343. #endif
  1344. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP)
  1345. /*
  1346. * <ini>
  1347. * dp_chip0_rx_ring_map - Set Rx ring map for CHIP 0
  1348. * @Min: 0x0
  1349. * @Max: 0xFF
  1350. * @Default: 0xF
  1351. *
  1352. * This ini sets Rx ring map for CHIP 0
  1353. *
  1354. * Usage: Internal
  1355. *
  1356. * </ini>
  1357. */
  1358. #define CFG_DP_MLO_CHIP0_RX_RING_MAP \
  1359. CFG_INI_UINT("dp_chip0_rx_ring_map", \
  1360. WLAN_CFG_MLO_RX_RING_MAP_MIN, \
  1361. WLAN_CFG_MLO_RX_RING_MAP_MAX, \
  1362. WLAN_CFG_MLO_RX_RING_MAP, \
  1363. CFG_VALUE_OR_DEFAULT, "DP Rx ring map chip0")
  1364. /*
  1365. * <ini>
  1366. * dp_chip1_rx_ring_map - Set Rx ring map for CHIP 1
  1367. * @Min: 0x0
  1368. * @Max: 0xFF
  1369. * @Default: 0xF
  1370. *
  1371. * This ini sets Rx ring map for CHIP 1
  1372. *
  1373. * Usage: Internal
  1374. *
  1375. * </ini>
  1376. */
  1377. #define CFG_DP_MLO_CHIP1_RX_RING_MAP \
  1378. CFG_INI_UINT("dp_chip1_rx_ring_map", \
  1379. WLAN_CFG_MLO_RX_RING_MAP_MIN, \
  1380. WLAN_CFG_MLO_RX_RING_MAP_MAX, \
  1381. WLAN_CFG_MLO_RX_RING_MAP, \
  1382. CFG_VALUE_OR_DEFAULT, "DP Rx ring map chip1")
  1383. /*
  1384. * <ini>
  1385. * dp_chip2_rx_ring_map - Set Rx ring map for CHIP 2
  1386. * @Min: 0x0
  1387. * @Max: 0xFF
  1388. * @Default: 0xF
  1389. *
  1390. * This ini sets Rx ring map for CHIP 2
  1391. *
  1392. * Usage: Internal
  1393. *
  1394. * </ini>
  1395. */
  1396. #define CFG_DP_MLO_CHIP2_RX_RING_MAP \
  1397. CFG_INI_UINT("dp_chip2_rx_ring_map", \
  1398. WLAN_CFG_MLO_RX_RING_MAP_MIN, \
  1399. WLAN_CFG_MLO_RX_RING_MAP_MAX, \
  1400. WLAN_CFG_MLO_RX_RING_MAP, \
  1401. CFG_VALUE_OR_DEFAULT, "DP Rx ring map chip2")
  1402. #define CFG_DP_MLO_CONFIG \
  1403. CFG(CFG_DP_MLO_CHIP0_RX_RING_MAP) \
  1404. CFG(CFG_DP_MLO_CHIP1_RX_RING_MAP) \
  1405. CFG(CFG_DP_MLO_CHIP2_RX_RING_MAP)
  1406. #else
  1407. #define CFG_DP_MLO_CONFIG
  1408. #endif
  1409. #define CFG_DP \
  1410. CFG(CFG_DP_HTT_PACKET_TYPE) \
  1411. CFG(CFG_DP_INT_BATCH_THRESHOLD_OTHER) \
  1412. CFG(CFG_DP_INT_BATCH_THRESHOLD_RX) \
  1413. CFG(CFG_DP_INT_BATCH_THRESHOLD_TX) \
  1414. CFG(CFG_DP_INT_TIMER_THRESHOLD_OTHER) \
  1415. CFG(CFG_DP_INT_TIMER_THRESHOLD_RX) \
  1416. CFG(CFG_DP_INT_TIMER_THRESHOLD_TX) \
  1417. CFG(CFG_DP_MAX_ALLOC_SIZE) \
  1418. CFG(CFG_DP_MAX_CLIENTS) \
  1419. CFG(CFG_DP_MAX_PEER_ID) \
  1420. CFG(CFG_DP_REO_DEST_RINGS) \
  1421. CFG(CFG_DP_TX_COMP_RINGS) \
  1422. CFG(CFG_DP_TCL_DATA_RINGS) \
  1423. CFG(CFG_DP_NSS_REO_DEST_RINGS) \
  1424. CFG(CFG_DP_NSS_TCL_DATA_RINGS) \
  1425. CFG(CFG_DP_TX_DESC) \
  1426. CFG(CFG_DP_TX_EXT_DESC) \
  1427. CFG(CFG_DP_TX_EXT_DESC_POOLS) \
  1428. CFG(CFG_DP_PDEV_RX_RING) \
  1429. CFG(CFG_DP_PDEV_TX_RING) \
  1430. CFG(CFG_DP_RX_DEFRAG_TIMEOUT) \
  1431. CFG(CFG_DP_TX_COMPL_RING_SIZE) \
  1432. CFG(CFG_DP_TX_RING_SIZE) \
  1433. CFG(CFG_DP_NSS_COMP_RING_SIZE) \
  1434. CFG(CFG_DP_PDEV_LMAC_RING) \
  1435. CFG(CFG_DP_BASE_HW_MAC_ID) \
  1436. CFG(CFG_DP_RX_HASH) \
  1437. CFG(CFG_DP_TSO) \
  1438. CFG(CFG_DP_LRO) \
  1439. CFG(CFG_DP_SG) \
  1440. CFG(CFG_DP_GRO) \
  1441. CFG(CFG_DP_OL_TX_CSUM) \
  1442. CFG(CFG_DP_OL_RX_CSUM) \
  1443. CFG(CFG_DP_RAWMODE) \
  1444. CFG(CFG_DP_PEER_FLOW_CTRL) \
  1445. CFG(CFG_DP_NAPI) \
  1446. CFG(CFG_DP_TCP_UDP_CKSUM_OFFLOAD) \
  1447. CFG(CFG_DP_NAN_TCP_UDP_CKSUM_OFFLOAD) \
  1448. CFG(CFG_DP_P2P_TCP_UDP_CKSUM_OFFLOAD) \
  1449. CFG(CFG_DP_DEFRAG_TIMEOUT_CHECK) \
  1450. CFG(CFG_DP_WBM_RELEASE_RING) \
  1451. CFG(CFG_DP_TCL_CMD_CREDIT_RING) \
  1452. CFG(CFG_DP_TCL_STATUS_RING) \
  1453. CFG(CFG_DP_REO_REINJECT_RING) \
  1454. CFG(CFG_DP_RX_RELEASE_RING) \
  1455. CFG(CFG_DP_REO_EXCEPTION_RING) \
  1456. CFG(CFG_DP_RX_DESTINATION_RING) \
  1457. CFG(CFG_DP_REO_CMD_RING) \
  1458. CFG(CFG_DP_REO_STATUS_RING) \
  1459. CFG(CFG_DP_RXDMA_BUF_RING) \
  1460. CFG(CFG_DP_RXDMA_REFILL_RING) \
  1461. CFG(CFG_DP_TX_DESC_LIMIT_0) \
  1462. CFG(CFG_DP_TX_DESC_LIMIT_1) \
  1463. CFG(CFG_DP_TX_DESC_LIMIT_2) \
  1464. CFG(CFG_DP_TX_DEVICE_LIMIT) \
  1465. CFG(CFG_DP_TX_SW_INTERNODE_QUEUE) \
  1466. CFG(CFG_DP_RXDMA_MONITOR_BUF_RING) \
  1467. CFG(CFG_DP_RXDMA_MONITOR_DST_RING) \
  1468. CFG(CFG_DP_RXDMA_MONITOR_STATUS_RING) \
  1469. CFG(CFG_DP_RXDMA_MONITOR_DESC_RING) \
  1470. CFG(CFG_DP_RXDMA_ERR_DST_RING) \
  1471. CFG(CFG_DP_PER_PKT_LOGGING) \
  1472. CFG(CFG_DP_TX_FLOW_START_QUEUE_OFFSET) \
  1473. CFG(CFG_DP_TX_FLOW_STOP_QUEUE_TH) \
  1474. CFG(CFG_DP_IPA_UC_TX_BUF_SIZE) \
  1475. CFG(CFG_DP_IPA_UC_TX_PARTITION_BASE) \
  1476. CFG(CFG_DP_IPA_UC_RX_IND_RING_COUNT) \
  1477. CFG(CFG_DP_AP_STA_SECURITY_SEPERATION) \
  1478. CFG(CFG_DP_ENABLE_DATA_STALL_DETECTION) \
  1479. CFG(CFG_DP_RX_SW_DESC_WEIGHT) \
  1480. CFG(CFG_DP_RX_SW_DESC_NUM) \
  1481. CFG(CFG_DP_RX_FLOW_SEARCH_TABLE_SIZE) \
  1482. CFG(CFG_DP_RX_FLOW_TAG_ENABLE) \
  1483. CFG(CFG_DP_RX_FLOW_SEARCH_TABLE_PER_PDEV) \
  1484. CFG(CFG_DP_RX_MON_PROTOCOL_FLOW_TAG_ENABLE) \
  1485. CFG(CFG_DP_RXDMA_MONITOR_RX_DROP_THRESHOLD) \
  1486. CFG(CFG_DP_PKTLOG_BUFFER_SIZE) \
  1487. CFG(CFG_DP_RX_FISA_ENABLE) \
  1488. CFG(CFG_DP_FULL_MON_MODE) \
  1489. CFG(CFG_DP_REO_RINGS_MAP) \
  1490. CFG(CFG_DP_PEER_EXT_STATS) \
  1491. CFG(CFG_DP_RX_BUFF_POOL_ENABLE) \
  1492. CFG(CFG_DP_RX_REFILL_BUFF_POOL_ENABLE) \
  1493. CFG(CFG_DP_RX_PENDING_HL_THRESHOLD) \
  1494. CFG(CFG_DP_RX_PENDING_LO_THRESHOLD) \
  1495. CFG(CFG_DP_LEGACY_MODE_CSUM_DISABLE) \
  1496. CFG(CFG_DP_POLL_MODE_ENABLE) \
  1497. CFG(CFG_DP_SWLM_ENABLE) \
  1498. CFG(CFG_DP_TX_PER_PKT_VDEV_ID_CHECK) \
  1499. CFG(CFG_DP_RX_FST_IN_CMEM) \
  1500. CFG(CFG_DP_RX_RADIO_0_DEFAULT_REO) \
  1501. CFG(CFG_DP_RX_RADIO_1_DEFAULT_REO) \
  1502. CFG(CFG_DP_RX_RADIO_2_DEFAULT_REO) \
  1503. CFG(CFG_DP_WOW_CHECK_RX_PENDING) \
  1504. CFG(CFG_DP_HW_CC_ENABLE) \
  1505. CFG(CFG_DP_DELAY_MON_REPLENISH) \
  1506. CFG(CFG_DP_TX_MONITOR_BUF_RING) \
  1507. CFG(CFG_DP_TX_MONITOR_DST_RING) \
  1508. CFG_DP_IPA_TX_RING_CFG \
  1509. CFG_DP_PPE_CONFIG \
  1510. CFG_DP_IPA_TX_ALT_RING_CFG \
  1511. CFG_DP_MLO_CONFIG \
  1512. CFG_DP_INI_SECTION_PARAMS \
  1513. CFG_DP_VDEV_STATS_HW_OFFLOAD \
  1514. CFG(CFG_DP_TX_CAPT_MAX_MEM_MB)
  1515. #endif /* _CFG_DP_H_ */