dp_main.c 222 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include <qdf_util.h>
  40. #include "dp_peer.h"
  41. #include "dp_rx_mon.h"
  42. #include "htt_stats.h"
  43. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  44. #include "cfg_ucfg_api.h"
  45. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  46. #include "cdp_txrx_flow_ctrl_v2.h"
  47. #else
  48. static inline void
  49. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  50. {
  51. return;
  52. }
  53. #endif
  54. #include "dp_ipa.h"
  55. #ifdef CONFIG_MCL
  56. #ifndef REMOVE_PKT_LOG
  57. #include <pktlog_ac_api.h>
  58. #include <pktlog_ac.h>
  59. #endif
  60. #endif
  61. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  62. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  63. uint8_t *peer_mac_addr,
  64. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  65. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  66. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  67. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  68. #define DP_INTR_POLL_TIMER_MS 10
  69. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  70. #define DP_MCS_LENGTH (6*MAX_MCS)
  71. #define DP_NSS_LENGTH (6*SS_COUNT)
  72. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  73. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  74. #define DP_MAX_MCS_STRING_LEN 30
  75. #define DP_CURR_FW_STATS_AVAIL 19
  76. #define DP_HTT_DBG_EXT_STATS_MAX 256
  77. #define DP_MAX_SLEEP_TIME 100
  78. #ifdef IPA_OFFLOAD
  79. /* Exclude IPA rings from the interrupt context */
  80. #define TX_RING_MASK_VAL 0xb
  81. #define RX_RING_MASK_VAL 0x7
  82. #else
  83. #define TX_RING_MASK_VAL 0xF
  84. #define RX_RING_MASK_VAL 0xF
  85. #endif
  86. #define STR_MAXLEN 64
  87. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  88. /* PPDU stats mask sent to FW to enable enhanced stats */
  89. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  90. /* PPDU stats mask sent to FW to support debug sniffer feature */
  91. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  92. /* PPDU stats mask sent to FW to support BPR feature*/
  93. #define DP_PPDU_STATS_CFG_BPR 0x2000
  94. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  95. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  96. DP_PPDU_STATS_CFG_ENH_STATS)
  97. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  98. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  99. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  100. #define RNG_ERR "SRNG setup failed for"
  101. /**
  102. * default_dscp_tid_map - Default DSCP-TID mapping
  103. *
  104. * DSCP TID
  105. * 000000 0
  106. * 001000 1
  107. * 010000 2
  108. * 011000 3
  109. * 100000 4
  110. * 101000 5
  111. * 110000 6
  112. * 111000 7
  113. */
  114. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  115. 0, 0, 0, 0, 0, 0, 0, 0,
  116. 1, 1, 1, 1, 1, 1, 1, 1,
  117. 2, 2, 2, 2, 2, 2, 2, 2,
  118. 3, 3, 3, 3, 3, 3, 3, 3,
  119. 4, 4, 4, 4, 4, 4, 4, 4,
  120. 5, 5, 5, 5, 5, 5, 5, 5,
  121. 6, 6, 6, 6, 6, 6, 6, 6,
  122. 7, 7, 7, 7, 7, 7, 7, 7,
  123. };
  124. /*
  125. * struct dp_rate_debug
  126. *
  127. * @mcs_type: print string for a given mcs
  128. * @valid: valid mcs rate?
  129. */
  130. struct dp_rate_debug {
  131. char mcs_type[DP_MAX_MCS_STRING_LEN];
  132. uint8_t valid;
  133. };
  134. #define MCS_VALID 1
  135. #define MCS_INVALID 0
  136. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  137. {
  138. {"OFDM 48 Mbps", MCS_VALID},
  139. {"OFDM 24 Mbps", MCS_VALID},
  140. {"OFDM 12 Mbps", MCS_VALID},
  141. {"OFDM 6 Mbps ", MCS_VALID},
  142. {"OFDM 54 Mbps", MCS_VALID},
  143. {"OFDM 36 Mbps", MCS_VALID},
  144. {"OFDM 18 Mbps", MCS_VALID},
  145. {"OFDM 9 Mbps ", MCS_VALID},
  146. {"INVALID ", MCS_INVALID},
  147. {"INVALID ", MCS_INVALID},
  148. {"INVALID ", MCS_INVALID},
  149. {"INVALID ", MCS_INVALID},
  150. {"INVALID ", MCS_VALID},
  151. },
  152. {
  153. {"CCK 11 Mbps Long ", MCS_VALID},
  154. {"CCK 5.5 Mbps Long ", MCS_VALID},
  155. {"CCK 2 Mbps Long ", MCS_VALID},
  156. {"CCK 1 Mbps Long ", MCS_VALID},
  157. {"CCK 11 Mbps Short ", MCS_VALID},
  158. {"CCK 5.5 Mbps Short", MCS_VALID},
  159. {"CCK 2 Mbps Short ", MCS_VALID},
  160. {"INVALID ", MCS_INVALID},
  161. {"INVALID ", MCS_INVALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_INVALID},
  164. {"INVALID ", MCS_INVALID},
  165. {"INVALID ", MCS_VALID},
  166. },
  167. {
  168. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  169. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  170. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  171. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  172. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  173. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  174. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  175. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  176. {"INVALID ", MCS_INVALID},
  177. {"INVALID ", MCS_INVALID},
  178. {"INVALID ", MCS_INVALID},
  179. {"INVALID ", MCS_INVALID},
  180. {"INVALID ", MCS_VALID},
  181. },
  182. {
  183. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  184. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  185. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  186. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  187. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  188. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  189. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  190. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  191. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  192. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  193. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  194. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  195. {"INVALID ", MCS_VALID},
  196. },
  197. {
  198. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  199. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  200. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  201. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  202. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  203. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  204. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  205. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  206. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  207. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  208. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  209. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  210. {"INVALID ", MCS_VALID},
  211. }
  212. };
  213. /**
  214. * @brief Cpu ring map types
  215. */
  216. enum dp_cpu_ring_map_types {
  217. DP_DEFAULT_MAP,
  218. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  219. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  220. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  221. DP_CPU_RING_MAP_MAX
  222. };
  223. /**
  224. * @brief Cpu to tx ring map
  225. */
  226. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  227. {0x0, 0x1, 0x2, 0x0},
  228. {0x1, 0x2, 0x1, 0x2},
  229. {0x0, 0x2, 0x0, 0x2},
  230. {0x2, 0x2, 0x2, 0x2}
  231. };
  232. /**
  233. * @brief Select the type of statistics
  234. */
  235. enum dp_stats_type {
  236. STATS_FW = 0,
  237. STATS_HOST = 1,
  238. STATS_TYPE_MAX = 2,
  239. };
  240. /**
  241. * @brief General Firmware statistics options
  242. *
  243. */
  244. enum dp_fw_stats {
  245. TXRX_FW_STATS_INVALID = -1,
  246. };
  247. /**
  248. * dp_stats_mapping_table - Firmware and Host statistics
  249. * currently supported
  250. */
  251. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  252. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  253. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  254. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  261. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  262. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  263. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  264. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  265. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  266. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  267. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  268. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  269. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  270. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  271. /* Last ENUM for HTT FW STATS */
  272. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  273. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  274. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  275. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  276. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  277. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  278. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  279. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  280. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  281. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  282. };
  283. /* MCL specific functions */
  284. #ifdef CONFIG_MCL
  285. /**
  286. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  287. * @soc: pointer to dp_soc handle
  288. * @intr_ctx_num: interrupt context number for which mon mask is needed
  289. *
  290. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  291. * This function is returning 0, since in interrupt mode(softirq based RX),
  292. * we donot want to process monitor mode rings in a softirq.
  293. *
  294. * So, in case packet log is enabled for SAP/STA/P2P modes,
  295. * regular interrupt processing will not process monitor mode rings. It would be
  296. * done in a separate timer context.
  297. *
  298. * Return: 0
  299. */
  300. static inline
  301. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  302. {
  303. return 0;
  304. }
  305. /*
  306. * dp_service_mon_rings()- timer to reap monitor rings
  307. * reqd as we are not getting ppdu end interrupts
  308. * @arg: SoC Handle
  309. *
  310. * Return:
  311. *
  312. */
  313. static void dp_service_mon_rings(void *arg)
  314. {
  315. struct dp_soc *soc = (struct dp_soc *)arg;
  316. int ring = 0, work_done, mac_id;
  317. struct dp_pdev *pdev = NULL;
  318. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  319. pdev = soc->pdev_list[ring];
  320. if (!pdev)
  321. continue;
  322. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  323. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  324. pdev->pdev_id);
  325. work_done = dp_mon_process(soc, mac_for_pdev,
  326. QCA_NAPI_BUDGET);
  327. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  328. FL("Reaped %d descs from Monitor rings"),
  329. work_done);
  330. }
  331. }
  332. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  333. }
  334. #ifndef REMOVE_PKT_LOG
  335. /**
  336. * dp_pkt_log_init() - API to initialize packet log
  337. * @ppdev: physical device handle
  338. * @scn: HIF context
  339. *
  340. * Return: none
  341. */
  342. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  343. {
  344. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  345. if (handle->pkt_log_init) {
  346. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  347. "%s: Packet log not initialized", __func__);
  348. return;
  349. }
  350. pktlog_sethandle(&handle->pl_dev, scn);
  351. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  352. if (pktlogmod_init(scn)) {
  353. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  354. "%s: pktlogmod_init failed", __func__);
  355. handle->pkt_log_init = false;
  356. } else {
  357. handle->pkt_log_init = true;
  358. }
  359. }
  360. /**
  361. * dp_pkt_log_con_service() - connect packet log service
  362. * @ppdev: physical device handle
  363. * @scn: device context
  364. *
  365. * Return: none
  366. */
  367. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  368. {
  369. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  370. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  371. pktlog_htc_attach();
  372. }
  373. /**
  374. * dp_pktlogmod_exit() - API to cleanup pktlog info
  375. * @handle: Pdev handle
  376. *
  377. * Return: none
  378. */
  379. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  380. {
  381. void *scn = (void *)handle->soc->hif_handle;
  382. if (!scn) {
  383. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  384. "%s: Invalid hif(scn) handle", __func__);
  385. return;
  386. }
  387. pktlogmod_exit(scn);
  388. handle->pkt_log_init = false;
  389. }
  390. #endif
  391. #else
  392. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  393. /**
  394. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  395. * @soc: pointer to dp_soc handle
  396. * @intr_ctx_num: interrupt context number for which mon mask is needed
  397. *
  398. * Return: mon mask value
  399. */
  400. static inline
  401. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  402. {
  403. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  404. }
  405. #endif
  406. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  407. struct cdp_peer *peer_hdl,
  408. uint8_t *mac_addr,
  409. enum cdp_txrx_ast_entry_type type,
  410. uint32_t flags)
  411. {
  412. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  413. (struct dp_peer *)peer_hdl,
  414. mac_addr,
  415. type,
  416. flags);
  417. }
  418. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  419. void *ast_entry_hdl)
  420. {
  421. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  422. qdf_spin_lock_bh(&soc->ast_lock);
  423. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  424. (struct dp_ast_entry *)ast_entry_hdl);
  425. qdf_spin_unlock_bh(&soc->ast_lock);
  426. }
  427. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  428. struct cdp_peer *peer_hdl,
  429. uint8_t *wds_macaddr,
  430. uint32_t flags)
  431. {
  432. int status = -1;
  433. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  434. struct dp_ast_entry *ast_entry = NULL;
  435. qdf_spin_lock_bh(&soc->ast_lock);
  436. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  437. if (ast_entry) {
  438. status = dp_peer_update_ast(soc,
  439. (struct dp_peer *)peer_hdl,
  440. ast_entry, flags);
  441. }
  442. qdf_spin_unlock_bh(&soc->ast_lock);
  443. return status;
  444. }
  445. /*
  446. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  447. * @soc_handle: Datapath SOC handle
  448. * @wds_macaddr: WDS entry MAC Address
  449. * Return: None
  450. */
  451. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  452. uint8_t *wds_macaddr, void *vdev_handle)
  453. {
  454. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  455. struct dp_ast_entry *ast_entry = NULL;
  456. qdf_spin_lock_bh(&soc->ast_lock);
  457. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  458. if (ast_entry) {
  459. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  460. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF)) {
  461. ast_entry->is_active = TRUE;
  462. }
  463. }
  464. qdf_spin_unlock_bh(&soc->ast_lock);
  465. }
  466. /*
  467. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  468. * @soc: Datapath SOC handle
  469. *
  470. * Return: None
  471. */
  472. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  473. void *vdev_hdl)
  474. {
  475. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  476. struct dp_pdev *pdev;
  477. struct dp_vdev *vdev;
  478. struct dp_peer *peer;
  479. struct dp_ast_entry *ase, *temp_ase;
  480. int i;
  481. qdf_spin_lock_bh(&soc->ast_lock);
  482. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  483. pdev = soc->pdev_list[i];
  484. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  485. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  486. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  487. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  488. if ((ase->type ==
  489. CDP_TXRX_AST_TYPE_STATIC) ||
  490. (ase->type ==
  491. CDP_TXRX_AST_TYPE_SELF))
  492. continue;
  493. ase->is_active = TRUE;
  494. }
  495. }
  496. }
  497. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  498. }
  499. qdf_spin_unlock_bh(&soc->ast_lock);
  500. }
  501. /*
  502. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  503. * @soc: Datapath SOC handle
  504. *
  505. * Return: None
  506. */
  507. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  508. {
  509. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  510. struct dp_pdev *pdev;
  511. struct dp_vdev *vdev;
  512. struct dp_peer *peer;
  513. struct dp_ast_entry *ase, *temp_ase;
  514. int i;
  515. qdf_spin_lock_bh(&soc->ast_lock);
  516. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  517. pdev = soc->pdev_list[i];
  518. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  519. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  520. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  521. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  522. if ((ase->type ==
  523. CDP_TXRX_AST_TYPE_STATIC) ||
  524. (ase->type ==
  525. CDP_TXRX_AST_TYPE_SELF))
  526. continue;
  527. dp_peer_del_ast(soc, ase);
  528. }
  529. }
  530. }
  531. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  532. }
  533. qdf_spin_unlock_bh(&soc->ast_lock);
  534. }
  535. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  536. uint8_t *ast_mac_addr)
  537. {
  538. struct dp_ast_entry *ast_entry;
  539. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  540. qdf_spin_lock_bh(&soc->ast_lock);
  541. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  542. qdf_spin_unlock_bh(&soc->ast_lock);
  543. return (void *)ast_entry;
  544. }
  545. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  546. void *ast_entry_hdl)
  547. {
  548. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  549. (struct dp_ast_entry *)ast_entry_hdl);
  550. }
  551. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  552. void *ast_entry_hdl)
  553. {
  554. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  555. (struct dp_ast_entry *)ast_entry_hdl);
  556. }
  557. static void dp_peer_ast_set_type_wifi3(
  558. struct cdp_soc_t *soc_hdl,
  559. void *ast_entry_hdl,
  560. enum cdp_txrx_ast_entry_type type)
  561. {
  562. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  563. (struct dp_ast_entry *)ast_entry_hdl,
  564. type);
  565. }
  566. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  567. struct cdp_soc_t *soc_hdl,
  568. void *ast_entry_hdl)
  569. {
  570. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  571. }
  572. /**
  573. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  574. * @ring_num: ring num of the ring being queried
  575. * @grp_mask: the grp_mask array for the ring type in question.
  576. *
  577. * The grp_mask array is indexed by group number and the bit fields correspond
  578. * to ring numbers. We are finding which interrupt group a ring belongs to.
  579. *
  580. * Return: the index in the grp_mask array with the ring number.
  581. * -QDF_STATUS_E_NOENT if no entry is found
  582. */
  583. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  584. {
  585. int ext_group_num;
  586. int mask = 1 << ring_num;
  587. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  588. ext_group_num++) {
  589. if (mask & grp_mask[ext_group_num])
  590. return ext_group_num;
  591. }
  592. return -QDF_STATUS_E_NOENT;
  593. }
  594. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  595. enum hal_ring_type ring_type,
  596. int ring_num)
  597. {
  598. int *grp_mask;
  599. switch (ring_type) {
  600. case WBM2SW_RELEASE:
  601. /* dp_tx_comp_handler - soc->tx_comp_ring */
  602. if (ring_num < 3)
  603. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  604. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  605. else if (ring_num == 3) {
  606. /* sw treats this as a separate ring type */
  607. grp_mask = &soc->wlan_cfg_ctx->
  608. int_rx_wbm_rel_ring_mask[0];
  609. ring_num = 0;
  610. } else {
  611. qdf_assert(0);
  612. return -QDF_STATUS_E_NOENT;
  613. }
  614. break;
  615. case REO_EXCEPTION:
  616. /* dp_rx_err_process - &soc->reo_exception_ring */
  617. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  618. break;
  619. case REO_DST:
  620. /* dp_rx_process - soc->reo_dest_ring */
  621. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  622. break;
  623. case REO_STATUS:
  624. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  625. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  626. break;
  627. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  628. case RXDMA_MONITOR_STATUS:
  629. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  630. case RXDMA_MONITOR_DST:
  631. /* dp_mon_process */
  632. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  633. break;
  634. case RXDMA_DST:
  635. /* dp_rxdma_err_process */
  636. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  637. break;
  638. case RXDMA_BUF:
  639. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  640. break;
  641. case RXDMA_MONITOR_BUF:
  642. /* TODO: support low_thresh interrupt */
  643. return -QDF_STATUS_E_NOENT;
  644. break;
  645. case TCL_DATA:
  646. case TCL_CMD:
  647. case REO_CMD:
  648. case SW2WBM_RELEASE:
  649. case WBM_IDLE_LINK:
  650. /* normally empty SW_TO_HW rings */
  651. return -QDF_STATUS_E_NOENT;
  652. break;
  653. case TCL_STATUS:
  654. case REO_REINJECT:
  655. /* misc unused rings */
  656. return -QDF_STATUS_E_NOENT;
  657. break;
  658. case CE_SRC:
  659. case CE_DST:
  660. case CE_DST_STATUS:
  661. /* CE_rings - currently handled by hif */
  662. default:
  663. return -QDF_STATUS_E_NOENT;
  664. break;
  665. }
  666. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  667. }
  668. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  669. *ring_params, int ring_type, int ring_num)
  670. {
  671. int msi_group_number;
  672. int msi_data_count;
  673. int ret;
  674. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  675. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  676. &msi_data_count, &msi_data_start,
  677. &msi_irq_start);
  678. if (ret)
  679. return;
  680. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  681. ring_num);
  682. if (msi_group_number < 0) {
  683. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  684. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  685. ring_type, ring_num);
  686. ring_params->msi_addr = 0;
  687. ring_params->msi_data = 0;
  688. return;
  689. }
  690. if (msi_group_number > msi_data_count) {
  691. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  692. FL("2 msi_groups will share an msi; msi_group_num %d"),
  693. msi_group_number);
  694. QDF_ASSERT(0);
  695. }
  696. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  697. ring_params->msi_addr = addr_low;
  698. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  699. ring_params->msi_data = (msi_group_number % msi_data_count)
  700. + msi_data_start;
  701. ring_params->flags |= HAL_SRNG_MSI_INTR;
  702. }
  703. /**
  704. * dp_print_ast_stats() - Dump AST table contents
  705. * @soc: Datapath soc handle
  706. *
  707. * return void
  708. */
  709. #ifdef FEATURE_AST
  710. static void dp_print_ast_stats(struct dp_soc *soc)
  711. {
  712. uint8_t i;
  713. uint8_t num_entries = 0;
  714. struct dp_vdev *vdev;
  715. struct dp_pdev *pdev;
  716. struct dp_peer *peer;
  717. struct dp_ast_entry *ase, *tmp_ase;
  718. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  719. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS"};
  720. DP_PRINT_STATS("AST Stats:");
  721. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  722. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  723. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  724. DP_PRINT_STATS("AST Table:");
  725. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  726. pdev = soc->pdev_list[i];
  727. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  728. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  729. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  730. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  731. DP_PRINT_STATS("%6d mac_addr = %pM"
  732. " peer_mac_addr = %pM"
  733. " type = %s"
  734. " next_hop = %d"
  735. " is_active = %d"
  736. " is_bss = %d"
  737. " ast_idx = %d"
  738. " pdev_id = %d"
  739. " vdev_id = %d",
  740. ++num_entries,
  741. ase->mac_addr.raw,
  742. ase->peer->mac_addr.raw,
  743. type[ase->type],
  744. ase->next_hop,
  745. ase->is_active,
  746. ase->is_bss,
  747. ase->ast_idx,
  748. ase->pdev_id,
  749. ase->vdev_id);
  750. }
  751. }
  752. }
  753. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  754. }
  755. }
  756. #else
  757. static void dp_print_ast_stats(struct dp_soc *soc)
  758. {
  759. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  760. return;
  761. }
  762. #endif
  763. static void dp_print_peer_table(struct dp_vdev *vdev)
  764. {
  765. struct dp_peer *peer = NULL;
  766. DP_PRINT_STATS("Dumping Peer Table Stats:");
  767. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  768. if (!peer) {
  769. DP_PRINT_STATS("Invalid Peer");
  770. return;
  771. }
  772. DP_PRINT_STATS(" peer_mac_addr = %pM"
  773. " nawds_enabled = %d"
  774. " bss_peer = %d"
  775. " wapi = %d"
  776. " wds_enabled = %d"
  777. " delete in progress = %d",
  778. peer->mac_addr.raw,
  779. peer->nawds_enabled,
  780. peer->bss_peer,
  781. peer->wapi,
  782. peer->wds_enabled,
  783. peer->delete_in_progress);
  784. }
  785. }
  786. /*
  787. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  788. */
  789. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  790. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  791. {
  792. void *hal_soc = soc->hal_soc;
  793. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  794. /* TODO: See if we should get align size from hal */
  795. uint32_t ring_base_align = 8;
  796. struct hal_srng_params ring_params;
  797. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  798. /* TODO: Currently hal layer takes care of endianness related settings.
  799. * See if these settings need to passed from DP layer
  800. */
  801. ring_params.flags = 0;
  802. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  803. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  804. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  805. srng->hal_srng = NULL;
  806. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  807. srng->num_entries = num_entries;
  808. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  809. soc->osdev, soc->osdev->dev, srng->alloc_size,
  810. &(srng->base_paddr_unaligned));
  811. if (!srng->base_vaddr_unaligned) {
  812. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  813. FL("alloc failed - ring_type: %d, ring_num %d"),
  814. ring_type, ring_num);
  815. return QDF_STATUS_E_NOMEM;
  816. }
  817. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  818. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  819. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  820. ((unsigned long)(ring_params.ring_base_vaddr) -
  821. (unsigned long)srng->base_vaddr_unaligned);
  822. ring_params.num_entries = num_entries;
  823. if (soc->intr_mode == DP_INTR_MSI) {
  824. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  825. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  826. FL("Using MSI for ring_type: %d, ring_num %d"),
  827. ring_type, ring_num);
  828. } else {
  829. ring_params.msi_data = 0;
  830. ring_params.msi_addr = 0;
  831. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  832. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  833. ring_type, ring_num);
  834. }
  835. /*
  836. * Setup interrupt timer and batch counter thresholds for
  837. * interrupt mitigation based on ring type
  838. */
  839. if (ring_type == REO_DST) {
  840. ring_params.intr_timer_thres_us =
  841. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  842. ring_params.intr_batch_cntr_thres_entries =
  843. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  844. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  845. ring_params.intr_timer_thres_us =
  846. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  847. ring_params.intr_batch_cntr_thres_entries =
  848. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  849. } else {
  850. ring_params.intr_timer_thres_us =
  851. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  852. ring_params.intr_batch_cntr_thres_entries =
  853. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  854. }
  855. /* Enable low threshold interrupts for rx buffer rings (regular and
  856. * monitor buffer rings.
  857. * TODO: See if this is required for any other ring
  858. */
  859. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  860. (ring_type == RXDMA_MONITOR_STATUS)) {
  861. /* TODO: Setting low threshold to 1/8th of ring size
  862. * see if this needs to be configurable
  863. */
  864. ring_params.low_threshold = num_entries >> 3;
  865. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  866. ring_params.intr_timer_thres_us =
  867. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  868. ring_params.intr_batch_cntr_thres_entries = 0;
  869. }
  870. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  871. mac_id, &ring_params);
  872. if (!srng->hal_srng) {
  873. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  874. srng->alloc_size,
  875. srng->base_vaddr_unaligned,
  876. srng->base_paddr_unaligned, 0);
  877. }
  878. return 0;
  879. }
  880. /**
  881. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  882. * Any buffers allocated and attached to ring entries are expected to be freed
  883. * before calling this function.
  884. */
  885. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  886. int ring_type, int ring_num)
  887. {
  888. if (!srng->hal_srng) {
  889. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  890. FL("Ring type: %d, num:%d not setup"),
  891. ring_type, ring_num);
  892. return;
  893. }
  894. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  895. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  896. srng->alloc_size,
  897. srng->base_vaddr_unaligned,
  898. srng->base_paddr_unaligned, 0);
  899. srng->hal_srng = NULL;
  900. }
  901. /* TODO: Need this interface from HIF */
  902. void *hif_get_hal_handle(void *hif_handle);
  903. /*
  904. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  905. * @dp_ctx: DP SOC handle
  906. * @budget: Number of frames/descriptors that can be processed in one shot
  907. *
  908. * Return: remaining budget/quota for the soc device
  909. */
  910. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  911. {
  912. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  913. struct dp_soc *soc = int_ctx->soc;
  914. int ring = 0;
  915. uint32_t work_done = 0;
  916. int budget = dp_budget;
  917. uint8_t tx_mask = int_ctx->tx_ring_mask;
  918. uint8_t rx_mask = int_ctx->rx_ring_mask;
  919. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  920. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  921. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  922. uint32_t remaining_quota = dp_budget;
  923. struct dp_pdev *pdev = NULL;
  924. int mac_id;
  925. /* Process Tx completion interrupts first to return back buffers */
  926. while (tx_mask) {
  927. if (tx_mask & 0x1) {
  928. work_done = dp_tx_comp_handler(soc,
  929. soc->tx_comp_ring[ring].hal_srng,
  930. remaining_quota);
  931. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  932. "tx mask 0x%x ring %d, budget %d, work_done %d",
  933. tx_mask, ring, budget, work_done);
  934. budget -= work_done;
  935. if (budget <= 0)
  936. goto budget_done;
  937. remaining_quota = budget;
  938. }
  939. tx_mask = tx_mask >> 1;
  940. ring++;
  941. }
  942. /* Process REO Exception ring interrupt */
  943. if (rx_err_mask) {
  944. work_done = dp_rx_err_process(soc,
  945. soc->reo_exception_ring.hal_srng,
  946. remaining_quota);
  947. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  948. "REO Exception Ring: work_done %d budget %d",
  949. work_done, budget);
  950. budget -= work_done;
  951. if (budget <= 0) {
  952. goto budget_done;
  953. }
  954. remaining_quota = budget;
  955. }
  956. /* Process Rx WBM release ring interrupt */
  957. if (rx_wbm_rel_mask) {
  958. work_done = dp_rx_wbm_err_process(soc,
  959. soc->rx_rel_ring.hal_srng, remaining_quota);
  960. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  961. "WBM Release Ring: work_done %d budget %d",
  962. work_done, budget);
  963. budget -= work_done;
  964. if (budget <= 0) {
  965. goto budget_done;
  966. }
  967. remaining_quota = budget;
  968. }
  969. /* Process Rx interrupts */
  970. if (rx_mask) {
  971. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  972. if (rx_mask & (1 << ring)) {
  973. work_done = dp_rx_process(int_ctx,
  974. soc->reo_dest_ring[ring].hal_srng,
  975. remaining_quota);
  976. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  977. "rx mask 0x%x ring %d, work_done %d budget %d",
  978. rx_mask, ring, work_done, budget);
  979. budget -= work_done;
  980. if (budget <= 0)
  981. goto budget_done;
  982. remaining_quota = budget;
  983. }
  984. }
  985. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  986. work_done = dp_rxdma_err_process(soc, ring,
  987. remaining_quota);
  988. budget -= work_done;
  989. }
  990. }
  991. if (reo_status_mask)
  992. dp_reo_status_ring_handler(soc);
  993. /* Process LMAC interrupts */
  994. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  995. pdev = soc->pdev_list[ring];
  996. if (pdev == NULL)
  997. continue;
  998. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  999. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1000. pdev->pdev_id);
  1001. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1002. work_done = dp_mon_process(soc, mac_for_pdev,
  1003. remaining_quota);
  1004. budget -= work_done;
  1005. if (budget <= 0)
  1006. goto budget_done;
  1007. remaining_quota = budget;
  1008. }
  1009. if (int_ctx->rxdma2host_ring_mask &
  1010. (1 << mac_for_pdev)) {
  1011. work_done = dp_rxdma_err_process(soc,
  1012. mac_for_pdev,
  1013. remaining_quota);
  1014. budget -= work_done;
  1015. if (budget <= 0)
  1016. goto budget_done;
  1017. remaining_quota = budget;
  1018. }
  1019. if (int_ctx->host2rxdma_ring_mask &
  1020. (1 << mac_for_pdev)) {
  1021. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1022. union dp_rx_desc_list_elem_t *tail = NULL;
  1023. struct dp_srng *rx_refill_buf_ring =
  1024. &pdev->rx_refill_buf_ring;
  1025. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1026. 1);
  1027. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1028. rx_refill_buf_ring,
  1029. &soc->rx_desc_buf[mac_for_pdev], 0,
  1030. &desc_list, &tail);
  1031. }
  1032. }
  1033. }
  1034. qdf_lro_flush(int_ctx->lro_ctx);
  1035. budget_done:
  1036. return dp_budget - budget;
  1037. }
  1038. #ifdef DP_INTR_POLL_BASED
  1039. /* dp_interrupt_timer()- timer poll for interrupts
  1040. *
  1041. * @arg: SoC Handle
  1042. *
  1043. * Return:
  1044. *
  1045. */
  1046. static void dp_interrupt_timer(void *arg)
  1047. {
  1048. struct dp_soc *soc = (struct dp_soc *) arg;
  1049. int i;
  1050. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1051. for (i = 0;
  1052. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1053. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1054. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1055. }
  1056. }
  1057. /*
  1058. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  1059. * @txrx_soc: DP SOC handle
  1060. *
  1061. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1062. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1063. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1064. *
  1065. * Return: 0 for success. nonzero for failure.
  1066. */
  1067. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1068. {
  1069. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1070. int i;
  1071. soc->intr_mode = DP_INTR_POLL;
  1072. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1073. soc->intr_ctx[i].dp_intr_id = i;
  1074. soc->intr_ctx[i].tx_ring_mask =
  1075. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1076. soc->intr_ctx[i].rx_ring_mask =
  1077. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1078. soc->intr_ctx[i].rx_mon_ring_mask =
  1079. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1080. soc->intr_ctx[i].rx_err_ring_mask =
  1081. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1082. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1083. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1084. soc->intr_ctx[i].reo_status_ring_mask =
  1085. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1086. soc->intr_ctx[i].rxdma2host_ring_mask =
  1087. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1088. soc->intr_ctx[i].soc = soc;
  1089. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1090. }
  1091. qdf_timer_init(soc->osdev, &soc->int_timer,
  1092. dp_interrupt_timer, (void *)soc,
  1093. QDF_TIMER_TYPE_WAKE_APPS);
  1094. return QDF_STATUS_SUCCESS;
  1095. }
  1096. #else
  1097. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1098. {
  1099. return -QDF_STATUS_E_NOSUPPORT;
  1100. }
  1101. #endif
  1102. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1103. #if defined(CONFIG_MCL)
  1104. extern int con_mode_monitor;
  1105. /*
  1106. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1107. * @txrx_soc: DP SOC handle
  1108. *
  1109. * Call the appropriate attach function based on the mode of operation.
  1110. * This is a WAR for enabling monitor mode.
  1111. *
  1112. * Return: 0 for success. nonzero for failure.
  1113. */
  1114. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1115. {
  1116. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1117. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1118. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1119. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1120. "%s: Poll mode", __func__);
  1121. return dp_soc_attach_poll(txrx_soc);
  1122. } else {
  1123. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1124. "%s: Interrupt mode", __func__);
  1125. return dp_soc_interrupt_attach(txrx_soc);
  1126. }
  1127. }
  1128. #else
  1129. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1130. {
  1131. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1132. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1133. return dp_soc_attach_poll(txrx_soc);
  1134. else
  1135. return dp_soc_interrupt_attach(txrx_soc);
  1136. }
  1137. #endif
  1138. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1139. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1140. {
  1141. int j;
  1142. int num_irq = 0;
  1143. int tx_mask =
  1144. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1145. int rx_mask =
  1146. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1147. int rx_mon_mask =
  1148. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1149. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1150. soc->wlan_cfg_ctx, intr_ctx_num);
  1151. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1152. soc->wlan_cfg_ctx, intr_ctx_num);
  1153. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1154. soc->wlan_cfg_ctx, intr_ctx_num);
  1155. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1156. soc->wlan_cfg_ctx, intr_ctx_num);
  1157. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1158. soc->wlan_cfg_ctx, intr_ctx_num);
  1159. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1160. if (tx_mask & (1 << j)) {
  1161. irq_id_map[num_irq++] =
  1162. (wbm2host_tx_completions_ring1 - j);
  1163. }
  1164. if (rx_mask & (1 << j)) {
  1165. irq_id_map[num_irq++] =
  1166. (reo2host_destination_ring1 - j);
  1167. }
  1168. if (rxdma2host_ring_mask & (1 << j)) {
  1169. irq_id_map[num_irq++] =
  1170. rxdma2host_destination_ring_mac1 -
  1171. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1172. }
  1173. if (host2rxdma_ring_mask & (1 << j)) {
  1174. irq_id_map[num_irq++] =
  1175. host2rxdma_host_buf_ring_mac1 -
  1176. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1177. }
  1178. if (rx_mon_mask & (1 << j)) {
  1179. irq_id_map[num_irq++] =
  1180. ppdu_end_interrupts_mac1 -
  1181. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1182. irq_id_map[num_irq++] =
  1183. rxdma2host_monitor_status_ring_mac1 -
  1184. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1185. }
  1186. if (rx_wbm_rel_ring_mask & (1 << j))
  1187. irq_id_map[num_irq++] = wbm2host_rx_release;
  1188. if (rx_err_ring_mask & (1 << j))
  1189. irq_id_map[num_irq++] = reo2host_exception;
  1190. if (reo_status_ring_mask & (1 << j))
  1191. irq_id_map[num_irq++] = reo2host_status;
  1192. }
  1193. *num_irq_r = num_irq;
  1194. }
  1195. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1196. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1197. int msi_vector_count, int msi_vector_start)
  1198. {
  1199. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1200. soc->wlan_cfg_ctx, intr_ctx_num);
  1201. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1202. soc->wlan_cfg_ctx, intr_ctx_num);
  1203. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1204. soc->wlan_cfg_ctx, intr_ctx_num);
  1205. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1206. soc->wlan_cfg_ctx, intr_ctx_num);
  1207. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1208. soc->wlan_cfg_ctx, intr_ctx_num);
  1209. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1210. soc->wlan_cfg_ctx, intr_ctx_num);
  1211. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1212. soc->wlan_cfg_ctx, intr_ctx_num);
  1213. unsigned int vector =
  1214. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1215. int num_irq = 0;
  1216. soc->intr_mode = DP_INTR_MSI;
  1217. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1218. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1219. irq_id_map[num_irq++] =
  1220. pld_get_msi_irq(soc->osdev->dev, vector);
  1221. *num_irq_r = num_irq;
  1222. }
  1223. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1224. int *irq_id_map, int *num_irq)
  1225. {
  1226. int msi_vector_count, ret;
  1227. uint32_t msi_base_data, msi_vector_start;
  1228. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1229. &msi_vector_count,
  1230. &msi_base_data,
  1231. &msi_vector_start);
  1232. if (ret)
  1233. return dp_soc_interrupt_map_calculate_integrated(soc,
  1234. intr_ctx_num, irq_id_map, num_irq);
  1235. else
  1236. dp_soc_interrupt_map_calculate_msi(soc,
  1237. intr_ctx_num, irq_id_map, num_irq,
  1238. msi_vector_count, msi_vector_start);
  1239. }
  1240. /*
  1241. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1242. * @txrx_soc: DP SOC handle
  1243. *
  1244. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1245. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1246. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1247. *
  1248. * Return: 0 for success. nonzero for failure.
  1249. */
  1250. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1251. {
  1252. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1253. int i = 0;
  1254. int num_irq = 0;
  1255. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1256. int ret = 0;
  1257. /* Map of IRQ ids registered with one interrupt context */
  1258. int irq_id_map[HIF_MAX_GRP_IRQ];
  1259. int tx_mask =
  1260. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1261. int rx_mask =
  1262. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1263. int rx_mon_mask =
  1264. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1265. int rx_err_ring_mask =
  1266. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1267. int rx_wbm_rel_ring_mask =
  1268. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1269. int reo_status_ring_mask =
  1270. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1271. int rxdma2host_ring_mask =
  1272. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1273. int host2rxdma_ring_mask =
  1274. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1275. soc->intr_ctx[i].dp_intr_id = i;
  1276. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1277. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1278. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1279. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1280. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1281. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1282. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1283. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1284. soc->intr_ctx[i].soc = soc;
  1285. num_irq = 0;
  1286. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1287. &num_irq);
  1288. ret = hif_register_ext_group(soc->hif_handle,
  1289. num_irq, irq_id_map, dp_service_srngs,
  1290. &soc->intr_ctx[i], "dp_intr",
  1291. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1292. if (ret) {
  1293. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1294. FL("failed, ret = %d"), ret);
  1295. return QDF_STATUS_E_FAILURE;
  1296. }
  1297. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1298. }
  1299. hif_configure_ext_group_interrupts(soc->hif_handle);
  1300. return QDF_STATUS_SUCCESS;
  1301. }
  1302. /*
  1303. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1304. * @txrx_soc: DP SOC handle
  1305. *
  1306. * Return: void
  1307. */
  1308. static void dp_soc_interrupt_detach(void *txrx_soc)
  1309. {
  1310. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1311. int i;
  1312. if (soc->intr_mode == DP_INTR_POLL) {
  1313. qdf_timer_stop(&soc->int_timer);
  1314. qdf_timer_free(&soc->int_timer);
  1315. } else {
  1316. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1317. }
  1318. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1319. soc->intr_ctx[i].tx_ring_mask = 0;
  1320. soc->intr_ctx[i].rx_ring_mask = 0;
  1321. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1322. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1323. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1324. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1325. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1326. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1327. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1328. }
  1329. }
  1330. #define AVG_MAX_MPDUS_PER_TID 128
  1331. #define AVG_TIDS_PER_CLIENT 2
  1332. #define AVG_FLOWS_PER_TID 2
  1333. #define AVG_MSDUS_PER_FLOW 128
  1334. #define AVG_MSDUS_PER_MPDU 4
  1335. /*
  1336. * Allocate and setup link descriptor pool that will be used by HW for
  1337. * various link and queue descriptors and managed by WBM
  1338. */
  1339. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1340. {
  1341. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1342. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1343. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1344. uint32_t num_mpdus_per_link_desc =
  1345. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1346. uint32_t num_msdus_per_link_desc =
  1347. hal_num_msdus_per_link_desc(soc->hal_soc);
  1348. uint32_t num_mpdu_links_per_queue_desc =
  1349. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1350. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1351. uint32_t total_link_descs, total_mem_size;
  1352. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1353. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1354. uint32_t num_link_desc_banks;
  1355. uint32_t last_bank_size = 0;
  1356. uint32_t entry_size, num_entries;
  1357. int i;
  1358. uint32_t desc_id = 0;
  1359. /* Only Tx queue descriptors are allocated from common link descriptor
  1360. * pool Rx queue descriptors are not included in this because (REO queue
  1361. * extension descriptors) they are expected to be allocated contiguously
  1362. * with REO queue descriptors
  1363. */
  1364. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1365. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1366. num_mpdu_queue_descs = num_mpdu_link_descs /
  1367. num_mpdu_links_per_queue_desc;
  1368. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1369. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1370. num_msdus_per_link_desc;
  1371. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1372. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1373. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1374. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1375. /* Round up to power of 2 */
  1376. total_link_descs = 1;
  1377. while (total_link_descs < num_entries)
  1378. total_link_descs <<= 1;
  1379. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1380. FL("total_link_descs: %u, link_desc_size: %d"),
  1381. total_link_descs, link_desc_size);
  1382. total_mem_size = total_link_descs * link_desc_size;
  1383. total_mem_size += link_desc_align;
  1384. if (total_mem_size <= max_alloc_size) {
  1385. num_link_desc_banks = 0;
  1386. last_bank_size = total_mem_size;
  1387. } else {
  1388. num_link_desc_banks = (total_mem_size) /
  1389. (max_alloc_size - link_desc_align);
  1390. last_bank_size = total_mem_size %
  1391. (max_alloc_size - link_desc_align);
  1392. }
  1393. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1394. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1395. total_mem_size, num_link_desc_banks);
  1396. for (i = 0; i < num_link_desc_banks; i++) {
  1397. soc->link_desc_banks[i].base_vaddr_unaligned =
  1398. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1399. max_alloc_size,
  1400. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1401. soc->link_desc_banks[i].size = max_alloc_size;
  1402. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1403. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1404. ((unsigned long)(
  1405. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1406. link_desc_align));
  1407. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1408. soc->link_desc_banks[i].base_paddr_unaligned) +
  1409. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1410. (unsigned long)(
  1411. soc->link_desc_banks[i].base_vaddr_unaligned));
  1412. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1413. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1414. FL("Link descriptor memory alloc failed"));
  1415. goto fail;
  1416. }
  1417. }
  1418. if (last_bank_size) {
  1419. /* Allocate last bank in case total memory required is not exact
  1420. * multiple of max_alloc_size
  1421. */
  1422. soc->link_desc_banks[i].base_vaddr_unaligned =
  1423. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1424. last_bank_size,
  1425. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1426. soc->link_desc_banks[i].size = last_bank_size;
  1427. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1428. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1429. ((unsigned long)(
  1430. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1431. link_desc_align));
  1432. soc->link_desc_banks[i].base_paddr =
  1433. (unsigned long)(
  1434. soc->link_desc_banks[i].base_paddr_unaligned) +
  1435. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1436. (unsigned long)(
  1437. soc->link_desc_banks[i].base_vaddr_unaligned));
  1438. }
  1439. /* Allocate and setup link descriptor idle list for HW internal use */
  1440. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1441. total_mem_size = entry_size * total_link_descs;
  1442. if (total_mem_size <= max_alloc_size) {
  1443. void *desc;
  1444. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1445. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1446. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1447. FL("Link desc idle ring setup failed"));
  1448. goto fail;
  1449. }
  1450. hal_srng_access_start_unlocked(soc->hal_soc,
  1451. soc->wbm_idle_link_ring.hal_srng);
  1452. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1453. soc->link_desc_banks[i].base_paddr; i++) {
  1454. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1455. ((unsigned long)(
  1456. soc->link_desc_banks[i].base_vaddr) -
  1457. (unsigned long)(
  1458. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1459. / link_desc_size;
  1460. unsigned long paddr = (unsigned long)(
  1461. soc->link_desc_banks[i].base_paddr);
  1462. while (num_entries && (desc = hal_srng_src_get_next(
  1463. soc->hal_soc,
  1464. soc->wbm_idle_link_ring.hal_srng))) {
  1465. hal_set_link_desc_addr(desc,
  1466. LINK_DESC_COOKIE(desc_id, i), paddr);
  1467. num_entries--;
  1468. desc_id++;
  1469. paddr += link_desc_size;
  1470. }
  1471. }
  1472. hal_srng_access_end_unlocked(soc->hal_soc,
  1473. soc->wbm_idle_link_ring.hal_srng);
  1474. } else {
  1475. uint32_t num_scatter_bufs;
  1476. uint32_t num_entries_per_buf;
  1477. uint32_t rem_entries;
  1478. uint8_t *scatter_buf_ptr;
  1479. uint16_t scatter_buf_num;
  1480. soc->wbm_idle_scatter_buf_size =
  1481. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1482. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1483. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1484. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1485. soc->hal_soc, total_mem_size,
  1486. soc->wbm_idle_scatter_buf_size);
  1487. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1488. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1489. FL("scatter bufs size out of bounds"));
  1490. goto fail;
  1491. }
  1492. for (i = 0; i < num_scatter_bufs; i++) {
  1493. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1494. qdf_mem_alloc_consistent(soc->osdev,
  1495. soc->osdev->dev,
  1496. soc->wbm_idle_scatter_buf_size,
  1497. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1498. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1499. QDF_TRACE(QDF_MODULE_ID_DP,
  1500. QDF_TRACE_LEVEL_ERROR,
  1501. FL("Scatter list memory alloc failed"));
  1502. goto fail;
  1503. }
  1504. }
  1505. /* Populate idle list scatter buffers with link descriptor
  1506. * pointers
  1507. */
  1508. scatter_buf_num = 0;
  1509. scatter_buf_ptr = (uint8_t *)(
  1510. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1511. rem_entries = num_entries_per_buf;
  1512. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1513. soc->link_desc_banks[i].base_paddr; i++) {
  1514. uint32_t num_link_descs =
  1515. (soc->link_desc_banks[i].size -
  1516. ((unsigned long)(
  1517. soc->link_desc_banks[i].base_vaddr) -
  1518. (unsigned long)(
  1519. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1520. / link_desc_size;
  1521. unsigned long paddr = (unsigned long)(
  1522. soc->link_desc_banks[i].base_paddr);
  1523. while (num_link_descs) {
  1524. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1525. LINK_DESC_COOKIE(desc_id, i), paddr);
  1526. num_link_descs--;
  1527. desc_id++;
  1528. paddr += link_desc_size;
  1529. rem_entries--;
  1530. if (rem_entries) {
  1531. scatter_buf_ptr += entry_size;
  1532. } else {
  1533. rem_entries = num_entries_per_buf;
  1534. scatter_buf_num++;
  1535. if (scatter_buf_num >= num_scatter_bufs)
  1536. break;
  1537. scatter_buf_ptr = (uint8_t *)(
  1538. soc->wbm_idle_scatter_buf_base_vaddr[
  1539. scatter_buf_num]);
  1540. }
  1541. }
  1542. }
  1543. /* Setup link descriptor idle list in HW */
  1544. hal_setup_link_idle_list(soc->hal_soc,
  1545. soc->wbm_idle_scatter_buf_base_paddr,
  1546. soc->wbm_idle_scatter_buf_base_vaddr,
  1547. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1548. (uint32_t)(scatter_buf_ptr -
  1549. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1550. scatter_buf_num-1])), total_link_descs);
  1551. }
  1552. return 0;
  1553. fail:
  1554. if (soc->wbm_idle_link_ring.hal_srng) {
  1555. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1556. WBM_IDLE_LINK, 0);
  1557. }
  1558. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1559. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1560. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1561. soc->wbm_idle_scatter_buf_size,
  1562. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1563. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1564. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1565. }
  1566. }
  1567. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1568. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1569. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1570. soc->link_desc_banks[i].size,
  1571. soc->link_desc_banks[i].base_vaddr_unaligned,
  1572. soc->link_desc_banks[i].base_paddr_unaligned,
  1573. 0);
  1574. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1575. }
  1576. }
  1577. return QDF_STATUS_E_FAILURE;
  1578. }
  1579. /*
  1580. * Free link descriptor pool that was setup HW
  1581. */
  1582. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1583. {
  1584. int i;
  1585. if (soc->wbm_idle_link_ring.hal_srng) {
  1586. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1587. WBM_IDLE_LINK, 0);
  1588. }
  1589. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1590. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1591. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1592. soc->wbm_idle_scatter_buf_size,
  1593. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1594. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1595. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1596. }
  1597. }
  1598. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1599. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1600. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1601. soc->link_desc_banks[i].size,
  1602. soc->link_desc_banks[i].base_vaddr_unaligned,
  1603. soc->link_desc_banks[i].base_paddr_unaligned,
  1604. 0);
  1605. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1606. }
  1607. }
  1608. }
  1609. #define REO_DST_RING_SIZE_QCA6290 1024
  1610. #define REO_DST_RING_SIZE_QCA8074 2048
  1611. /*
  1612. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1613. * @soc: Datapath SOC handle
  1614. *
  1615. * This is a timer function used to age out stale AST nodes from
  1616. * AST table
  1617. */
  1618. #ifdef FEATURE_WDS
  1619. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1620. {
  1621. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1622. struct dp_pdev *pdev;
  1623. struct dp_vdev *vdev;
  1624. struct dp_peer *peer;
  1625. struct dp_ast_entry *ase, *temp_ase;
  1626. int i;
  1627. qdf_spin_lock_bh(&soc->ast_lock);
  1628. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1629. pdev = soc->pdev_list[i];
  1630. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1631. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1632. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1633. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1634. /*
  1635. * Do not expire static ast entries
  1636. * and HM WDS entries
  1637. */
  1638. if (ase->type != CDP_TXRX_AST_TYPE_WDS)
  1639. continue;
  1640. if (ase->is_active) {
  1641. ase->is_active = FALSE;
  1642. continue;
  1643. }
  1644. DP_STATS_INC(soc, ast.aged_out, 1);
  1645. dp_peer_del_ast(soc, ase);
  1646. }
  1647. }
  1648. }
  1649. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1650. }
  1651. qdf_spin_unlock_bh(&soc->ast_lock);
  1652. if (qdf_atomic_read(&soc->cmn_init_done))
  1653. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1654. }
  1655. /*
  1656. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1657. * @soc: Datapath SOC handle
  1658. *
  1659. * Return: None
  1660. */
  1661. static void dp_soc_wds_attach(struct dp_soc *soc)
  1662. {
  1663. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1664. dp_wds_aging_timer_fn, (void *)soc,
  1665. QDF_TIMER_TYPE_WAKE_APPS);
  1666. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1667. }
  1668. /*
  1669. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1670. * @txrx_soc: DP SOC handle
  1671. *
  1672. * Return: None
  1673. */
  1674. static void dp_soc_wds_detach(struct dp_soc *soc)
  1675. {
  1676. qdf_timer_stop(&soc->wds_aging_timer);
  1677. qdf_timer_free(&soc->wds_aging_timer);
  1678. }
  1679. #else
  1680. static void dp_soc_wds_attach(struct dp_soc *soc)
  1681. {
  1682. }
  1683. static void dp_soc_wds_detach(struct dp_soc *soc)
  1684. {
  1685. }
  1686. #endif
  1687. /*
  1688. * dp_soc_reset_ring_map() - Reset cpu ring map
  1689. * @soc: Datapath soc handler
  1690. *
  1691. * This api resets the default cpu ring map
  1692. */
  1693. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1694. {
  1695. uint8_t i;
  1696. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1697. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1698. if (nss_config == 1) {
  1699. /*
  1700. * Setting Tx ring map for one nss offloaded radio
  1701. */
  1702. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1703. } else if (nss_config == 2) {
  1704. /*
  1705. * Setting Tx ring for two nss offloaded radios
  1706. */
  1707. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1708. } else {
  1709. /*
  1710. * Setting Tx ring map for all nss offloaded radios
  1711. */
  1712. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1713. }
  1714. }
  1715. }
  1716. /*
  1717. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1718. * @dp_soc - DP soc handle
  1719. * @ring_type - ring type
  1720. * @ring_num - ring_num
  1721. *
  1722. * return 0 or 1
  1723. */
  1724. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1725. {
  1726. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1727. uint8_t status = 0;
  1728. switch (ring_type) {
  1729. case WBM2SW_RELEASE:
  1730. case REO_DST:
  1731. case RXDMA_BUF:
  1732. status = ((nss_config) & (1 << ring_num));
  1733. break;
  1734. default:
  1735. break;
  1736. }
  1737. return status;
  1738. }
  1739. /*
  1740. * dp_soc_reset_intr_mask() - reset interrupt mask
  1741. * @dp_soc - DP Soc handle
  1742. *
  1743. * Return: Return void
  1744. */
  1745. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1746. {
  1747. uint8_t j;
  1748. int *grp_mask = NULL;
  1749. int group_number, mask, num_ring;
  1750. /* number of tx ring */
  1751. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1752. /*
  1753. * group mask for tx completion ring.
  1754. */
  1755. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1756. /* loop and reset the mask for only offloaded ring */
  1757. for (j = 0; j < num_ring; j++) {
  1758. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1759. continue;
  1760. }
  1761. /*
  1762. * Group number corresponding to tx offloaded ring.
  1763. */
  1764. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1765. if (group_number < 0) {
  1766. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1767. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1768. WBM2SW_RELEASE, j);
  1769. return;
  1770. }
  1771. /* reset the tx mask for offloaded ring */
  1772. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1773. mask &= (~(1 << j));
  1774. /*
  1775. * reset the interrupt mask for offloaded ring.
  1776. */
  1777. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1778. }
  1779. /* number of rx rings */
  1780. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1781. /*
  1782. * group mask for reo destination ring.
  1783. */
  1784. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1785. /* loop and reset the mask for only offloaded ring */
  1786. for (j = 0; j < num_ring; j++) {
  1787. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1788. continue;
  1789. }
  1790. /*
  1791. * Group number corresponding to rx offloaded ring.
  1792. */
  1793. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1794. if (group_number < 0) {
  1795. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1796. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1797. REO_DST, j);
  1798. return;
  1799. }
  1800. /* set the interrupt mask for offloaded ring */
  1801. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1802. mask &= (~(1 << j));
  1803. /*
  1804. * set the interrupt mask to zero for rx offloaded radio.
  1805. */
  1806. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1807. }
  1808. /*
  1809. * group mask for Rx buffer refill ring
  1810. */
  1811. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1812. /* loop and reset the mask for only offloaded ring */
  1813. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1814. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1815. continue;
  1816. }
  1817. /*
  1818. * Group number corresponding to rx offloaded ring.
  1819. */
  1820. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1821. if (group_number < 0) {
  1822. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1823. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1824. REO_DST, j);
  1825. return;
  1826. }
  1827. /* set the interrupt mask for offloaded ring */
  1828. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1829. group_number);
  1830. mask &= (~(1 << j));
  1831. /*
  1832. * set the interrupt mask to zero for rx offloaded radio.
  1833. */
  1834. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1835. group_number, mask);
  1836. }
  1837. }
  1838. #ifdef IPA_OFFLOAD
  1839. /**
  1840. * dp_reo_remap_config() - configure reo remap register value based
  1841. * nss configuration.
  1842. * based on offload_radio value below remap configuration
  1843. * get applied.
  1844. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1845. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1846. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1847. * 3 - both Radios handled by NSS (remap not required)
  1848. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1849. *
  1850. * @remap1: output parameter indicates reo remap 1 register value
  1851. * @remap2: output parameter indicates reo remap 2 register value
  1852. * Return: bool type, true if remap is configured else false.
  1853. */
  1854. static bool dp_reo_remap_config(struct dp_soc *soc,
  1855. uint32_t *remap1,
  1856. uint32_t *remap2)
  1857. {
  1858. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1859. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1860. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1861. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1862. return true;
  1863. }
  1864. #else
  1865. static bool dp_reo_remap_config(struct dp_soc *soc,
  1866. uint32_t *remap1,
  1867. uint32_t *remap2)
  1868. {
  1869. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1870. switch (offload_radio) {
  1871. case 0:
  1872. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1873. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1874. (0x3 << 18) | (0x4 << 21)) << 8;
  1875. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1876. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1877. (0x3 << 18) | (0x4 << 21)) << 8;
  1878. break;
  1879. case 1:
  1880. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1881. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1882. (0x2 << 18) | (0x3 << 21)) << 8;
  1883. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1884. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1885. (0x4 << 18) | (0x2 << 21)) << 8;
  1886. break;
  1887. case 2:
  1888. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1889. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1890. (0x1 << 18) | (0x3 << 21)) << 8;
  1891. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1892. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1893. (0x4 << 18) | (0x1 << 21)) << 8;
  1894. break;
  1895. case 3:
  1896. /* return false if both radios are offloaded to NSS */
  1897. return false;
  1898. }
  1899. return true;
  1900. }
  1901. #endif
  1902. /*
  1903. * dp_reo_frag_dst_set() - configure reo register to set the
  1904. * fragment destination ring
  1905. * @soc : Datapath soc
  1906. * @frag_dst_ring : output parameter to set fragment destination ring
  1907. *
  1908. * Based on offload_radio below fragment destination rings is selected
  1909. * 0 - TCL
  1910. * 1 - SW1
  1911. * 2 - SW2
  1912. * 3 - SW3
  1913. * 4 - SW4
  1914. * 5 - Release
  1915. * 6 - FW
  1916. * 7 - alternate select
  1917. *
  1918. * return: void
  1919. */
  1920. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1921. {
  1922. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1923. switch (offload_radio) {
  1924. case 0:
  1925. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1926. break;
  1927. case 3:
  1928. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1929. break;
  1930. default:
  1931. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1932. FL("dp_reo_frag_dst_set invalid offload radio config"));
  1933. break;
  1934. }
  1935. }
  1936. /*
  1937. * dp_soc_cmn_setup() - Common SoC level initializion
  1938. * @soc: Datapath SOC handle
  1939. *
  1940. * This is an internal function used to setup common SOC data structures,
  1941. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1942. */
  1943. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1944. {
  1945. int i;
  1946. struct hal_reo_params reo_params;
  1947. int tx_ring_size;
  1948. int tx_comp_ring_size;
  1949. int reo_dst_ring_size;
  1950. uint32_t entries;
  1951. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  1952. if (qdf_atomic_read(&soc->cmn_init_done))
  1953. return 0;
  1954. if (dp_hw_link_desc_pool_setup(soc))
  1955. goto fail1;
  1956. soc_cfg_ctx = soc->wlan_cfg_ctx;
  1957. /* Setup SRNG rings */
  1958. /* Common rings */
  1959. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1960. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  1961. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1962. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1963. goto fail1;
  1964. }
  1965. soc->num_tcl_data_rings = 0;
  1966. /* Tx data rings */
  1967. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  1968. soc->num_tcl_data_rings =
  1969. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  1970. tx_comp_ring_size =
  1971. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  1972. tx_ring_size =
  1973. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  1974. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1975. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1976. TCL_DATA, i, 0, tx_ring_size)) {
  1977. QDF_TRACE(QDF_MODULE_ID_DP,
  1978. QDF_TRACE_LEVEL_ERROR,
  1979. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1980. goto fail1;
  1981. }
  1982. /*
  1983. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1984. * count
  1985. */
  1986. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  1987. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  1988. QDF_TRACE(QDF_MODULE_ID_DP,
  1989. QDF_TRACE_LEVEL_ERROR,
  1990. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  1991. goto fail1;
  1992. }
  1993. }
  1994. } else {
  1995. /* This will be incremented during per pdev ring setup */
  1996. soc->num_tcl_data_rings = 0;
  1997. }
  1998. if (dp_tx_soc_attach(soc)) {
  1999. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2000. FL("dp_tx_soc_attach failed"));
  2001. goto fail1;
  2002. }
  2003. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2004. /* TCL command and status rings */
  2005. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2006. entries)) {
  2007. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2008. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2009. goto fail1;
  2010. }
  2011. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2012. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2013. entries)) {
  2014. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2015. FL("dp_srng_setup failed for tcl_status_ring"));
  2016. goto fail1;
  2017. }
  2018. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2019. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2020. * descriptors
  2021. */
  2022. /* Rx data rings */
  2023. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2024. soc->num_reo_dest_rings =
  2025. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2026. QDF_TRACE(QDF_MODULE_ID_DP,
  2027. QDF_TRACE_LEVEL_ERROR,
  2028. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  2029. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2030. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2031. i, 0, reo_dst_ring_size)) {
  2032. QDF_TRACE(QDF_MODULE_ID_DP,
  2033. QDF_TRACE_LEVEL_ERROR,
  2034. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2035. goto fail1;
  2036. }
  2037. }
  2038. } else {
  2039. /* This will be incremented during per pdev ring setup */
  2040. soc->num_reo_dest_rings = 0;
  2041. }
  2042. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2043. /* LMAC RxDMA to SW Rings configuration */
  2044. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2045. /* Only valid for MCL */
  2046. struct dp_pdev *pdev = soc->pdev_list[0];
  2047. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2048. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2049. RXDMA_DST, 0, i,
  2050. entries)) {
  2051. QDF_TRACE(QDF_MODULE_ID_DP,
  2052. QDF_TRACE_LEVEL_ERROR,
  2053. FL(RNG_ERR "rxdma_err_dst_ring"));
  2054. goto fail1;
  2055. }
  2056. }
  2057. }
  2058. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2059. /* REO reinjection ring */
  2060. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2061. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2062. entries)) {
  2063. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2064. FL("dp_srng_setup failed for reo_reinject_ring"));
  2065. goto fail1;
  2066. }
  2067. /* Rx release ring */
  2068. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2069. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2070. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2071. FL("dp_srng_setup failed for rx_rel_ring"));
  2072. goto fail1;
  2073. }
  2074. /* Rx exception ring */
  2075. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2076. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2077. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2078. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2079. FL("dp_srng_setup failed for reo_exception_ring"));
  2080. goto fail1;
  2081. }
  2082. /* REO command and status rings */
  2083. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2084. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2085. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2086. FL("dp_srng_setup failed for reo_cmd_ring"));
  2087. goto fail1;
  2088. }
  2089. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2090. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2091. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2092. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2093. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2094. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2095. FL("dp_srng_setup failed for reo_status_ring"));
  2096. goto fail1;
  2097. }
  2098. qdf_spinlock_create(&soc->ast_lock);
  2099. dp_soc_wds_attach(soc);
  2100. /* Reset the cpu ring map if radio is NSS offloaded */
  2101. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2102. dp_soc_reset_cpu_ring_map(soc);
  2103. dp_soc_reset_intr_mask(soc);
  2104. }
  2105. /* Setup HW REO */
  2106. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2107. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2108. /*
  2109. * Reo ring remap is not required if both radios
  2110. * are offloaded to NSS
  2111. */
  2112. if (!dp_reo_remap_config(soc,
  2113. &reo_params.remap1,
  2114. &reo_params.remap2))
  2115. goto out;
  2116. reo_params.rx_hash_enabled = true;
  2117. }
  2118. /* setup the global rx defrag waitlist */
  2119. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2120. soc->rx.defrag.timeout_ms =
  2121. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2122. soc->rx.flags.defrag_timeout_check =
  2123. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2124. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2125. out:
  2126. /*
  2127. * set the fragment destination ring
  2128. */
  2129. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2130. hal_reo_setup(soc->hal_soc, &reo_params);
  2131. qdf_atomic_set(&soc->cmn_init_done, 1);
  2132. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2133. return 0;
  2134. fail1:
  2135. /*
  2136. * Cleanup will be done as part of soc_detach, which will
  2137. * be called on pdev attach failure
  2138. */
  2139. return QDF_STATUS_E_FAILURE;
  2140. }
  2141. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2142. static void dp_lro_hash_setup(struct dp_soc *soc)
  2143. {
  2144. struct cdp_lro_hash_config lro_hash;
  2145. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2146. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2147. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2148. FL("LRO disabled RX hash disabled"));
  2149. return;
  2150. }
  2151. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2152. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2153. lro_hash.lro_enable = 1;
  2154. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2155. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2156. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2157. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2158. }
  2159. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2160. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2161. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2162. LRO_IPV4_SEED_ARR_SZ));
  2163. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2164. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2165. LRO_IPV6_SEED_ARR_SZ));
  2166. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2167. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2168. lro_hash.lro_enable, lro_hash.tcp_flag,
  2169. lro_hash.tcp_flag_mask);
  2170. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2171. QDF_TRACE_LEVEL_ERROR,
  2172. (void *)lro_hash.toeplitz_hash_ipv4,
  2173. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2174. LRO_IPV4_SEED_ARR_SZ));
  2175. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2176. QDF_TRACE_LEVEL_ERROR,
  2177. (void *)lro_hash.toeplitz_hash_ipv6,
  2178. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2179. LRO_IPV6_SEED_ARR_SZ));
  2180. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2181. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2182. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2183. (soc->ctrl_psoc, &lro_hash);
  2184. }
  2185. /*
  2186. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2187. * @soc: data path SoC handle
  2188. * @pdev: Physical device handle
  2189. *
  2190. * Return: 0 - success, > 0 - failure
  2191. */
  2192. #ifdef QCA_HOST2FW_RXBUF_RING
  2193. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2194. struct dp_pdev *pdev)
  2195. {
  2196. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2197. int max_mac_rings;
  2198. int i;
  2199. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2200. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2201. for (i = 0; i < max_mac_rings; i++) {
  2202. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2203. "%s: pdev_id %d mac_id %d\n",
  2204. __func__, pdev->pdev_id, i);
  2205. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2206. RXDMA_BUF, 1, i,
  2207. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2208. QDF_TRACE(QDF_MODULE_ID_DP,
  2209. QDF_TRACE_LEVEL_ERROR,
  2210. FL("failed rx mac ring setup"));
  2211. return QDF_STATUS_E_FAILURE;
  2212. }
  2213. }
  2214. return QDF_STATUS_SUCCESS;
  2215. }
  2216. #else
  2217. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2218. struct dp_pdev *pdev)
  2219. {
  2220. return QDF_STATUS_SUCCESS;
  2221. }
  2222. #endif
  2223. /**
  2224. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2225. * @pdev - DP_PDEV handle
  2226. *
  2227. * Return: void
  2228. */
  2229. static inline void
  2230. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2231. {
  2232. uint8_t map_id;
  2233. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2234. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  2235. sizeof(default_dscp_tid_map));
  2236. }
  2237. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  2238. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  2239. pdev->dscp_tid_map[map_id],
  2240. map_id);
  2241. }
  2242. }
  2243. #ifdef QCA_SUPPORT_SON
  2244. /**
  2245. * dp_mark_peer_inact(): Update peer inactivity status
  2246. * @peer_handle - datapath peer handle
  2247. *
  2248. * Return: void
  2249. */
  2250. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  2251. {
  2252. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2253. struct dp_pdev *pdev;
  2254. struct dp_soc *soc;
  2255. bool inactive_old;
  2256. if (!peer)
  2257. return;
  2258. pdev = peer->vdev->pdev;
  2259. soc = pdev->soc;
  2260. inactive_old = peer->peer_bs_inact_flag == 1;
  2261. if (!inactive)
  2262. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2263. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  2264. if (inactive_old != inactive) {
  2265. /**
  2266. * Note: a node lookup can happen in RX datapath context
  2267. * when a node changes from inactive to active (at most once
  2268. * per inactivity timeout threshold)
  2269. */
  2270. if (soc->cdp_soc.ol_ops->record_act_change) {
  2271. soc->cdp_soc.ol_ops->record_act_change(
  2272. (void *)pdev->ctrl_pdev,
  2273. peer->mac_addr.raw, !inactive);
  2274. }
  2275. }
  2276. }
  2277. /**
  2278. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  2279. *
  2280. * Periodically checks the inactivity status
  2281. */
  2282. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2283. {
  2284. struct dp_pdev *pdev;
  2285. struct dp_vdev *vdev;
  2286. struct dp_peer *peer;
  2287. struct dp_soc *soc;
  2288. int i;
  2289. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2290. qdf_spin_lock(&soc->peer_ref_mutex);
  2291. for (i = 0; i < soc->pdev_count; i++) {
  2292. pdev = soc->pdev_list[i];
  2293. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2294. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2295. if (vdev->opmode != wlan_op_mode_ap)
  2296. continue;
  2297. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2298. if (!peer->authorize) {
  2299. /**
  2300. * Inactivity check only interested in
  2301. * connected node
  2302. */
  2303. continue;
  2304. }
  2305. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2306. /**
  2307. * This check ensures we do not wait extra long
  2308. * due to the potential race condition
  2309. */
  2310. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2311. }
  2312. if (peer->peer_bs_inact > 0) {
  2313. /* Do not let it wrap around */
  2314. peer->peer_bs_inact--;
  2315. }
  2316. if (peer->peer_bs_inact == 0)
  2317. dp_mark_peer_inact(peer, true);
  2318. }
  2319. }
  2320. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2321. }
  2322. qdf_spin_unlock(&soc->peer_ref_mutex);
  2323. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2324. soc->pdev_bs_inact_interval * 1000);
  2325. }
  2326. /**
  2327. * dp_free_inact_timer(): free inact timer
  2328. * @timer - inact timer handle
  2329. *
  2330. * Return: bool
  2331. */
  2332. void dp_free_inact_timer(struct dp_soc *soc)
  2333. {
  2334. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2335. }
  2336. #else
  2337. void dp_mark_peer_inact(void *peer, bool inactive)
  2338. {
  2339. return;
  2340. }
  2341. void dp_free_inact_timer(struct dp_soc *soc)
  2342. {
  2343. return;
  2344. }
  2345. #endif
  2346. #ifdef IPA_OFFLOAD
  2347. /**
  2348. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2349. * @soc: data path instance
  2350. * @pdev: core txrx pdev context
  2351. *
  2352. * Return: QDF_STATUS_SUCCESS: success
  2353. * QDF_STATUS_E_RESOURCES: Error return
  2354. */
  2355. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2356. struct dp_pdev *pdev)
  2357. {
  2358. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2359. int entries;
  2360. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2361. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2362. /* Setup second Rx refill buffer ring */
  2363. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2364. IPA_RX_REFILL_BUF_RING_IDX,
  2365. pdev->pdev_id,
  2366. entries)) {
  2367. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2368. FL("dp_srng_setup failed second rx refill ring"));
  2369. return QDF_STATUS_E_FAILURE;
  2370. }
  2371. return QDF_STATUS_SUCCESS;
  2372. }
  2373. /**
  2374. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2375. * @soc: data path instance
  2376. * @pdev: core txrx pdev context
  2377. *
  2378. * Return: void
  2379. */
  2380. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2381. struct dp_pdev *pdev)
  2382. {
  2383. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2384. IPA_RX_REFILL_BUF_RING_IDX);
  2385. }
  2386. #else
  2387. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2388. struct dp_pdev *pdev)
  2389. {
  2390. return QDF_STATUS_SUCCESS;
  2391. }
  2392. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2393. struct dp_pdev *pdev)
  2394. {
  2395. }
  2396. #endif
  2397. #ifndef QCA_WIFI_QCA6390
  2398. static
  2399. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2400. {
  2401. int mac_id = 0;
  2402. int pdev_id = pdev->pdev_id;
  2403. int entries;
  2404. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2405. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2406. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2407. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2408. entries = wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2409. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2410. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2411. entries)) {
  2412. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2413. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2414. return QDF_STATUS_E_NOMEM;
  2415. }
  2416. entries = wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2417. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2418. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2419. entries)) {
  2420. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2421. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2422. return QDF_STATUS_E_NOMEM;
  2423. }
  2424. entries = wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2425. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2426. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2427. entries)) {
  2428. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2429. FL(RNG_ERR "rxdma_mon_status_ring"));
  2430. return QDF_STATUS_E_NOMEM;
  2431. }
  2432. entries = wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2433. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2434. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2435. entries)) {
  2436. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2437. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2438. return QDF_STATUS_E_NOMEM;
  2439. }
  2440. }
  2441. return QDF_STATUS_SUCCESS;
  2442. }
  2443. #else
  2444. static QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2445. {
  2446. return QDF_STATUS_SUCCESS;
  2447. }
  2448. #endif
  2449. /*
  2450. * dp_pdev_attach_wifi3() - attach txrx pdev
  2451. * @ctrl_pdev: Opaque PDEV object
  2452. * @txrx_soc: Datapath SOC handle
  2453. * @htc_handle: HTC handle for host-target interface
  2454. * @qdf_osdev: QDF OS device
  2455. * @pdev_id: PDEV ID
  2456. *
  2457. * Return: DP PDEV handle on success, NULL on failure
  2458. */
  2459. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2460. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2461. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2462. {
  2463. int tx_ring_size;
  2464. int tx_comp_ring_size;
  2465. int reo_dst_ring_size;
  2466. int entries;
  2467. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2468. int nss_cfg;
  2469. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2470. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2471. if (!pdev) {
  2472. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2473. FL("DP PDEV memory allocation failed"));
  2474. goto fail0;
  2475. }
  2476. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2477. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2478. if (!pdev->wlan_cfg_ctx) {
  2479. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2480. FL("pdev cfg_attach failed"));
  2481. qdf_mem_free(pdev);
  2482. goto fail0;
  2483. }
  2484. /*
  2485. * set nss pdev config based on soc config
  2486. */
  2487. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2488. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2489. (nss_cfg & (1 << pdev_id)));
  2490. pdev->soc = soc;
  2491. pdev->ctrl_pdev = ctrl_pdev;
  2492. pdev->pdev_id = pdev_id;
  2493. soc->pdev_list[pdev_id] = pdev;
  2494. soc->pdev_count++;
  2495. TAILQ_INIT(&pdev->vdev_list);
  2496. qdf_spinlock_create(&pdev->vdev_list_lock);
  2497. pdev->vdev_count = 0;
  2498. qdf_spinlock_create(&pdev->tx_mutex);
  2499. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2500. TAILQ_INIT(&pdev->neighbour_peers_list);
  2501. pdev->neighbour_peers_added = false;
  2502. if (dp_soc_cmn_setup(soc)) {
  2503. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2504. FL("dp_soc_cmn_setup failed"));
  2505. goto fail1;
  2506. }
  2507. /* Setup per PDEV TCL rings if configured */
  2508. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2509. tx_ring_size =
  2510. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2511. tx_comp_ring_size =
  2512. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2513. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2514. pdev_id, pdev_id, tx_ring_size)) {
  2515. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2516. FL("dp_srng_setup failed for tcl_data_ring"));
  2517. goto fail1;
  2518. }
  2519. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2520. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2521. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2522. FL("dp_srng_setup failed for tx_comp_ring"));
  2523. goto fail1;
  2524. }
  2525. soc->num_tcl_data_rings++;
  2526. }
  2527. /* Tx specific init */
  2528. if (dp_tx_pdev_attach(pdev)) {
  2529. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2530. FL("dp_tx_pdev_attach failed"));
  2531. goto fail1;
  2532. }
  2533. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2534. /* Setup per PDEV REO rings if configured */
  2535. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2536. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2537. pdev_id, pdev_id, reo_dst_ring_size)) {
  2538. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2539. FL("dp_srng_setup failed for reo_dest_ringn"));
  2540. goto fail1;
  2541. }
  2542. soc->num_reo_dest_rings++;
  2543. }
  2544. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2545. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2546. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2547. FL("dp_srng_setup failed rx refill ring"));
  2548. goto fail1;
  2549. }
  2550. if (dp_rxdma_ring_setup(soc, pdev)) {
  2551. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2552. FL("RXDMA ring config failed"));
  2553. goto fail1;
  2554. }
  2555. if (dp_mon_rings_setup(soc, pdev)) {
  2556. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2557. FL("MONITOR rings setup failed"));
  2558. goto fail1;
  2559. }
  2560. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2561. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2562. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2563. 0, pdev_id,
  2564. entries)) {
  2565. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2566. FL(RNG_ERR "rxdma_err_dst_ring"));
  2567. goto fail1;
  2568. }
  2569. }
  2570. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2571. goto fail1;
  2572. if (dp_ipa_ring_resource_setup(soc, pdev))
  2573. goto fail1;
  2574. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2575. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2576. FL("dp_ipa_uc_attach failed"));
  2577. goto fail1;
  2578. }
  2579. /* Rx specific init */
  2580. if (dp_rx_pdev_attach(pdev)) {
  2581. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2582. FL("dp_rx_pdev_attach failed"));
  2583. goto fail0;
  2584. }
  2585. DP_STATS_INIT(pdev);
  2586. /* Monitor filter init */
  2587. pdev->mon_filter_mode = MON_FILTER_ALL;
  2588. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2589. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2590. pdev->fp_data_filter = FILTER_DATA_ALL;
  2591. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2592. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2593. pdev->mo_data_filter = FILTER_DATA_ALL;
  2594. dp_local_peer_id_pool_init(pdev);
  2595. dp_dscp_tid_map_setup(pdev);
  2596. /* Rx monitor mode specific init */
  2597. if (dp_rx_pdev_mon_attach(pdev)) {
  2598. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2599. "dp_rx_pdev_attach failed\n");
  2600. goto fail1;
  2601. }
  2602. if (dp_wdi_event_attach(pdev)) {
  2603. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2604. "dp_wdi_evet_attach failed\n");
  2605. goto fail1;
  2606. }
  2607. /* set the reo destination during initialization */
  2608. pdev->reo_dest = pdev->pdev_id + 1;
  2609. /*
  2610. * initialize ppdu tlv list
  2611. */
  2612. TAILQ_INIT(&pdev->ppdu_info_list);
  2613. pdev->tlv_count = 0;
  2614. pdev->list_depth = 0;
  2615. return (struct cdp_pdev *)pdev;
  2616. fail1:
  2617. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2618. fail0:
  2619. return NULL;
  2620. }
  2621. /*
  2622. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2623. * @soc: data path SoC handle
  2624. * @pdev: Physical device handle
  2625. *
  2626. * Return: void
  2627. */
  2628. #ifdef QCA_HOST2FW_RXBUF_RING
  2629. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2630. struct dp_pdev *pdev)
  2631. {
  2632. int max_mac_rings =
  2633. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2634. int i;
  2635. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2636. max_mac_rings : MAX_RX_MAC_RINGS;
  2637. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2638. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2639. RXDMA_BUF, 1);
  2640. qdf_timer_free(&soc->mon_reap_timer);
  2641. }
  2642. #else
  2643. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2644. struct dp_pdev *pdev)
  2645. {
  2646. }
  2647. #endif
  2648. /*
  2649. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2650. * @pdev: device object
  2651. *
  2652. * Return: void
  2653. */
  2654. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2655. {
  2656. struct dp_neighbour_peer *peer = NULL;
  2657. struct dp_neighbour_peer *temp_peer = NULL;
  2658. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2659. neighbour_peer_list_elem, temp_peer) {
  2660. /* delete this peer from the list */
  2661. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2662. peer, neighbour_peer_list_elem);
  2663. qdf_mem_free(peer);
  2664. }
  2665. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2666. }
  2667. /**
  2668. * dp_htt_ppdu_stats_detach() - detach stats resources
  2669. * @pdev: Datapath PDEV handle
  2670. *
  2671. * Return: void
  2672. */
  2673. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2674. {
  2675. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2676. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2677. ppdu_info_list_elem, ppdu_info_next) {
  2678. if (!ppdu_info)
  2679. break;
  2680. qdf_assert_always(ppdu_info->nbuf);
  2681. qdf_nbuf_free(ppdu_info->nbuf);
  2682. qdf_mem_free(ppdu_info);
  2683. }
  2684. }
  2685. #ifndef QCA_WIFI_QCA6390
  2686. static
  2687. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2688. int mac_id)
  2689. {
  2690. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2691. RXDMA_MONITOR_BUF, 0);
  2692. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2693. RXDMA_MONITOR_DST, 0);
  2694. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2695. RXDMA_MONITOR_STATUS, 0);
  2696. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2697. RXDMA_MONITOR_DESC, 0);
  2698. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2699. RXDMA_DST, 0);
  2700. }
  2701. #else
  2702. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2703. int mac_id)
  2704. {
  2705. }
  2706. #endif
  2707. /*
  2708. * dp_pdev_detach_wifi3() - detach txrx pdev
  2709. * @txrx_pdev: Datapath PDEV handle
  2710. * @force: Force detach
  2711. *
  2712. */
  2713. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2714. {
  2715. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2716. struct dp_soc *soc = pdev->soc;
  2717. qdf_nbuf_t curr_nbuf, next_nbuf;
  2718. int mac_id;
  2719. dp_wdi_event_detach(pdev);
  2720. dp_tx_pdev_detach(pdev);
  2721. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2722. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2723. TCL_DATA, pdev->pdev_id);
  2724. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2725. WBM2SW_RELEASE, pdev->pdev_id);
  2726. }
  2727. dp_pktlogmod_exit(pdev);
  2728. dp_rx_pdev_detach(pdev);
  2729. dp_rx_pdev_mon_detach(pdev);
  2730. dp_neighbour_peers_detach(pdev);
  2731. qdf_spinlock_destroy(&pdev->tx_mutex);
  2732. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2733. dp_ipa_uc_detach(soc, pdev);
  2734. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2735. /* Cleanup per PDEV REO rings if configured */
  2736. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2737. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2738. REO_DST, pdev->pdev_id);
  2739. }
  2740. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2741. dp_rxdma_ring_cleanup(soc, pdev);
  2742. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2743. dp_mon_ring_deinit(soc, pdev, mac_id);
  2744. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2745. RXDMA_DST, 0);
  2746. }
  2747. curr_nbuf = pdev->invalid_peer_head_msdu;
  2748. while (curr_nbuf) {
  2749. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2750. qdf_nbuf_free(curr_nbuf);
  2751. curr_nbuf = next_nbuf;
  2752. }
  2753. dp_htt_ppdu_stats_detach(pdev);
  2754. soc->pdev_list[pdev->pdev_id] = NULL;
  2755. soc->pdev_count--;
  2756. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2757. qdf_mem_free(pdev->dp_txrx_handle);
  2758. qdf_mem_free(pdev);
  2759. }
  2760. /*
  2761. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2762. * @soc: DP SOC handle
  2763. */
  2764. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2765. {
  2766. struct reo_desc_list_node *desc;
  2767. struct dp_rx_tid *rx_tid;
  2768. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2769. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2770. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2771. rx_tid = &desc->rx_tid;
  2772. qdf_mem_unmap_nbytes_single(soc->osdev,
  2773. rx_tid->hw_qdesc_paddr,
  2774. QDF_DMA_BIDIRECTIONAL,
  2775. rx_tid->hw_qdesc_alloc_size);
  2776. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2777. qdf_mem_free(desc);
  2778. }
  2779. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2780. qdf_list_destroy(&soc->reo_desc_freelist);
  2781. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2782. }
  2783. /*
  2784. * dp_soc_detach_wifi3() - Detach txrx SOC
  2785. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2786. */
  2787. static void dp_soc_detach_wifi3(void *txrx_soc)
  2788. {
  2789. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2790. int i;
  2791. qdf_atomic_set(&soc->cmn_init_done, 0);
  2792. qdf_flush_work(&soc->htt_stats.work);
  2793. qdf_disable_work(&soc->htt_stats.work);
  2794. /* Free pending htt stats messages */
  2795. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2796. dp_free_inact_timer(soc);
  2797. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2798. if (soc->pdev_list[i])
  2799. dp_pdev_detach_wifi3(
  2800. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2801. }
  2802. dp_peer_find_detach(soc);
  2803. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2804. * SW descriptors
  2805. */
  2806. /* Free the ring memories */
  2807. /* Common rings */
  2808. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2809. dp_tx_soc_detach(soc);
  2810. /* Tx data rings */
  2811. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2812. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2813. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2814. TCL_DATA, i);
  2815. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2816. WBM2SW_RELEASE, i);
  2817. }
  2818. }
  2819. /* TCL command and status rings */
  2820. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2821. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2822. /* Rx data rings */
  2823. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2824. soc->num_reo_dest_rings =
  2825. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2826. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2827. /* TODO: Get number of rings and ring sizes
  2828. * from wlan_cfg
  2829. */
  2830. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2831. REO_DST, i);
  2832. }
  2833. }
  2834. /* REO reinjection ring */
  2835. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2836. /* Rx release ring */
  2837. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2838. /* Rx exception ring */
  2839. /* TODO: Better to store ring_type and ring_num in
  2840. * dp_srng during setup
  2841. */
  2842. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2843. /* REO command and status rings */
  2844. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2845. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2846. dp_hw_link_desc_pool_cleanup(soc);
  2847. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2848. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2849. htt_soc_detach(soc->htt_handle);
  2850. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2851. dp_reo_cmdlist_destroy(soc);
  2852. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2853. dp_reo_desc_freelist_destroy(soc);
  2854. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2855. dp_soc_wds_detach(soc);
  2856. qdf_spinlock_destroy(&soc->ast_lock);
  2857. qdf_mem_free(soc);
  2858. }
  2859. #ifndef QCA_WIFI_QCA6390
  2860. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2861. struct dp_pdev *pdev,
  2862. int mac_id,
  2863. int mac_for_pdev)
  2864. {
  2865. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2866. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2867. RXDMA_MONITOR_BUF);
  2868. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2869. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2870. RXDMA_MONITOR_DST);
  2871. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2872. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2873. RXDMA_MONITOR_STATUS);
  2874. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2875. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2876. RXDMA_MONITOR_DESC);
  2877. }
  2878. #else
  2879. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2880. struct dp_pdev *pdev,
  2881. int mac_id,
  2882. int mac_for_pdev)
  2883. {
  2884. }
  2885. #endif
  2886. /*
  2887. * dp_rxdma_ring_config() - configure the RX DMA rings
  2888. *
  2889. * This function is used to configure the MAC rings.
  2890. * On MCL host provides buffers in Host2FW ring
  2891. * FW refills (copies) buffers to the ring and updates
  2892. * ring_idx in register
  2893. *
  2894. * @soc: data path SoC handle
  2895. *
  2896. * Return: void
  2897. */
  2898. #ifdef QCA_HOST2FW_RXBUF_RING
  2899. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2900. {
  2901. int i;
  2902. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2903. struct dp_pdev *pdev = soc->pdev_list[i];
  2904. if (pdev) {
  2905. int mac_id;
  2906. bool dbs_enable = 0;
  2907. int max_mac_rings =
  2908. wlan_cfg_get_num_mac_rings
  2909. (pdev->wlan_cfg_ctx);
  2910. htt_srng_setup(soc->htt_handle, 0,
  2911. pdev->rx_refill_buf_ring.hal_srng,
  2912. RXDMA_BUF);
  2913. if (pdev->rx_refill_buf_ring2.hal_srng)
  2914. htt_srng_setup(soc->htt_handle, 0,
  2915. pdev->rx_refill_buf_ring2.hal_srng,
  2916. RXDMA_BUF);
  2917. if (soc->cdp_soc.ol_ops->
  2918. is_hw_dbs_2x2_capable) {
  2919. dbs_enable = soc->cdp_soc.ol_ops->
  2920. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  2921. }
  2922. if (dbs_enable) {
  2923. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2924. QDF_TRACE_LEVEL_ERROR,
  2925. FL("DBS enabled max_mac_rings %d\n"),
  2926. max_mac_rings);
  2927. } else {
  2928. max_mac_rings = 1;
  2929. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2930. QDF_TRACE_LEVEL_ERROR,
  2931. FL("DBS disabled, max_mac_rings %d\n"),
  2932. max_mac_rings);
  2933. }
  2934. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2935. FL("pdev_id %d max_mac_rings %d\n"),
  2936. pdev->pdev_id, max_mac_rings);
  2937. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  2938. int mac_for_pdev = dp_get_mac_id_for_pdev(
  2939. mac_id, pdev->pdev_id);
  2940. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2941. QDF_TRACE_LEVEL_ERROR,
  2942. FL("mac_id %d\n"), mac_for_pdev);
  2943. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2944. pdev->rx_mac_buf_ring[mac_id]
  2945. .hal_srng,
  2946. RXDMA_BUF);
  2947. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2948. pdev->rxdma_err_dst_ring[mac_id]
  2949. .hal_srng,
  2950. RXDMA_DST);
  2951. /* Configure monitor mode rings */
  2952. dp_mon_htt_srng_setup(soc, pdev, mac_id,
  2953. mac_for_pdev);
  2954. }
  2955. }
  2956. }
  2957. /*
  2958. * Timer to reap rxdma status rings.
  2959. * Needed until we enable ppdu end interrupts
  2960. */
  2961. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  2962. dp_service_mon_rings, (void *)soc,
  2963. QDF_TIMER_TYPE_WAKE_APPS);
  2964. soc->reap_timer_init = 1;
  2965. }
  2966. #else
  2967. /* This is only for WIN */
  2968. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2969. {
  2970. int i;
  2971. int mac_id;
  2972. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2973. struct dp_pdev *pdev = soc->pdev_list[i];
  2974. if (pdev == NULL)
  2975. continue;
  2976. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2977. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  2978. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2979. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2980. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2981. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2982. RXDMA_MONITOR_BUF);
  2983. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2984. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2985. RXDMA_MONITOR_DST);
  2986. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2987. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2988. RXDMA_MONITOR_STATUS);
  2989. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2990. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2991. RXDMA_MONITOR_DESC);
  2992. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2993. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  2994. RXDMA_DST);
  2995. }
  2996. }
  2997. }
  2998. #endif
  2999. /*
  3000. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3001. * @txrx_soc: Datapath SOC handle
  3002. */
  3003. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3004. {
  3005. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3006. htt_soc_attach_target(soc->htt_handle);
  3007. dp_rxdma_ring_config(soc);
  3008. DP_STATS_INIT(soc);
  3009. /* initialize work queue for stats processing */
  3010. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3011. return 0;
  3012. }
  3013. /*
  3014. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3015. * @txrx_soc: Datapath SOC handle
  3016. */
  3017. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3018. {
  3019. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3020. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3021. }
  3022. /*
  3023. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3024. * @txrx_soc: Datapath SOC handle
  3025. * @nss_cfg: nss config
  3026. */
  3027. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3028. {
  3029. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3030. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3031. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3032. /*
  3033. * TODO: masked out based on the per offloaded radio
  3034. */
  3035. if (config == dp_nss_cfg_dbdc) {
  3036. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3037. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3038. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3039. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3040. }
  3041. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3042. FL("nss-wifi<0> nss config is enabled"));
  3043. }
  3044. /*
  3045. * dp_vdev_attach_wifi3() - attach txrx vdev
  3046. * @txrx_pdev: Datapath PDEV handle
  3047. * @vdev_mac_addr: MAC address of the virtual interface
  3048. * @vdev_id: VDEV Id
  3049. * @wlan_op_mode: VDEV operating mode
  3050. *
  3051. * Return: DP VDEV handle on success, NULL on failure
  3052. */
  3053. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3054. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3055. {
  3056. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3057. struct dp_soc *soc = pdev->soc;
  3058. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3059. if (!vdev) {
  3060. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3061. FL("DP VDEV memory allocation failed"));
  3062. goto fail0;
  3063. }
  3064. vdev->pdev = pdev;
  3065. vdev->vdev_id = vdev_id;
  3066. vdev->opmode = op_mode;
  3067. vdev->osdev = soc->osdev;
  3068. vdev->osif_rx = NULL;
  3069. vdev->osif_rsim_rx_decap = NULL;
  3070. vdev->osif_get_key = NULL;
  3071. vdev->osif_rx_mon = NULL;
  3072. vdev->osif_tx_free_ext = NULL;
  3073. vdev->osif_vdev = NULL;
  3074. vdev->delete.pending = 0;
  3075. vdev->safemode = 0;
  3076. vdev->drop_unenc = 1;
  3077. vdev->sec_type = cdp_sec_type_none;
  3078. #ifdef notyet
  3079. vdev->filters_num = 0;
  3080. #endif
  3081. qdf_mem_copy(
  3082. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3083. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3084. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3085. vdev->dscp_tid_map_id = 0;
  3086. vdev->mcast_enhancement_en = 0;
  3087. /* TODO: Initialize default HTT meta data that will be used in
  3088. * TCL descriptors for packets transmitted from this VDEV
  3089. */
  3090. TAILQ_INIT(&vdev->peer_list);
  3091. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3092. /* add this vdev into the pdev's list */
  3093. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3094. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3095. pdev->vdev_count++;
  3096. dp_tx_vdev_attach(vdev);
  3097. if ((soc->intr_mode == DP_INTR_POLL) &&
  3098. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3099. if (pdev->vdev_count == 1)
  3100. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3101. }
  3102. dp_lro_hash_setup(soc);
  3103. /* LRO */
  3104. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3105. wlan_op_mode_sta == vdev->opmode)
  3106. vdev->lro_enable = true;
  3107. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3108. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3109. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3110. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3111. DP_STATS_INIT(vdev);
  3112. if (wlan_op_mode_sta == vdev->opmode)
  3113. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3114. vdev->mac_addr.raw,
  3115. NULL);
  3116. return (struct cdp_vdev *)vdev;
  3117. fail0:
  3118. return NULL;
  3119. }
  3120. /**
  3121. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3122. * @vdev: Datapath VDEV handle
  3123. * @osif_vdev: OSIF vdev handle
  3124. * @ctrl_vdev: UMAC vdev handle
  3125. * @txrx_ops: Tx and Rx operations
  3126. *
  3127. * Return: DP VDEV handle on success, NULL on failure
  3128. */
  3129. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3130. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3131. struct ol_txrx_ops *txrx_ops)
  3132. {
  3133. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3134. vdev->osif_vdev = osif_vdev;
  3135. vdev->ctrl_vdev = ctrl_vdev;
  3136. vdev->osif_rx = txrx_ops->rx.rx;
  3137. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3138. vdev->osif_get_key = txrx_ops->get_key;
  3139. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3140. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3141. #ifdef notyet
  3142. #if ATH_SUPPORT_WAPI
  3143. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3144. #endif
  3145. #endif
  3146. #ifdef UMAC_SUPPORT_PROXY_ARP
  3147. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3148. #endif
  3149. vdev->me_convert = txrx_ops->me_convert;
  3150. /* TODO: Enable the following once Tx code is integrated */
  3151. if (vdev->mesh_vdev)
  3152. txrx_ops->tx.tx = dp_tx_send_mesh;
  3153. else
  3154. txrx_ops->tx.tx = dp_tx_send;
  3155. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3156. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3157. "DP Vdev Register success");
  3158. }
  3159. /**
  3160. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3161. * @vdev: Datapath VDEV handle
  3162. *
  3163. * Return: void
  3164. */
  3165. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3166. {
  3167. struct dp_pdev *pdev = vdev->pdev;
  3168. struct dp_soc *soc = pdev->soc;
  3169. struct dp_peer *peer;
  3170. uint16_t *peer_ids;
  3171. uint8_t i = 0, j = 0;
  3172. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3173. if (!peer_ids) {
  3174. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3175. "DP alloc failure - unable to flush peers");
  3176. return;
  3177. }
  3178. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3179. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3180. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3181. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3182. if (j < soc->max_peers)
  3183. peer_ids[j++] = peer->peer_ids[i];
  3184. }
  3185. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3186. for (i = 0; i < j ; i++)
  3187. dp_rx_peer_unmap_handler(soc, peer_ids[i]);
  3188. qdf_mem_free(peer_ids);
  3189. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3190. FL("Flushed peers for vdev object %pK "), vdev);
  3191. }
  3192. /*
  3193. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3194. * @txrx_vdev: Datapath VDEV handle
  3195. * @callback: Callback OL_IF on completion of detach
  3196. * @cb_context: Callback context
  3197. *
  3198. */
  3199. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3200. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3201. {
  3202. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3203. struct dp_pdev *pdev = vdev->pdev;
  3204. struct dp_soc *soc = pdev->soc;
  3205. struct dp_neighbour_peer *peer = NULL;
  3206. /* preconditions */
  3207. qdf_assert(vdev);
  3208. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3209. /* remove the vdev from its parent pdev's list */
  3210. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3211. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3212. if (wlan_op_mode_sta == vdev->opmode)
  3213. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3214. /*
  3215. * If Target is hung, flush all peers before detaching vdev
  3216. * this will free all references held due to missing
  3217. * unmap commands from Target
  3218. */
  3219. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3220. dp_vdev_flush_peers(vdev);
  3221. /*
  3222. * Use peer_ref_mutex while accessing peer_list, in case
  3223. * a peer is in the process of being removed from the list.
  3224. */
  3225. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3226. /* check that the vdev has no peers allocated */
  3227. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3228. /* debug print - will be removed later */
  3229. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3230. FL("not deleting vdev object %pK (%pM)"
  3231. "until deletion finishes for all its peers"),
  3232. vdev, vdev->mac_addr.raw);
  3233. /* indicate that the vdev needs to be deleted */
  3234. vdev->delete.pending = 1;
  3235. vdev->delete.callback = callback;
  3236. vdev->delete.context = cb_context;
  3237. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3238. return;
  3239. }
  3240. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3241. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3242. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3243. neighbour_peer_list_elem) {
  3244. QDF_ASSERT(peer->vdev != vdev);
  3245. }
  3246. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3247. dp_tx_vdev_detach(vdev);
  3248. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3249. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3250. qdf_mem_free(vdev);
  3251. if (callback)
  3252. callback(cb_context);
  3253. }
  3254. /*
  3255. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3256. * @soc - datapath soc handle
  3257. * @peer - datapath peer handle
  3258. *
  3259. * Delete the AST entries belonging to a peer
  3260. */
  3261. #ifdef FEATURE_AST
  3262. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3263. struct dp_peer *peer)
  3264. {
  3265. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3266. qdf_spin_lock_bh(&soc->ast_lock);
  3267. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3268. dp_peer_del_ast(soc, ast_entry);
  3269. peer->self_ast_entry = NULL;
  3270. TAILQ_INIT(&peer->ast_entry_list);
  3271. qdf_spin_unlock_bh(&soc->ast_lock);
  3272. }
  3273. #else
  3274. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3275. struct dp_peer *peer)
  3276. {
  3277. }
  3278. #endif
  3279. #if ATH_SUPPORT_WRAP
  3280. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3281. uint8_t *peer_mac_addr)
  3282. {
  3283. struct dp_peer *peer;
  3284. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3285. 0, vdev->vdev_id);
  3286. if (!peer)
  3287. return NULL;
  3288. if (peer->bss_peer)
  3289. return peer;
  3290. qdf_atomic_dec(&peer->ref_cnt);
  3291. return NULL;
  3292. }
  3293. #else
  3294. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3295. uint8_t *peer_mac_addr)
  3296. {
  3297. struct dp_peer *peer;
  3298. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3299. 0, vdev->vdev_id);
  3300. if (!peer)
  3301. return NULL;
  3302. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3303. return peer;
  3304. qdf_atomic_dec(&peer->ref_cnt);
  3305. return NULL;
  3306. }
  3307. #endif
  3308. /*
  3309. * dp_peer_create_wifi3() - attach txrx peer
  3310. * @txrx_vdev: Datapath VDEV handle
  3311. * @peer_mac_addr: Peer MAC address
  3312. *
  3313. * Return: DP peeer handle on success, NULL on failure
  3314. */
  3315. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3316. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3317. {
  3318. struct dp_peer *peer;
  3319. int i;
  3320. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3321. struct dp_pdev *pdev;
  3322. struct dp_soc *soc;
  3323. struct dp_ast_entry *ast_entry;
  3324. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3325. /* preconditions */
  3326. qdf_assert(vdev);
  3327. qdf_assert(peer_mac_addr);
  3328. pdev = vdev->pdev;
  3329. soc = pdev->soc;
  3330. /*
  3331. * If a peer entry with given MAC address already exists,
  3332. * reuse the peer and reset the state of peer.
  3333. */
  3334. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3335. if (peer) {
  3336. peer->delete_in_progress = false;
  3337. dp_peer_delete_ast_entries(soc, peer);
  3338. if ((vdev->opmode == wlan_op_mode_sta) &&
  3339. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3340. DP_MAC_ADDR_LEN)) {
  3341. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3342. }
  3343. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3344. /*
  3345. * Control path maintains a node count which is incremented
  3346. * for every new peer create command. Since new peer is not being
  3347. * created and earlier reference is reused here,
  3348. * peer_unref_delete event is sent to control path to
  3349. * increment the count back.
  3350. */
  3351. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3352. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3353. vdev->vdev_id, peer->mac_addr.raw);
  3354. }
  3355. peer->ctrl_peer = ctrl_peer;
  3356. dp_local_peer_id_alloc(pdev, peer);
  3357. DP_STATS_INIT(peer);
  3358. return (void *)peer;
  3359. } else {
  3360. /*
  3361. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3362. * need to remove the AST entry which was earlier added as a WDS
  3363. * entry.
  3364. * If an AST entry exists, but no peer entry exists with a given
  3365. * MAC addresses, we could deduce it as a WDS entry
  3366. */
  3367. ast_entry = dp_peer_ast_hash_find(soc, peer_mac_addr);
  3368. if (ast_entry)
  3369. dp_peer_del_ast(soc, ast_entry);
  3370. }
  3371. #ifdef notyet
  3372. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3373. soc->mempool_ol_ath_peer);
  3374. #else
  3375. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3376. #endif
  3377. if (!peer)
  3378. return NULL; /* failure */
  3379. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3380. TAILQ_INIT(&peer->ast_entry_list);
  3381. /* store provided params */
  3382. peer->vdev = vdev;
  3383. peer->ctrl_peer = ctrl_peer;
  3384. if ((vdev->opmode == wlan_op_mode_sta) &&
  3385. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3386. DP_MAC_ADDR_LEN)) {
  3387. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3388. }
  3389. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3390. qdf_spinlock_create(&peer->peer_info_lock);
  3391. qdf_mem_copy(
  3392. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3393. /* TODO: See of rx_opt_proc is really required */
  3394. peer->rx_opt_proc = soc->rx_opt_proc;
  3395. /* initialize the peer_id */
  3396. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3397. peer->peer_ids[i] = HTT_INVALID_PEER;
  3398. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3399. qdf_atomic_init(&peer->ref_cnt);
  3400. /* keep one reference for attach */
  3401. qdf_atomic_inc(&peer->ref_cnt);
  3402. /* add this peer into the vdev's list */
  3403. if (wlan_op_mode_sta == vdev->opmode)
  3404. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3405. else
  3406. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3407. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3408. /* TODO: See if hash based search is required */
  3409. dp_peer_find_hash_add(soc, peer);
  3410. /* Initialize the peer state */
  3411. peer->state = OL_TXRX_PEER_STATE_DISC;
  3412. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3413. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3414. vdev, peer, peer->mac_addr.raw,
  3415. qdf_atomic_read(&peer->ref_cnt));
  3416. /*
  3417. * For every peer MAp message search and set if bss_peer
  3418. */
  3419. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3420. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3421. "vdev bss_peer!!!!");
  3422. peer->bss_peer = 1;
  3423. vdev->vap_bss_peer = peer;
  3424. }
  3425. for (i = 0; i < DP_MAX_TIDS; i++)
  3426. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3427. dp_local_peer_id_alloc(pdev, peer);
  3428. DP_STATS_INIT(peer);
  3429. return (void *)peer;
  3430. }
  3431. /*
  3432. * dp_peer_setup_wifi3() - initialize the peer
  3433. * @vdev_hdl: virtual device object
  3434. * @peer: Peer object
  3435. *
  3436. * Return: void
  3437. */
  3438. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3439. {
  3440. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3441. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3442. struct dp_pdev *pdev;
  3443. struct dp_soc *soc;
  3444. bool hash_based = 0;
  3445. enum cdp_host_reo_dest_ring reo_dest;
  3446. /* preconditions */
  3447. qdf_assert(vdev);
  3448. qdf_assert(peer);
  3449. pdev = vdev->pdev;
  3450. soc = pdev->soc;
  3451. peer->last_assoc_rcvd = 0;
  3452. peer->last_disassoc_rcvd = 0;
  3453. peer->last_deauth_rcvd = 0;
  3454. /*
  3455. * hash based steering is disabled for Radios which are offloaded
  3456. * to NSS
  3457. */
  3458. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3459. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3460. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3461. FL("hash based steering for pdev: %d is %d\n"),
  3462. pdev->pdev_id, hash_based);
  3463. /*
  3464. * Below line of code will ensure the proper reo_dest ring is chosen
  3465. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3466. */
  3467. reo_dest = pdev->reo_dest;
  3468. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3469. /* TODO: Check the destination ring number to be passed to FW */
  3470. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3471. pdev->ctrl_pdev, peer->mac_addr.raw,
  3472. peer->vdev->vdev_id, hash_based, reo_dest);
  3473. }
  3474. dp_peer_rx_init(pdev, peer);
  3475. return;
  3476. }
  3477. /*
  3478. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3479. * @vdev_handle: virtual device object
  3480. * @htt_pkt_type: type of pkt
  3481. *
  3482. * Return: void
  3483. */
  3484. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3485. enum htt_cmn_pkt_type val)
  3486. {
  3487. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3488. vdev->tx_encap_type = val;
  3489. }
  3490. /*
  3491. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3492. * @vdev_handle: virtual device object
  3493. * @htt_pkt_type: type of pkt
  3494. *
  3495. * Return: void
  3496. */
  3497. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3498. enum htt_cmn_pkt_type val)
  3499. {
  3500. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3501. vdev->rx_decap_type = val;
  3502. }
  3503. /*
  3504. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3505. * @pdev_handle: physical device object
  3506. * @val: reo destination ring index (1 - 4)
  3507. *
  3508. * Return: void
  3509. */
  3510. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3511. enum cdp_host_reo_dest_ring val)
  3512. {
  3513. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3514. if (pdev)
  3515. pdev->reo_dest = val;
  3516. }
  3517. /*
  3518. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3519. * @pdev_handle: physical device object
  3520. *
  3521. * Return: reo destination ring index
  3522. */
  3523. static enum cdp_host_reo_dest_ring
  3524. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3525. {
  3526. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3527. if (pdev)
  3528. return pdev->reo_dest;
  3529. else
  3530. return cdp_host_reo_dest_ring_unknown;
  3531. }
  3532. #ifdef QCA_SUPPORT_SON
  3533. static void dp_son_peer_authorize(struct dp_peer *peer)
  3534. {
  3535. struct dp_soc *soc;
  3536. soc = peer->vdev->pdev->soc;
  3537. peer->peer_bs_inact_flag = 0;
  3538. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3539. return;
  3540. }
  3541. #else
  3542. static void dp_son_peer_authorize(struct dp_peer *peer)
  3543. {
  3544. return;
  3545. }
  3546. #endif
  3547. /*
  3548. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3549. * @pdev_handle: device object
  3550. * @val: value to be set
  3551. *
  3552. * Return: void
  3553. */
  3554. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3555. uint32_t val)
  3556. {
  3557. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3558. /* Enable/Disable smart mesh filtering. This flag will be checked
  3559. * during rx processing to check if packets are from NAC clients.
  3560. */
  3561. pdev->filter_neighbour_peers = val;
  3562. return 0;
  3563. }
  3564. /*
  3565. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3566. * address for smart mesh filtering
  3567. * @vdev_handle: virtual device object
  3568. * @cmd: Add/Del command
  3569. * @macaddr: nac client mac address
  3570. *
  3571. * Return: void
  3572. */
  3573. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3574. uint32_t cmd, uint8_t *macaddr)
  3575. {
  3576. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3577. struct dp_pdev *pdev = vdev->pdev;
  3578. struct dp_neighbour_peer *peer = NULL;
  3579. if (!macaddr)
  3580. goto fail0;
  3581. /* Store address of NAC (neighbour peer) which will be checked
  3582. * against TA of received packets.
  3583. */
  3584. if (cmd == DP_NAC_PARAM_ADD) {
  3585. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3586. sizeof(*peer));
  3587. if (!peer) {
  3588. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3589. FL("DP neighbour peer node memory allocation failed"));
  3590. goto fail0;
  3591. }
  3592. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3593. macaddr, DP_MAC_ADDR_LEN);
  3594. peer->vdev = vdev;
  3595. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3596. /* add this neighbour peer into the list */
  3597. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3598. neighbour_peer_list_elem);
  3599. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3600. /* first neighbour */
  3601. if (!pdev->neighbour_peers_added) {
  3602. if (!pdev->mcopy_mode && !pdev->enhanced_stats_en)
  3603. dp_ppdu_ring_cfg(pdev);
  3604. pdev->neighbour_peers_added = true;
  3605. }
  3606. return 1;
  3607. } else if (cmd == DP_NAC_PARAM_DEL) {
  3608. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3609. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3610. neighbour_peer_list_elem) {
  3611. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3612. macaddr, DP_MAC_ADDR_LEN)) {
  3613. /* delete this peer from the list */
  3614. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3615. peer, neighbour_peer_list_elem);
  3616. qdf_mem_free(peer);
  3617. break;
  3618. }
  3619. }
  3620. /* last neighbour deleted */
  3621. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  3622. pdev->neighbour_peers_added = false;
  3623. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3624. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  3625. !pdev->enhanced_stats_en)
  3626. dp_ppdu_ring_reset(pdev);
  3627. return 1;
  3628. }
  3629. fail0:
  3630. return 0;
  3631. }
  3632. /*
  3633. * dp_get_sec_type() - Get the security type
  3634. * @peer: Datapath peer handle
  3635. * @sec_idx: Security id (mcast, ucast)
  3636. *
  3637. * return sec_type: Security type
  3638. */
  3639. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3640. {
  3641. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3642. return dpeer->security[sec_idx].sec_type;
  3643. }
  3644. /*
  3645. * dp_peer_authorize() - authorize txrx peer
  3646. * @peer_handle: Datapath peer handle
  3647. * @authorize
  3648. *
  3649. */
  3650. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3651. {
  3652. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3653. struct dp_soc *soc;
  3654. if (peer != NULL) {
  3655. soc = peer->vdev->pdev->soc;
  3656. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3657. dp_son_peer_authorize(peer);
  3658. peer->authorize = authorize ? 1 : 0;
  3659. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3660. }
  3661. }
  3662. #ifdef QCA_SUPPORT_SON
  3663. /*
  3664. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3665. * @pdev_handle: Device handle
  3666. * @new_threshold : updated threshold value
  3667. *
  3668. */
  3669. static void
  3670. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3671. u_int16_t new_threshold)
  3672. {
  3673. struct dp_vdev *vdev;
  3674. struct dp_peer *peer;
  3675. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3676. struct dp_soc *soc = pdev->soc;
  3677. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3678. if (old_threshold == new_threshold)
  3679. return;
  3680. soc->pdev_bs_inact_reload = new_threshold;
  3681. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3682. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3683. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3684. if (vdev->opmode != wlan_op_mode_ap)
  3685. continue;
  3686. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3687. if (!peer->authorize)
  3688. continue;
  3689. if (old_threshold - peer->peer_bs_inact >=
  3690. new_threshold) {
  3691. dp_mark_peer_inact((void *)peer, true);
  3692. peer->peer_bs_inact = 0;
  3693. } else {
  3694. peer->peer_bs_inact = new_threshold -
  3695. (old_threshold - peer->peer_bs_inact);
  3696. }
  3697. }
  3698. }
  3699. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3700. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3701. }
  3702. /**
  3703. * dp_txrx_reset_inact_count(): Reset inact count
  3704. * @pdev_handle - device handle
  3705. *
  3706. * Return: void
  3707. */
  3708. static void
  3709. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3710. {
  3711. struct dp_vdev *vdev = NULL;
  3712. struct dp_peer *peer = NULL;
  3713. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3714. struct dp_soc *soc = pdev->soc;
  3715. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3716. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3717. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3718. if (vdev->opmode != wlan_op_mode_ap)
  3719. continue;
  3720. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3721. if (!peer->authorize)
  3722. continue;
  3723. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3724. }
  3725. }
  3726. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3727. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3728. }
  3729. /**
  3730. * dp_set_inact_params(): set inactivity params
  3731. * @pdev_handle - device handle
  3732. * @inact_check_interval - inactivity interval
  3733. * @inact_normal - Inactivity normal
  3734. * @inact_overload - Inactivity overload
  3735. *
  3736. * Return: bool
  3737. */
  3738. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3739. u_int16_t inact_check_interval,
  3740. u_int16_t inact_normal, u_int16_t inact_overload)
  3741. {
  3742. struct dp_soc *soc;
  3743. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3744. if (!pdev)
  3745. return false;
  3746. soc = pdev->soc;
  3747. if (!soc)
  3748. return false;
  3749. soc->pdev_bs_inact_interval = inact_check_interval;
  3750. soc->pdev_bs_inact_normal = inact_normal;
  3751. soc->pdev_bs_inact_overload = inact_overload;
  3752. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3753. soc->pdev_bs_inact_normal);
  3754. return true;
  3755. }
  3756. /**
  3757. * dp_start_inact_timer(): Inactivity timer start
  3758. * @pdev_handle - device handle
  3759. * @enable - Inactivity timer start/stop
  3760. *
  3761. * Return: bool
  3762. */
  3763. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3764. {
  3765. struct dp_soc *soc;
  3766. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3767. if (!pdev)
  3768. return false;
  3769. soc = pdev->soc;
  3770. if (!soc)
  3771. return false;
  3772. if (enable) {
  3773. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3774. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3775. soc->pdev_bs_inact_interval * 1000);
  3776. } else {
  3777. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3778. }
  3779. return true;
  3780. }
  3781. /**
  3782. * dp_set_overload(): Set inactivity overload
  3783. * @pdev_handle - device handle
  3784. * @overload - overload status
  3785. *
  3786. * Return: void
  3787. */
  3788. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3789. {
  3790. struct dp_soc *soc;
  3791. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3792. if (!pdev)
  3793. return;
  3794. soc = pdev->soc;
  3795. if (!soc)
  3796. return;
  3797. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3798. overload ? soc->pdev_bs_inact_overload :
  3799. soc->pdev_bs_inact_normal);
  3800. }
  3801. /**
  3802. * dp_peer_is_inact(): check whether peer is inactive
  3803. * @peer_handle - datapath peer handle
  3804. *
  3805. * Return: bool
  3806. */
  3807. bool dp_peer_is_inact(void *peer_handle)
  3808. {
  3809. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3810. if (!peer)
  3811. return false;
  3812. return peer->peer_bs_inact_flag == 1;
  3813. }
  3814. /**
  3815. * dp_init_inact_timer: initialize the inact timer
  3816. * @soc - SOC handle
  3817. *
  3818. * Return: void
  3819. */
  3820. void dp_init_inact_timer(struct dp_soc *soc)
  3821. {
  3822. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3823. dp_txrx_peer_find_inact_timeout_handler,
  3824. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3825. }
  3826. #else
  3827. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3828. u_int16_t inact_normal, u_int16_t inact_overload)
  3829. {
  3830. return false;
  3831. }
  3832. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3833. {
  3834. return false;
  3835. }
  3836. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3837. {
  3838. return;
  3839. }
  3840. void dp_init_inact_timer(struct dp_soc *soc)
  3841. {
  3842. return;
  3843. }
  3844. bool dp_peer_is_inact(void *peer)
  3845. {
  3846. return false;
  3847. }
  3848. #endif
  3849. /*
  3850. * dp_peer_unref_delete() - unref and delete peer
  3851. * @peer_handle: Datapath peer handle
  3852. *
  3853. */
  3854. void dp_peer_unref_delete(void *peer_handle)
  3855. {
  3856. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3857. struct dp_peer *bss_peer = NULL;
  3858. struct dp_vdev *vdev = peer->vdev;
  3859. struct dp_pdev *pdev = vdev->pdev;
  3860. struct dp_soc *soc = pdev->soc;
  3861. struct dp_peer *tmppeer;
  3862. int found = 0;
  3863. uint16_t peer_id;
  3864. uint16_t vdev_id;
  3865. /*
  3866. * Hold the lock all the way from checking if the peer ref count
  3867. * is zero until the peer references are removed from the hash
  3868. * table and vdev list (if the peer ref count is zero).
  3869. * This protects against a new HL tx operation starting to use the
  3870. * peer object just after this function concludes it's done being used.
  3871. * Furthermore, the lock needs to be held while checking whether the
  3872. * vdev's list of peers is empty, to make sure that list is not modified
  3873. * concurrently with the empty check.
  3874. */
  3875. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3876. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3877. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  3878. peer, qdf_atomic_read(&peer->ref_cnt));
  3879. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  3880. peer_id = peer->peer_ids[0];
  3881. vdev_id = vdev->vdev_id;
  3882. /*
  3883. * Make sure that the reference to the peer in
  3884. * peer object map is removed
  3885. */
  3886. if (peer_id != HTT_INVALID_PEER)
  3887. soc->peer_id_to_obj_map[peer_id] = NULL;
  3888. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3889. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  3890. /* remove the reference to the peer from the hash table */
  3891. dp_peer_find_hash_remove(soc, peer);
  3892. qdf_spin_lock_bh(&soc->ast_lock);
  3893. if (peer->self_ast_entry) {
  3894. dp_peer_del_ast(soc, peer->self_ast_entry);
  3895. peer->self_ast_entry = NULL;
  3896. }
  3897. qdf_spin_unlock_bh(&soc->ast_lock);
  3898. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  3899. if (tmppeer == peer) {
  3900. found = 1;
  3901. break;
  3902. }
  3903. }
  3904. if (found) {
  3905. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  3906. peer_list_elem);
  3907. } else {
  3908. /*Ignoring the remove operation as peer not found*/
  3909. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3910. "peer %pK not found in vdev (%pK)->peer_list:%pK",
  3911. peer, vdev, &peer->vdev->peer_list);
  3912. }
  3913. /* cleanup the peer data */
  3914. dp_peer_cleanup(vdev, peer);
  3915. /* check whether the parent vdev has no peers left */
  3916. if (TAILQ_EMPTY(&vdev->peer_list)) {
  3917. /*
  3918. * Now that there are no references to the peer, we can
  3919. * release the peer reference lock.
  3920. */
  3921. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3922. /*
  3923. * Check if the parent vdev was waiting for its peers
  3924. * to be deleted, in order for it to be deleted too.
  3925. */
  3926. if (vdev->delete.pending) {
  3927. ol_txrx_vdev_delete_cb vdev_delete_cb =
  3928. vdev->delete.callback;
  3929. void *vdev_delete_context =
  3930. vdev->delete.context;
  3931. QDF_TRACE(QDF_MODULE_ID_DP,
  3932. QDF_TRACE_LEVEL_INFO_HIGH,
  3933. FL("deleting vdev object %pK (%pM)"
  3934. " - its last peer is done"),
  3935. vdev, vdev->mac_addr.raw);
  3936. /* all peers are gone, go ahead and delete it */
  3937. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  3938. FLOW_TYPE_VDEV,
  3939. vdev_id);
  3940. dp_tx_vdev_detach(vdev);
  3941. QDF_TRACE(QDF_MODULE_ID_DP,
  3942. QDF_TRACE_LEVEL_INFO_HIGH,
  3943. FL("deleting vdev object %pK (%pM)"),
  3944. vdev, vdev->mac_addr.raw);
  3945. qdf_mem_free(vdev);
  3946. vdev = NULL;
  3947. if (vdev_delete_cb)
  3948. vdev_delete_cb(vdev_delete_context);
  3949. }
  3950. } else {
  3951. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3952. }
  3953. if (vdev) {
  3954. if (vdev->vap_bss_peer == peer) {
  3955. vdev->vap_bss_peer = NULL;
  3956. }
  3957. }
  3958. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3959. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3960. vdev_id, peer->mac_addr.raw);
  3961. }
  3962. if (!vdev || !vdev->vap_bss_peer) {
  3963. goto free_peer;
  3964. }
  3965. #ifdef notyet
  3966. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  3967. #else
  3968. bss_peer = vdev->vap_bss_peer;
  3969. DP_UPDATE_STATS(bss_peer, peer);
  3970. free_peer:
  3971. qdf_mem_free(peer);
  3972. #endif
  3973. } else {
  3974. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3975. }
  3976. }
  3977. /*
  3978. * dp_peer_detach_wifi3() – Detach txrx peer
  3979. * @peer_handle: Datapath peer handle
  3980. * @bitmap: bitmap indicating special handling of request.
  3981. *
  3982. */
  3983. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  3984. {
  3985. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3986. /* redirect the peer's rx delivery function to point to a
  3987. * discard func
  3988. */
  3989. peer->rx_opt_proc = dp_rx_discard;
  3990. peer->ctrl_peer = NULL;
  3991. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3992. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  3993. dp_local_peer_id_free(peer->vdev->pdev, peer);
  3994. qdf_spinlock_destroy(&peer->peer_info_lock);
  3995. /*
  3996. * Remove the reference added during peer_attach.
  3997. * The peer will still be left allocated until the
  3998. * PEER_UNMAP message arrives to remove the other
  3999. * reference, added by the PEER_MAP message.
  4000. */
  4001. dp_peer_unref_delete(peer_handle);
  4002. }
  4003. /*
  4004. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4005. * @peer_handle: Datapath peer handle
  4006. *
  4007. */
  4008. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4009. {
  4010. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4011. return vdev->mac_addr.raw;
  4012. }
  4013. /*
  4014. * dp_vdev_set_wds() - Enable per packet stats
  4015. * @vdev_handle: DP VDEV handle
  4016. * @val: value
  4017. *
  4018. * Return: none
  4019. */
  4020. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4021. {
  4022. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4023. vdev->wds_enabled = val;
  4024. return 0;
  4025. }
  4026. /*
  4027. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4028. * @peer_handle: Datapath peer handle
  4029. *
  4030. */
  4031. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4032. uint8_t vdev_id)
  4033. {
  4034. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4035. struct dp_vdev *vdev = NULL;
  4036. if (qdf_unlikely(!pdev))
  4037. return NULL;
  4038. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4039. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4040. if (vdev->vdev_id == vdev_id)
  4041. break;
  4042. }
  4043. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4044. return (struct cdp_vdev *)vdev;
  4045. }
  4046. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4047. {
  4048. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4049. return vdev->opmode;
  4050. }
  4051. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4052. {
  4053. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4054. struct dp_pdev *pdev = vdev->pdev;
  4055. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4056. }
  4057. /**
  4058. * dp_reset_monitor_mode() - Disable monitor mode
  4059. * @pdev_handle: Datapath PDEV handle
  4060. *
  4061. * Return: 0 on success, not 0 on failure
  4062. */
  4063. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4064. {
  4065. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4066. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4067. struct dp_soc *soc = pdev->soc;
  4068. uint8_t pdev_id;
  4069. int mac_id;
  4070. pdev_id = pdev->pdev_id;
  4071. soc = pdev->soc;
  4072. qdf_spin_lock_bh(&pdev->mon_lock);
  4073. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4074. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4075. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4076. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4077. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4078. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4079. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4080. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4081. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4082. }
  4083. pdev->monitor_vdev = NULL;
  4084. qdf_spin_unlock_bh(&pdev->mon_lock);
  4085. return 0;
  4086. }
  4087. /**
  4088. * dp_set_nac() - set peer_nac
  4089. * @peer_handle: Datapath PEER handle
  4090. *
  4091. * Return: void
  4092. */
  4093. static void dp_set_nac(struct cdp_peer *peer_handle)
  4094. {
  4095. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4096. peer->nac = 1;
  4097. }
  4098. /**
  4099. * dp_get_tx_pending() - read pending tx
  4100. * @pdev_handle: Datapath PDEV handle
  4101. *
  4102. * Return: outstanding tx
  4103. */
  4104. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4105. {
  4106. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4107. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4108. }
  4109. /**
  4110. * dp_get_peer_mac_from_peer_id() - get peer mac
  4111. * @pdev_handle: Datapath PDEV handle
  4112. * @peer_id: Peer ID
  4113. * @peer_mac: MAC addr of PEER
  4114. *
  4115. * Return: void
  4116. */
  4117. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4118. uint32_t peer_id, uint8_t *peer_mac)
  4119. {
  4120. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4121. struct dp_peer *peer;
  4122. if (pdev && peer_mac) {
  4123. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4124. if (peer && peer->mac_addr.raw) {
  4125. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4126. DP_MAC_ADDR_LEN);
  4127. }
  4128. }
  4129. }
  4130. /**
  4131. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4132. * @vdev_handle: Datapath VDEV handle
  4133. * @smart_monitor: Flag to denote if its smart monitor mode
  4134. *
  4135. * Return: 0 on success, not 0 on failure
  4136. */
  4137. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4138. uint8_t smart_monitor)
  4139. {
  4140. /* Many monitor VAPs can exists in a system but only one can be up at
  4141. * anytime
  4142. */
  4143. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4144. struct dp_pdev *pdev;
  4145. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4146. struct dp_soc *soc;
  4147. uint8_t pdev_id;
  4148. int mac_id;
  4149. qdf_assert(vdev);
  4150. pdev = vdev->pdev;
  4151. pdev_id = pdev->pdev_id;
  4152. soc = pdev->soc;
  4153. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4154. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  4155. pdev, pdev_id, soc, vdev);
  4156. /*Check if current pdev's monitor_vdev exists */
  4157. if (pdev->monitor_vdev) {
  4158. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4159. "vdev=%pK\n", vdev);
  4160. qdf_assert(vdev);
  4161. }
  4162. pdev->monitor_vdev = vdev;
  4163. /* If smart monitor mode, do not configure monitor ring */
  4164. if (smart_monitor)
  4165. return QDF_STATUS_SUCCESS;
  4166. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4167. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  4168. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4169. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4170. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4171. pdev->mo_data_filter);
  4172. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4173. htt_tlv_filter.mpdu_start = 1;
  4174. htt_tlv_filter.msdu_start = 1;
  4175. htt_tlv_filter.packet = 1;
  4176. htt_tlv_filter.msdu_end = 1;
  4177. htt_tlv_filter.mpdu_end = 1;
  4178. htt_tlv_filter.packet_header = 1;
  4179. htt_tlv_filter.attention = 1;
  4180. htt_tlv_filter.ppdu_start = 0;
  4181. htt_tlv_filter.ppdu_end = 0;
  4182. htt_tlv_filter.ppdu_end_user_stats = 0;
  4183. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4184. htt_tlv_filter.ppdu_end_status_done = 0;
  4185. htt_tlv_filter.header_per_msdu = 1;
  4186. htt_tlv_filter.enable_fp =
  4187. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4188. htt_tlv_filter.enable_md = 0;
  4189. htt_tlv_filter.enable_mo =
  4190. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4191. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4192. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4193. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4194. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4195. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4196. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4197. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4198. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4199. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4200. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4201. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4202. }
  4203. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4204. htt_tlv_filter.mpdu_start = 1;
  4205. htt_tlv_filter.msdu_start = 0;
  4206. htt_tlv_filter.packet = 0;
  4207. htt_tlv_filter.msdu_end = 0;
  4208. htt_tlv_filter.mpdu_end = 0;
  4209. htt_tlv_filter.attention = 0;
  4210. htt_tlv_filter.ppdu_start = 1;
  4211. htt_tlv_filter.ppdu_end = 1;
  4212. htt_tlv_filter.ppdu_end_user_stats = 1;
  4213. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4214. htt_tlv_filter.ppdu_end_status_done = 1;
  4215. htt_tlv_filter.enable_fp = 1;
  4216. htt_tlv_filter.enable_md = 0;
  4217. htt_tlv_filter.enable_mo = 1;
  4218. if (pdev->mcopy_mode) {
  4219. htt_tlv_filter.packet_header = 1;
  4220. }
  4221. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4222. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4223. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4224. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4225. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4226. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4227. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4228. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4229. pdev->pdev_id);
  4230. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4231. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4232. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4233. }
  4234. return QDF_STATUS_SUCCESS;
  4235. }
  4236. /**
  4237. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4238. * @pdev_handle: Datapath PDEV handle
  4239. * @filter_val: Flag to select Filter for monitor mode
  4240. * Return: 0 on success, not 0 on failure
  4241. */
  4242. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4243. struct cdp_monitor_filter *filter_val)
  4244. {
  4245. /* Many monitor VAPs can exists in a system but only one can be up at
  4246. * anytime
  4247. */
  4248. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4249. struct dp_vdev *vdev = pdev->monitor_vdev;
  4250. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4251. struct dp_soc *soc;
  4252. uint8_t pdev_id;
  4253. int mac_id;
  4254. pdev_id = pdev->pdev_id;
  4255. soc = pdev->soc;
  4256. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4257. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  4258. pdev, pdev_id, soc, vdev);
  4259. /*Check if current pdev's monitor_vdev exists */
  4260. if (!pdev->monitor_vdev) {
  4261. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4262. "vdev=%pK\n", vdev);
  4263. qdf_assert(vdev);
  4264. }
  4265. /* update filter mode, type in pdev structure */
  4266. pdev->mon_filter_mode = filter_val->mode;
  4267. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4268. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4269. pdev->fp_data_filter = filter_val->fp_data;
  4270. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4271. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4272. pdev->mo_data_filter = filter_val->mo_data;
  4273. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4274. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  4275. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4276. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4277. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4278. pdev->mo_data_filter);
  4279. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4280. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4281. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4282. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4283. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4284. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4285. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4286. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4287. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4288. }
  4289. htt_tlv_filter.mpdu_start = 1;
  4290. htt_tlv_filter.msdu_start = 1;
  4291. htt_tlv_filter.packet = 1;
  4292. htt_tlv_filter.msdu_end = 1;
  4293. htt_tlv_filter.mpdu_end = 1;
  4294. htt_tlv_filter.packet_header = 1;
  4295. htt_tlv_filter.attention = 1;
  4296. htt_tlv_filter.ppdu_start = 0;
  4297. htt_tlv_filter.ppdu_end = 0;
  4298. htt_tlv_filter.ppdu_end_user_stats = 0;
  4299. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4300. htt_tlv_filter.ppdu_end_status_done = 0;
  4301. htt_tlv_filter.header_per_msdu = 1;
  4302. htt_tlv_filter.enable_fp =
  4303. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4304. htt_tlv_filter.enable_md = 0;
  4305. htt_tlv_filter.enable_mo =
  4306. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4307. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4308. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4309. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4310. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4311. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4312. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4313. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4314. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4315. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4316. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4317. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4318. }
  4319. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4320. htt_tlv_filter.mpdu_start = 1;
  4321. htt_tlv_filter.msdu_start = 0;
  4322. htt_tlv_filter.packet = 0;
  4323. htt_tlv_filter.msdu_end = 0;
  4324. htt_tlv_filter.mpdu_end = 0;
  4325. htt_tlv_filter.attention = 0;
  4326. htt_tlv_filter.ppdu_start = 1;
  4327. htt_tlv_filter.ppdu_end = 1;
  4328. htt_tlv_filter.ppdu_end_user_stats = 1;
  4329. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4330. htt_tlv_filter.ppdu_end_status_done = 1;
  4331. htt_tlv_filter.enable_fp = 1;
  4332. htt_tlv_filter.enable_md = 0;
  4333. htt_tlv_filter.enable_mo = 1;
  4334. if (pdev->mcopy_mode) {
  4335. htt_tlv_filter.packet_header = 1;
  4336. }
  4337. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4338. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4339. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4340. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4341. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4342. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4343. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4344. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4345. pdev->pdev_id);
  4346. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4347. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4348. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4349. }
  4350. return QDF_STATUS_SUCCESS;
  4351. }
  4352. /**
  4353. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4354. * @pdev_handle: Datapath PDEV handle
  4355. *
  4356. * Return: pdev_id
  4357. */
  4358. static
  4359. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4360. {
  4361. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4362. return pdev->pdev_id;
  4363. }
  4364. /**
  4365. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4366. * @vdev_handle: Datapath VDEV handle
  4367. * Return: true on ucast filter flag set
  4368. */
  4369. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4370. {
  4371. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4372. struct dp_pdev *pdev;
  4373. pdev = vdev->pdev;
  4374. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4375. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4376. return true;
  4377. return false;
  4378. }
  4379. /**
  4380. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4381. * @vdev_handle: Datapath VDEV handle
  4382. * Return: true on mcast filter flag set
  4383. */
  4384. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4385. {
  4386. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4387. struct dp_pdev *pdev;
  4388. pdev = vdev->pdev;
  4389. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4390. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4391. return true;
  4392. return false;
  4393. }
  4394. /**
  4395. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4396. * @vdev_handle: Datapath VDEV handle
  4397. * Return: true on non data filter flag set
  4398. */
  4399. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4400. {
  4401. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4402. struct dp_pdev *pdev;
  4403. pdev = vdev->pdev;
  4404. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4405. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4406. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4407. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4408. return true;
  4409. }
  4410. }
  4411. return false;
  4412. }
  4413. #ifdef MESH_MODE_SUPPORT
  4414. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4415. {
  4416. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4417. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4418. FL("val %d"), val);
  4419. vdev->mesh_vdev = val;
  4420. }
  4421. /*
  4422. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4423. * @vdev_hdl: virtual device object
  4424. * @val: value to be set
  4425. *
  4426. * Return: void
  4427. */
  4428. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4429. {
  4430. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4431. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4432. FL("val %d"), val);
  4433. vdev->mesh_rx_filter = val;
  4434. }
  4435. #endif
  4436. /*
  4437. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4438. * Current scope is bar received count
  4439. *
  4440. * @pdev_handle: DP_PDEV handle
  4441. *
  4442. * Return: void
  4443. */
  4444. #define STATS_PROC_TIMEOUT (HZ/1000)
  4445. static void
  4446. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4447. {
  4448. struct dp_vdev *vdev;
  4449. struct dp_peer *peer;
  4450. uint32_t waitcnt;
  4451. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4452. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4453. if (!peer) {
  4454. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4455. FL("DP Invalid Peer refernce"));
  4456. return;
  4457. }
  4458. if (peer->delete_in_progress) {
  4459. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4460. FL("DP Peer deletion in progress"));
  4461. continue;
  4462. }
  4463. qdf_atomic_inc(&peer->ref_cnt);
  4464. waitcnt = 0;
  4465. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4466. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4467. && waitcnt < 10) {
  4468. schedule_timeout_interruptible(
  4469. STATS_PROC_TIMEOUT);
  4470. waitcnt++;
  4471. }
  4472. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4473. dp_peer_unref_delete(peer);
  4474. }
  4475. }
  4476. }
  4477. /**
  4478. * dp_rx_bar_stats_cb(): BAR received stats callback
  4479. * @soc: SOC handle
  4480. * @cb_ctxt: Call back context
  4481. * @reo_status: Reo status
  4482. *
  4483. * return: void
  4484. */
  4485. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4486. union hal_reo_status *reo_status)
  4487. {
  4488. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4489. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4490. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4491. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4492. queue_status->header.status);
  4493. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4494. return;
  4495. }
  4496. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4497. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4498. }
  4499. /**
  4500. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4501. * @vdev: DP VDEV handle
  4502. *
  4503. * return: void
  4504. */
  4505. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  4506. {
  4507. struct dp_peer *peer = NULL;
  4508. struct dp_soc *soc = vdev->pdev->soc;
  4509. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  4510. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  4511. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4512. DP_UPDATE_STATS(vdev, peer);
  4513. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4514. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  4515. &vdev->stats, (uint16_t) vdev->vdev_id,
  4516. UPDATE_VDEV_STATS);
  4517. }
  4518. /**
  4519. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4520. * @pdev: DP PDEV handle
  4521. *
  4522. * return: void
  4523. */
  4524. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4525. {
  4526. struct dp_vdev *vdev = NULL;
  4527. struct dp_soc *soc = pdev->soc;
  4528. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4529. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4530. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4531. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4532. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4533. dp_aggregate_vdev_stats(vdev);
  4534. DP_UPDATE_STATS(pdev, vdev);
  4535. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4536. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4537. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4538. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4539. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4540. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4541. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4542. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4543. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4544. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4545. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4546. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4547. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4548. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4549. DP_STATS_AGGR(pdev, vdev,
  4550. tx_i.mcast_en.dropped_map_error);
  4551. DP_STATS_AGGR(pdev, vdev,
  4552. tx_i.mcast_en.dropped_self_mac);
  4553. DP_STATS_AGGR(pdev, vdev,
  4554. tx_i.mcast_en.dropped_send_fail);
  4555. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4556. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4557. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4558. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4559. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4560. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4561. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4562. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4563. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4564. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4565. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4566. pdev->stats.tx_i.dropped.dma_error +
  4567. pdev->stats.tx_i.dropped.ring_full +
  4568. pdev->stats.tx_i.dropped.enqueue_fail +
  4569. pdev->stats.tx_i.dropped.desc_na.num +
  4570. pdev->stats.tx_i.dropped.res_full;
  4571. pdev->stats.tx.last_ack_rssi =
  4572. vdev->stats.tx.last_ack_rssi;
  4573. pdev->stats.tx_i.tso.num_seg =
  4574. vdev->stats.tx_i.tso.num_seg;
  4575. }
  4576. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4577. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4578. soc->cdp_soc.ol_ops->update_dp_stats(pdev->ctrl_pdev,
  4579. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  4580. }
  4581. /**
  4582. * dp_vdev_getstats() - get vdev packet level stats
  4583. * @vdev_handle: Datapath VDEV handle
  4584. * @stats: cdp network device stats structure
  4585. *
  4586. * Return: void
  4587. */
  4588. static void dp_vdev_getstats(void *vdev_handle,
  4589. struct cdp_dev_stats *stats)
  4590. {
  4591. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4592. dp_aggregate_vdev_stats(vdev);
  4593. }
  4594. /**
  4595. * dp_pdev_getstats() - get pdev packet level stats
  4596. * @pdev_handle: Datapath PDEV handle
  4597. * @stats: cdp network device stats structure
  4598. *
  4599. * Return: void
  4600. */
  4601. static void dp_pdev_getstats(void *pdev_handle,
  4602. struct cdp_dev_stats *stats)
  4603. {
  4604. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4605. dp_aggregate_pdev_stats(pdev);
  4606. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4607. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4608. stats->tx_errors = pdev->stats.tx.tx_failed +
  4609. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4610. stats->tx_dropped = stats->tx_errors;
  4611. stats->rx_packets = pdev->stats.rx.unicast.num +
  4612. pdev->stats.rx.multicast.num +
  4613. pdev->stats.rx.bcast.num;
  4614. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4615. pdev->stats.rx.multicast.bytes +
  4616. pdev->stats.rx.bcast.bytes;
  4617. }
  4618. /**
  4619. * dp_get_device_stats() - get interface level packet stats
  4620. * @handle: device handle
  4621. * @stats: cdp network device stats structure
  4622. * @type: device type pdev/vdev
  4623. *
  4624. * Return: void
  4625. */
  4626. static void dp_get_device_stats(void *handle,
  4627. struct cdp_dev_stats *stats, uint8_t type)
  4628. {
  4629. switch (type) {
  4630. case UPDATE_VDEV_STATS:
  4631. dp_vdev_getstats(handle, stats);
  4632. break;
  4633. case UPDATE_PDEV_STATS:
  4634. dp_pdev_getstats(handle, stats);
  4635. break;
  4636. default:
  4637. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4638. "apstats cannot be updated for this input "
  4639. "type %d\n", type);
  4640. break;
  4641. }
  4642. }
  4643. /**
  4644. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4645. * @pdev: DP_PDEV Handle
  4646. *
  4647. * Return:void
  4648. */
  4649. static inline void
  4650. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4651. {
  4652. uint8_t index = 0;
  4653. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4654. DP_PRINT_STATS("Received From Stack:");
  4655. DP_PRINT_STATS(" Packets = %d",
  4656. pdev->stats.tx_i.rcvd.num);
  4657. DP_PRINT_STATS(" Bytes = %llu",
  4658. pdev->stats.tx_i.rcvd.bytes);
  4659. DP_PRINT_STATS("Processed:");
  4660. DP_PRINT_STATS(" Packets = %d",
  4661. pdev->stats.tx_i.processed.num);
  4662. DP_PRINT_STATS(" Bytes = %llu",
  4663. pdev->stats.tx_i.processed.bytes);
  4664. DP_PRINT_STATS("Total Completions:");
  4665. DP_PRINT_STATS(" Packets = %u",
  4666. pdev->stats.tx.comp_pkt.num);
  4667. DP_PRINT_STATS(" Bytes = %llu",
  4668. pdev->stats.tx.comp_pkt.bytes);
  4669. DP_PRINT_STATS("Successful Completions:");
  4670. DP_PRINT_STATS(" Packets = %u",
  4671. pdev->stats.tx.tx_success.num);
  4672. DP_PRINT_STATS(" Bytes = %llu",
  4673. pdev->stats.tx.tx_success.bytes);
  4674. DP_PRINT_STATS("Dropped:");
  4675. DP_PRINT_STATS(" Total = %d",
  4676. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4677. DP_PRINT_STATS(" Dma_map_error = %d",
  4678. pdev->stats.tx_i.dropped.dma_error);
  4679. DP_PRINT_STATS(" Ring Full = %d",
  4680. pdev->stats.tx_i.dropped.ring_full);
  4681. DP_PRINT_STATS(" Descriptor Not available = %d",
  4682. pdev->stats.tx_i.dropped.desc_na.num);
  4683. DP_PRINT_STATS(" HW enqueue failed= %d",
  4684. pdev->stats.tx_i.dropped.enqueue_fail);
  4685. DP_PRINT_STATS(" Resources Full = %d",
  4686. pdev->stats.tx_i.dropped.res_full);
  4687. DP_PRINT_STATS(" FW removed = %d",
  4688. pdev->stats.tx.dropped.fw_rem);
  4689. DP_PRINT_STATS(" FW removed transmitted = %d",
  4690. pdev->stats.tx.dropped.fw_rem_tx);
  4691. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4692. pdev->stats.tx.dropped.fw_rem_notx);
  4693. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4694. pdev->stats.tx.dropped.fw_reason1);
  4695. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4696. pdev->stats.tx.dropped.fw_reason2);
  4697. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4698. pdev->stats.tx.dropped.fw_reason3);
  4699. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4700. pdev->stats.tx.dropped.age_out);
  4701. DP_PRINT_STATS(" Multicast:");
  4702. DP_PRINT_STATS(" Packets: %u",
  4703. pdev->stats.tx.mcast.num);
  4704. DP_PRINT_STATS(" Bytes: %llu",
  4705. pdev->stats.tx.mcast.bytes);
  4706. DP_PRINT_STATS("Scatter Gather:");
  4707. DP_PRINT_STATS(" Packets = %d",
  4708. pdev->stats.tx_i.sg.sg_pkt.num);
  4709. DP_PRINT_STATS(" Bytes = %llu",
  4710. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4711. DP_PRINT_STATS(" Dropped By Host = %d",
  4712. pdev->stats.tx_i.sg.dropped_host.num);
  4713. DP_PRINT_STATS(" Dropped By Target = %d",
  4714. pdev->stats.tx_i.sg.dropped_target);
  4715. DP_PRINT_STATS("TSO:");
  4716. DP_PRINT_STATS(" Number of Segments = %d",
  4717. pdev->stats.tx_i.tso.num_seg);
  4718. DP_PRINT_STATS(" Packets = %d",
  4719. pdev->stats.tx_i.tso.tso_pkt.num);
  4720. DP_PRINT_STATS(" Bytes = %llu",
  4721. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4722. DP_PRINT_STATS(" Dropped By Host = %d",
  4723. pdev->stats.tx_i.tso.dropped_host.num);
  4724. DP_PRINT_STATS("Mcast Enhancement:");
  4725. DP_PRINT_STATS(" Packets = %d",
  4726. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4727. DP_PRINT_STATS(" Bytes = %llu",
  4728. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4729. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4730. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4731. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4732. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4733. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4734. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4735. DP_PRINT_STATS(" Unicast sent = %d",
  4736. pdev->stats.tx_i.mcast_en.ucast);
  4737. DP_PRINT_STATS("Raw:");
  4738. DP_PRINT_STATS(" Packets = %d",
  4739. pdev->stats.tx_i.raw.raw_pkt.num);
  4740. DP_PRINT_STATS(" Bytes = %llu",
  4741. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4742. DP_PRINT_STATS(" DMA map error = %d",
  4743. pdev->stats.tx_i.raw.dma_map_error);
  4744. DP_PRINT_STATS("Reinjected:");
  4745. DP_PRINT_STATS(" Packets = %d",
  4746. pdev->stats.tx_i.reinject_pkts.num);
  4747. DP_PRINT_STATS(" Bytes = %llu\n",
  4748. pdev->stats.tx_i.reinject_pkts.bytes);
  4749. DP_PRINT_STATS("Inspected:");
  4750. DP_PRINT_STATS(" Packets = %d",
  4751. pdev->stats.tx_i.inspect_pkts.num);
  4752. DP_PRINT_STATS(" Bytes = %llu",
  4753. pdev->stats.tx_i.inspect_pkts.bytes);
  4754. DP_PRINT_STATS("Nawds Multicast:");
  4755. DP_PRINT_STATS(" Packets = %d",
  4756. pdev->stats.tx_i.nawds_mcast.num);
  4757. DP_PRINT_STATS(" Bytes = %llu",
  4758. pdev->stats.tx_i.nawds_mcast.bytes);
  4759. DP_PRINT_STATS("CCE Classified:");
  4760. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4761. pdev->stats.tx_i.cce_classified);
  4762. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4763. pdev->stats.tx_i.cce_classified_raw);
  4764. DP_PRINT_STATS("Mesh stats:");
  4765. DP_PRINT_STATS(" frames to firmware: %u",
  4766. pdev->stats.tx_i.mesh.exception_fw);
  4767. DP_PRINT_STATS(" completions from fw: %u",
  4768. pdev->stats.tx_i.mesh.completion_fw);
  4769. DP_PRINT_STATS("PPDU stats counter");
  4770. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4771. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4772. pdev->stats.ppdu_stats_counter[index]);
  4773. }
  4774. }
  4775. /**
  4776. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4777. * @pdev: DP_PDEV Handle
  4778. *
  4779. * Return: void
  4780. */
  4781. static inline void
  4782. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4783. {
  4784. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4785. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4786. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4787. pdev->stats.rx.rcvd_reo[0].num,
  4788. pdev->stats.rx.rcvd_reo[1].num,
  4789. pdev->stats.rx.rcvd_reo[2].num,
  4790. pdev->stats.rx.rcvd_reo[3].num);
  4791. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4792. pdev->stats.rx.rcvd_reo[0].bytes,
  4793. pdev->stats.rx.rcvd_reo[1].bytes,
  4794. pdev->stats.rx.rcvd_reo[2].bytes,
  4795. pdev->stats.rx.rcvd_reo[3].bytes);
  4796. DP_PRINT_STATS("Replenished:");
  4797. DP_PRINT_STATS(" Packets = %d",
  4798. pdev->stats.replenish.pkts.num);
  4799. DP_PRINT_STATS(" Bytes = %llu",
  4800. pdev->stats.replenish.pkts.bytes);
  4801. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  4802. pdev->stats.buf_freelist);
  4803. DP_PRINT_STATS(" Low threshold intr = %d",
  4804. pdev->stats.replenish.low_thresh_intrs);
  4805. DP_PRINT_STATS("Dropped:");
  4806. DP_PRINT_STATS(" msdu_not_done = %d",
  4807. pdev->stats.dropped.msdu_not_done);
  4808. DP_PRINT_STATS(" mon_rx_drop = %d",
  4809. pdev->stats.dropped.mon_rx_drop);
  4810. DP_PRINT_STATS("Sent To Stack:");
  4811. DP_PRINT_STATS(" Packets = %d",
  4812. pdev->stats.rx.to_stack.num);
  4813. DP_PRINT_STATS(" Bytes = %llu",
  4814. pdev->stats.rx.to_stack.bytes);
  4815. DP_PRINT_STATS("Multicast/Broadcast:");
  4816. DP_PRINT_STATS(" Packets = %d",
  4817. (pdev->stats.rx.multicast.num +
  4818. pdev->stats.rx.bcast.num));
  4819. DP_PRINT_STATS(" Bytes = %llu",
  4820. (pdev->stats.rx.multicast.bytes +
  4821. pdev->stats.rx.bcast.bytes));
  4822. DP_PRINT_STATS("Errors:");
  4823. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  4824. pdev->stats.replenish.rxdma_err);
  4825. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  4826. pdev->stats.err.desc_alloc_fail);
  4827. DP_PRINT_STATS(" IP checksum error = %d",
  4828. pdev->stats.err.ip_csum_err);
  4829. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  4830. pdev->stats.err.tcp_udp_csum_err);
  4831. /* Get bar_recv_cnt */
  4832. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  4833. DP_PRINT_STATS("BAR Received Count: = %d",
  4834. pdev->stats.rx.bar_recv_cnt);
  4835. }
  4836. /**
  4837. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  4838. * @pdev: DP_PDEV Handle
  4839. *
  4840. * Return: void
  4841. */
  4842. static inline void
  4843. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  4844. {
  4845. struct cdp_pdev_mon_stats *rx_mon_stats;
  4846. rx_mon_stats = &pdev->rx_mon_stats;
  4847. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  4848. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  4849. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  4850. rx_mon_stats->status_ppdu_done);
  4851. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  4852. rx_mon_stats->dest_ppdu_done);
  4853. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  4854. rx_mon_stats->dest_mpdu_done);
  4855. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  4856. rx_mon_stats->dest_mpdu_drop);
  4857. }
  4858. /**
  4859. * dp_print_soc_tx_stats(): Print SOC level stats
  4860. * @soc DP_SOC Handle
  4861. *
  4862. * Return: void
  4863. */
  4864. static inline void
  4865. dp_print_soc_tx_stats(struct dp_soc *soc)
  4866. {
  4867. uint8_t desc_pool_id;
  4868. soc->stats.tx.desc_in_use = 0;
  4869. DP_PRINT_STATS("SOC Tx Stats:\n");
  4870. for (desc_pool_id = 0;
  4871. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  4872. desc_pool_id++)
  4873. soc->stats.tx.desc_in_use +=
  4874. soc->tx_desc[desc_pool_id].num_allocated;
  4875. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  4876. soc->stats.tx.desc_in_use);
  4877. DP_PRINT_STATS("Invalid peer:");
  4878. DP_PRINT_STATS(" Packets = %d",
  4879. soc->stats.tx.tx_invalid_peer.num);
  4880. DP_PRINT_STATS(" Bytes = %llu",
  4881. soc->stats.tx.tx_invalid_peer.bytes);
  4882. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  4883. soc->stats.tx.tcl_ring_full[0],
  4884. soc->stats.tx.tcl_ring_full[1],
  4885. soc->stats.tx.tcl_ring_full[2]);
  4886. }
  4887. /**
  4888. * dp_print_soc_rx_stats: Print SOC level Rx stats
  4889. * @soc: DP_SOC Handle
  4890. *
  4891. * Return:void
  4892. */
  4893. static inline void
  4894. dp_print_soc_rx_stats(struct dp_soc *soc)
  4895. {
  4896. uint32_t i;
  4897. char reo_error[DP_REO_ERR_LENGTH];
  4898. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  4899. uint8_t index = 0;
  4900. DP_PRINT_STATS("SOC Rx Stats:\n");
  4901. DP_PRINT_STATS("Errors:\n");
  4902. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  4903. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  4904. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  4905. DP_PRINT_STATS("Invalid RBM = %d",
  4906. soc->stats.rx.err.invalid_rbm);
  4907. DP_PRINT_STATS("Invalid Vdev = %d",
  4908. soc->stats.rx.err.invalid_vdev);
  4909. DP_PRINT_STATS("Invalid Pdev = %d",
  4910. soc->stats.rx.err.invalid_pdev);
  4911. DP_PRINT_STATS("Invalid Peer = %d",
  4912. soc->stats.rx.err.rx_invalid_peer.num);
  4913. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  4914. soc->stats.rx.err.hal_ring_access_fail);
  4915. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  4916. index += qdf_snprint(&rxdma_error[index],
  4917. DP_RXDMA_ERR_LENGTH - index,
  4918. " %d", soc->stats.rx.err.rxdma_error[i]);
  4919. }
  4920. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  4921. rxdma_error);
  4922. index = 0;
  4923. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  4924. index += qdf_snprint(&reo_error[index],
  4925. DP_REO_ERR_LENGTH - index,
  4926. " %d", soc->stats.rx.err.reo_error[i]);
  4927. }
  4928. DP_PRINT_STATS("REO Error(0-14):%s",
  4929. reo_error);
  4930. }
  4931. /**
  4932. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  4933. * @soc: DP_SOC handle
  4934. * @srng: DP_SRNG handle
  4935. * @ring_name: SRNG name
  4936. *
  4937. * Return: void
  4938. */
  4939. static inline void
  4940. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  4941. char *ring_name)
  4942. {
  4943. uint32_t tailp;
  4944. uint32_t headp;
  4945. if (srng->hal_srng != NULL) {
  4946. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  4947. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  4948. ring_name, headp, tailp);
  4949. }
  4950. }
  4951. /**
  4952. * dp_print_ring_stats(): Print tail and head pointer
  4953. * @pdev: DP_PDEV handle
  4954. *
  4955. * Return:void
  4956. */
  4957. static inline void
  4958. dp_print_ring_stats(struct dp_pdev *pdev)
  4959. {
  4960. uint32_t i;
  4961. char ring_name[STR_MAXLEN + 1];
  4962. int mac_id;
  4963. dp_print_ring_stat_from_hal(pdev->soc,
  4964. &pdev->soc->reo_exception_ring,
  4965. "Reo Exception Ring");
  4966. dp_print_ring_stat_from_hal(pdev->soc,
  4967. &pdev->soc->reo_reinject_ring,
  4968. "Reo Inject Ring");
  4969. dp_print_ring_stat_from_hal(pdev->soc,
  4970. &pdev->soc->reo_cmd_ring,
  4971. "Reo Command Ring");
  4972. dp_print_ring_stat_from_hal(pdev->soc,
  4973. &pdev->soc->reo_status_ring,
  4974. "Reo Status Ring");
  4975. dp_print_ring_stat_from_hal(pdev->soc,
  4976. &pdev->soc->rx_rel_ring,
  4977. "Rx Release ring");
  4978. dp_print_ring_stat_from_hal(pdev->soc,
  4979. &pdev->soc->tcl_cmd_ring,
  4980. "Tcl command Ring");
  4981. dp_print_ring_stat_from_hal(pdev->soc,
  4982. &pdev->soc->tcl_status_ring,
  4983. "Tcl Status Ring");
  4984. dp_print_ring_stat_from_hal(pdev->soc,
  4985. &pdev->soc->wbm_desc_rel_ring,
  4986. "Wbm Desc Rel Ring");
  4987. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4988. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  4989. dp_print_ring_stat_from_hal(pdev->soc,
  4990. &pdev->soc->reo_dest_ring[i],
  4991. ring_name);
  4992. }
  4993. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  4994. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  4995. dp_print_ring_stat_from_hal(pdev->soc,
  4996. &pdev->soc->tcl_data_ring[i],
  4997. ring_name);
  4998. }
  4999. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  5000. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  5001. dp_print_ring_stat_from_hal(pdev->soc,
  5002. &pdev->soc->tx_comp_ring[i],
  5003. ring_name);
  5004. }
  5005. dp_print_ring_stat_from_hal(pdev->soc,
  5006. &pdev->rx_refill_buf_ring,
  5007. "Rx Refill Buf Ring");
  5008. dp_print_ring_stat_from_hal(pdev->soc,
  5009. &pdev->rx_refill_buf_ring2,
  5010. "Second Rx Refill Buf Ring");
  5011. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5012. dp_print_ring_stat_from_hal(pdev->soc,
  5013. &pdev->rxdma_mon_buf_ring[mac_id],
  5014. "Rxdma Mon Buf Ring");
  5015. dp_print_ring_stat_from_hal(pdev->soc,
  5016. &pdev->rxdma_mon_dst_ring[mac_id],
  5017. "Rxdma Mon Dst Ring");
  5018. dp_print_ring_stat_from_hal(pdev->soc,
  5019. &pdev->rxdma_mon_status_ring[mac_id],
  5020. "Rxdma Mon Status Ring");
  5021. dp_print_ring_stat_from_hal(pdev->soc,
  5022. &pdev->rxdma_mon_desc_ring[mac_id],
  5023. "Rxdma mon desc Ring");
  5024. }
  5025. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++) {
  5026. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  5027. dp_print_ring_stat_from_hal(pdev->soc,
  5028. &pdev->rxdma_err_dst_ring[i],
  5029. ring_name);
  5030. }
  5031. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  5032. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  5033. dp_print_ring_stat_from_hal(pdev->soc,
  5034. &pdev->rx_mac_buf_ring[i],
  5035. ring_name);
  5036. }
  5037. }
  5038. /**
  5039. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5040. * @vdev: DP_VDEV handle
  5041. *
  5042. * Return:void
  5043. */
  5044. static inline void
  5045. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5046. {
  5047. struct dp_peer *peer = NULL;
  5048. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  5049. DP_STATS_CLR(vdev->pdev);
  5050. DP_STATS_CLR(vdev->pdev->soc);
  5051. DP_STATS_CLR(vdev);
  5052. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5053. if (!peer)
  5054. return;
  5055. DP_STATS_CLR(peer);
  5056. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  5057. soc->cdp_soc.ol_ops->update_dp_stats(
  5058. vdev->pdev->ctrl_pdev,
  5059. &peer->stats,
  5060. peer->peer_ids[0],
  5061. UPDATE_PEER_STATS);
  5062. }
  5063. }
  5064. if (soc->cdp_soc.ol_ops->update_dp_stats)
  5065. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  5066. &vdev->stats, (uint16_t)vdev->vdev_id,
  5067. UPDATE_VDEV_STATS);
  5068. }
  5069. /**
  5070. * dp_print_rx_rates(): Print Rx rate stats
  5071. * @vdev: DP_VDEV handle
  5072. *
  5073. * Return:void
  5074. */
  5075. static inline void
  5076. dp_print_rx_rates(struct dp_vdev *vdev)
  5077. {
  5078. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5079. uint8_t i, mcs, pkt_type;
  5080. uint8_t index = 0;
  5081. char nss[DP_NSS_LENGTH];
  5082. DP_PRINT_STATS("Rx Rate Info:\n");
  5083. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5084. index = 0;
  5085. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5086. if (!dp_rate_string[pkt_type][mcs].valid)
  5087. continue;
  5088. DP_PRINT_STATS(" %s = %d",
  5089. dp_rate_string[pkt_type][mcs].mcs_type,
  5090. pdev->stats.rx.pkt_type[pkt_type].
  5091. mcs_count[mcs]);
  5092. }
  5093. DP_PRINT_STATS("\n");
  5094. }
  5095. index = 0;
  5096. for (i = 0; i < SS_COUNT; i++) {
  5097. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5098. " %d", pdev->stats.rx.nss[i]);
  5099. }
  5100. DP_PRINT_STATS("NSS(1-8) = %s",
  5101. nss);
  5102. DP_PRINT_STATS("SGI ="
  5103. " 0.8us %d,"
  5104. " 0.4us %d,"
  5105. " 1.6us %d,"
  5106. " 3.2us %d,",
  5107. pdev->stats.rx.sgi_count[0],
  5108. pdev->stats.rx.sgi_count[1],
  5109. pdev->stats.rx.sgi_count[2],
  5110. pdev->stats.rx.sgi_count[3]);
  5111. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5112. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5113. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5114. DP_PRINT_STATS("Reception Type ="
  5115. " SU: %d,"
  5116. " MU_MIMO:%d,"
  5117. " MU_OFDMA:%d,"
  5118. " MU_OFDMA_MIMO:%d\n",
  5119. pdev->stats.rx.reception_type[0],
  5120. pdev->stats.rx.reception_type[1],
  5121. pdev->stats.rx.reception_type[2],
  5122. pdev->stats.rx.reception_type[3]);
  5123. DP_PRINT_STATS("Aggregation:\n");
  5124. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5125. pdev->stats.rx.ampdu_cnt);
  5126. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5127. pdev->stats.rx.non_ampdu_cnt);
  5128. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5129. pdev->stats.rx.amsdu_cnt);
  5130. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5131. pdev->stats.rx.non_amsdu_cnt);
  5132. }
  5133. /**
  5134. * dp_print_tx_rates(): Print tx rates
  5135. * @vdev: DP_VDEV handle
  5136. *
  5137. * Return:void
  5138. */
  5139. static inline void
  5140. dp_print_tx_rates(struct dp_vdev *vdev)
  5141. {
  5142. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5143. uint8_t mcs, pkt_type;
  5144. uint8_t index;
  5145. char nss[DP_NSS_LENGTH];
  5146. int nss_index;
  5147. DP_PRINT_STATS("Tx Rate Info:\n");
  5148. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5149. index = 0;
  5150. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5151. if (!dp_rate_string[pkt_type][mcs].valid)
  5152. continue;
  5153. DP_PRINT_STATS(" %s = %d",
  5154. dp_rate_string[pkt_type][mcs].mcs_type,
  5155. pdev->stats.tx.pkt_type[pkt_type].
  5156. mcs_count[mcs]);
  5157. }
  5158. DP_PRINT_STATS("\n");
  5159. }
  5160. DP_PRINT_STATS("SGI ="
  5161. " 0.8us %d"
  5162. " 0.4us %d"
  5163. " 1.6us %d"
  5164. " 3.2us %d",
  5165. pdev->stats.tx.sgi_count[0],
  5166. pdev->stats.tx.sgi_count[1],
  5167. pdev->stats.tx.sgi_count[2],
  5168. pdev->stats.tx.sgi_count[3]);
  5169. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5170. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5171. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5172. index = 0;
  5173. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5174. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5175. " %d", pdev->stats.tx.nss[nss_index]);
  5176. }
  5177. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5178. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5179. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5180. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5181. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5182. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5183. DP_PRINT_STATS("Aggregation:\n");
  5184. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5185. pdev->stats.tx.amsdu_cnt);
  5186. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5187. pdev->stats.tx.non_amsdu_cnt);
  5188. }
  5189. /**
  5190. * dp_print_peer_stats():print peer stats
  5191. * @peer: DP_PEER handle
  5192. *
  5193. * return void
  5194. */
  5195. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5196. {
  5197. uint8_t i, mcs, pkt_type;
  5198. uint32_t index;
  5199. char nss[DP_NSS_LENGTH];
  5200. DP_PRINT_STATS("Node Tx Stats:\n");
  5201. DP_PRINT_STATS("Total Packet Completions = %d",
  5202. peer->stats.tx.comp_pkt.num);
  5203. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5204. peer->stats.tx.comp_pkt.bytes);
  5205. DP_PRINT_STATS("Success Packets = %d",
  5206. peer->stats.tx.tx_success.num);
  5207. DP_PRINT_STATS("Success Bytes = %llu",
  5208. peer->stats.tx.tx_success.bytes);
  5209. DP_PRINT_STATS("Unicast Success Packets = %d",
  5210. peer->stats.tx.ucast.num);
  5211. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5212. peer->stats.tx.ucast.bytes);
  5213. DP_PRINT_STATS("Multicast Success Packets = %d",
  5214. peer->stats.tx.mcast.num);
  5215. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5216. peer->stats.tx.mcast.bytes);
  5217. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5218. peer->stats.tx.bcast.num);
  5219. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5220. peer->stats.tx.bcast.bytes);
  5221. DP_PRINT_STATS("Packets Failed = %d",
  5222. peer->stats.tx.tx_failed);
  5223. DP_PRINT_STATS("Packets In OFDMA = %d",
  5224. peer->stats.tx.ofdma);
  5225. DP_PRINT_STATS("Packets In STBC = %d",
  5226. peer->stats.tx.stbc);
  5227. DP_PRINT_STATS("Packets In LDPC = %d",
  5228. peer->stats.tx.ldpc);
  5229. DP_PRINT_STATS("Packet Retries = %d",
  5230. peer->stats.tx.retries);
  5231. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5232. peer->stats.tx.amsdu_cnt);
  5233. DP_PRINT_STATS("Last Packet RSSI = %d",
  5234. peer->stats.tx.last_ack_rssi);
  5235. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  5236. peer->stats.tx.dropped.fw_rem);
  5237. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5238. peer->stats.tx.dropped.fw_rem_tx);
  5239. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5240. peer->stats.tx.dropped.fw_rem_notx);
  5241. DP_PRINT_STATS("Dropped : Age Out = %d",
  5242. peer->stats.tx.dropped.age_out);
  5243. DP_PRINT_STATS("NAWDS : ");
  5244. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5245. peer->stats.tx.nawds_mcast_drop);
  5246. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5247. peer->stats.tx.nawds_mcast.num);
  5248. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5249. peer->stats.tx.nawds_mcast.bytes);
  5250. DP_PRINT_STATS("Rate Info:");
  5251. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5252. index = 0;
  5253. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5254. if (!dp_rate_string[pkt_type][mcs].valid)
  5255. continue;
  5256. DP_PRINT_STATS(" %s = %d",
  5257. dp_rate_string[pkt_type][mcs].mcs_type,
  5258. peer->stats.tx.pkt_type[pkt_type].
  5259. mcs_count[mcs]);
  5260. }
  5261. DP_PRINT_STATS("\n");
  5262. }
  5263. DP_PRINT_STATS("SGI = "
  5264. " 0.8us %d"
  5265. " 0.4us %d"
  5266. " 1.6us %d"
  5267. " 3.2us %d",
  5268. peer->stats.tx.sgi_count[0],
  5269. peer->stats.tx.sgi_count[1],
  5270. peer->stats.tx.sgi_count[2],
  5271. peer->stats.tx.sgi_count[3]);
  5272. DP_PRINT_STATS("Excess Retries per AC ");
  5273. DP_PRINT_STATS(" Best effort = %d",
  5274. peer->stats.tx.excess_retries_per_ac[0]);
  5275. DP_PRINT_STATS(" Background= %d",
  5276. peer->stats.tx.excess_retries_per_ac[1]);
  5277. DP_PRINT_STATS(" Video = %d",
  5278. peer->stats.tx.excess_retries_per_ac[2]);
  5279. DP_PRINT_STATS(" Voice = %d",
  5280. peer->stats.tx.excess_retries_per_ac[3]);
  5281. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5282. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5283. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5284. index = 0;
  5285. for (i = 0; i < SS_COUNT; i++) {
  5286. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5287. " %d", peer->stats.tx.nss[i]);
  5288. }
  5289. DP_PRINT_STATS("NSS(1-8) = %s",
  5290. nss);
  5291. DP_PRINT_STATS("Aggregation:");
  5292. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5293. peer->stats.tx.amsdu_cnt);
  5294. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5295. peer->stats.tx.non_amsdu_cnt);
  5296. DP_PRINT_STATS("Node Rx Stats:");
  5297. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5298. peer->stats.rx.to_stack.num);
  5299. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5300. peer->stats.rx.to_stack.bytes);
  5301. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5302. DP_PRINT_STATS("Ring Id = %d", i);
  5303. DP_PRINT_STATS(" Packets Received = %d",
  5304. peer->stats.rx.rcvd_reo[i].num);
  5305. DP_PRINT_STATS(" Bytes Received = %llu",
  5306. peer->stats.rx.rcvd_reo[i].bytes);
  5307. }
  5308. DP_PRINT_STATS("Multicast Packets Received = %d",
  5309. peer->stats.rx.multicast.num);
  5310. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5311. peer->stats.rx.multicast.bytes);
  5312. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5313. peer->stats.rx.bcast.num);
  5314. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5315. peer->stats.rx.bcast.bytes);
  5316. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5317. peer->stats.rx.intra_bss.pkts.num);
  5318. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5319. peer->stats.rx.intra_bss.pkts.bytes);
  5320. DP_PRINT_STATS("Raw Packets Received = %d",
  5321. peer->stats.rx.raw.num);
  5322. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5323. peer->stats.rx.raw.bytes);
  5324. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5325. peer->stats.rx.err.mic_err);
  5326. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5327. peer->stats.rx.err.decrypt_err);
  5328. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5329. peer->stats.rx.non_ampdu_cnt);
  5330. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5331. peer->stats.rx.ampdu_cnt);
  5332. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5333. peer->stats.rx.non_amsdu_cnt);
  5334. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5335. peer->stats.rx.amsdu_cnt);
  5336. DP_PRINT_STATS("NAWDS : ");
  5337. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5338. peer->stats.rx.nawds_mcast_drop);
  5339. DP_PRINT_STATS("SGI ="
  5340. " 0.8us %d"
  5341. " 0.4us %d"
  5342. " 1.6us %d"
  5343. " 3.2us %d",
  5344. peer->stats.rx.sgi_count[0],
  5345. peer->stats.rx.sgi_count[1],
  5346. peer->stats.rx.sgi_count[2],
  5347. peer->stats.rx.sgi_count[3]);
  5348. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5349. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5350. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5351. DP_PRINT_STATS("Reception Type ="
  5352. " SU %d,"
  5353. " MU_MIMO %d,"
  5354. " MU_OFDMA %d,"
  5355. " MU_OFDMA_MIMO %d",
  5356. peer->stats.rx.reception_type[0],
  5357. peer->stats.rx.reception_type[1],
  5358. peer->stats.rx.reception_type[2],
  5359. peer->stats.rx.reception_type[3]);
  5360. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5361. index = 0;
  5362. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5363. if (!dp_rate_string[pkt_type][mcs].valid)
  5364. continue;
  5365. DP_PRINT_STATS(" %s = %d",
  5366. dp_rate_string[pkt_type][mcs].mcs_type,
  5367. peer->stats.rx.pkt_type[pkt_type].
  5368. mcs_count[mcs]);
  5369. }
  5370. DP_PRINT_STATS("\n");
  5371. }
  5372. index = 0;
  5373. for (i = 0; i < SS_COUNT; i++) {
  5374. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5375. " %d", peer->stats.rx.nss[i]);
  5376. }
  5377. DP_PRINT_STATS("NSS(1-8) = %s",
  5378. nss);
  5379. DP_PRINT_STATS("Aggregation:");
  5380. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5381. peer->stats.rx.ampdu_cnt);
  5382. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5383. peer->stats.rx.non_ampdu_cnt);
  5384. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5385. peer->stats.rx.amsdu_cnt);
  5386. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5387. peer->stats.rx.non_amsdu_cnt);
  5388. }
  5389. /*
  5390. * dp_get_host_peer_stats()- function to print peer stats
  5391. * @pdev_handle: DP_PDEV handle
  5392. * @mac_addr: mac address of the peer
  5393. *
  5394. * Return: void
  5395. */
  5396. static void
  5397. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5398. {
  5399. struct dp_peer *peer;
  5400. uint8_t local_id;
  5401. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5402. &local_id);
  5403. if (!peer) {
  5404. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5405. "%s: Invalid peer\n", __func__);
  5406. return;
  5407. }
  5408. dp_print_peer_stats(peer);
  5409. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5410. }
  5411. /**
  5412. * dp_print_host_stats()- Function to print the stats aggregated at host
  5413. * @vdev_handle: DP_VDEV handle
  5414. * @type: host stats type
  5415. *
  5416. * Available Stat types
  5417. * TXRX_CLEAR_STATS : Clear the stats
  5418. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  5419. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  5420. * TXRX_TX_HOST_STATS: Print Tx Stats
  5421. * TXRX_RX_HOST_STATS: Print Rx Stats
  5422. * TXRX_AST_STATS: Print AST Stats
  5423. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  5424. *
  5425. * Return: 0 on success, print error message in case of failure
  5426. */
  5427. static int
  5428. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  5429. struct cdp_txrx_stats_req *req)
  5430. {
  5431. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5432. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5433. enum cdp_host_txrx_stats type =
  5434. dp_stats_mapping_table[req->stats][STATS_HOST];
  5435. dp_aggregate_pdev_stats(pdev);
  5436. switch (type) {
  5437. case TXRX_CLEAR_STATS:
  5438. dp_txrx_host_stats_clr(vdev);
  5439. break;
  5440. case TXRX_RX_RATE_STATS:
  5441. dp_print_rx_rates(vdev);
  5442. break;
  5443. case TXRX_TX_RATE_STATS:
  5444. dp_print_tx_rates(vdev);
  5445. break;
  5446. case TXRX_TX_HOST_STATS:
  5447. dp_print_pdev_tx_stats(pdev);
  5448. dp_print_soc_tx_stats(pdev->soc);
  5449. break;
  5450. case TXRX_RX_HOST_STATS:
  5451. dp_print_pdev_rx_stats(pdev);
  5452. dp_print_soc_rx_stats(pdev->soc);
  5453. break;
  5454. case TXRX_AST_STATS:
  5455. dp_print_ast_stats(pdev->soc);
  5456. dp_print_peer_table(vdev);
  5457. break;
  5458. case TXRX_SRNG_PTR_STATS:
  5459. dp_print_ring_stats(pdev);
  5460. break;
  5461. case TXRX_RX_MON_STATS:
  5462. dp_print_pdev_rx_mon_stats(pdev);
  5463. break;
  5464. case TXRX_REO_QUEUE_STATS:
  5465. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  5466. break;
  5467. default:
  5468. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  5469. break;
  5470. }
  5471. return 0;
  5472. }
  5473. /*
  5474. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5475. * @pdev: DP_PDEV handle
  5476. *
  5477. * Return: void
  5478. */
  5479. static void
  5480. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5481. {
  5482. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5483. int mac_id;
  5484. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5485. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5486. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5487. pdev->pdev_id);
  5488. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5489. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5490. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5491. }
  5492. }
  5493. /*
  5494. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  5495. * @pdev: DP_PDEV handle
  5496. *
  5497. * Return: void
  5498. */
  5499. static void
  5500. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  5501. {
  5502. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5503. int mac_id;
  5504. htt_tlv_filter.mpdu_start = 1;
  5505. htt_tlv_filter.msdu_start = 0;
  5506. htt_tlv_filter.packet = 0;
  5507. htt_tlv_filter.msdu_end = 0;
  5508. htt_tlv_filter.mpdu_end = 0;
  5509. htt_tlv_filter.attention = 0;
  5510. htt_tlv_filter.ppdu_start = 1;
  5511. htt_tlv_filter.ppdu_end = 1;
  5512. htt_tlv_filter.ppdu_end_user_stats = 1;
  5513. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5514. htt_tlv_filter.ppdu_end_status_done = 1;
  5515. htt_tlv_filter.enable_fp = 1;
  5516. htt_tlv_filter.enable_md = 0;
  5517. if (pdev->mcopy_mode) {
  5518. htt_tlv_filter.packet_header = 1;
  5519. htt_tlv_filter.enable_mo = 1;
  5520. }
  5521. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5522. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5523. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5524. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5525. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5526. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5527. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5528. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5529. pdev->pdev_id);
  5530. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5531. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5532. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5533. }
  5534. }
  5535. /*
  5536. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  5537. * modes are enabled or not.
  5538. * @dp_pdev: dp pdev handle.
  5539. *
  5540. * Return: bool
  5541. */
  5542. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  5543. {
  5544. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  5545. !pdev->mcopy_mode)
  5546. return true;
  5547. else
  5548. return false;
  5549. }
  5550. /*
  5551. *dp_set_bpr_enable() - API to enable/disable bpr feature
  5552. *@pdev_handle: DP_PDEV handle.
  5553. *@val: Provided value.
  5554. *
  5555. *Return: void
  5556. */
  5557. static void
  5558. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  5559. {
  5560. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5561. switch (val) {
  5562. case CDP_BPR_DISABLE:
  5563. pdev->bpr_enable = CDP_BPR_DISABLE;
  5564. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5565. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  5566. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5567. } else if (pdev->enhanced_stats_en &&
  5568. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5569. !pdev->pktlog_ppdu_stats) {
  5570. dp_h2t_cfg_stats_msg_send(pdev,
  5571. DP_PPDU_STATS_CFG_ENH_STATS,
  5572. pdev->pdev_id);
  5573. }
  5574. break;
  5575. case CDP_BPR_ENABLE:
  5576. pdev->bpr_enable = CDP_BPR_ENABLE;
  5577. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  5578. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  5579. dp_h2t_cfg_stats_msg_send(pdev,
  5580. DP_PPDU_STATS_CFG_BPR,
  5581. pdev->pdev_id);
  5582. } else if (pdev->enhanced_stats_en &&
  5583. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5584. !pdev->pktlog_ppdu_stats) {
  5585. dp_h2t_cfg_stats_msg_send(pdev,
  5586. DP_PPDU_STATS_CFG_BPR_ENH,
  5587. pdev->pdev_id);
  5588. } else if (pdev->pktlog_ppdu_stats) {
  5589. dp_h2t_cfg_stats_msg_send(pdev,
  5590. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  5591. pdev->pdev_id);
  5592. }
  5593. break;
  5594. default:
  5595. break;
  5596. }
  5597. }
  5598. /*
  5599. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  5600. * @pdev_handle: DP_PDEV handle
  5601. * @val: user provided value
  5602. *
  5603. * Return: void
  5604. */
  5605. static void
  5606. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  5607. {
  5608. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5609. switch (val) {
  5610. case 0:
  5611. pdev->tx_sniffer_enable = 0;
  5612. pdev->mcopy_mode = 0;
  5613. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5614. !pdev->bpr_enable) {
  5615. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5616. dp_ppdu_ring_reset(pdev);
  5617. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  5618. dp_h2t_cfg_stats_msg_send(pdev,
  5619. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5620. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  5621. dp_h2t_cfg_stats_msg_send(pdev,
  5622. DP_PPDU_STATS_CFG_BPR_ENH,
  5623. pdev->pdev_id);
  5624. } else {
  5625. dp_h2t_cfg_stats_msg_send(pdev,
  5626. DP_PPDU_STATS_CFG_BPR,
  5627. pdev->pdev_id);
  5628. }
  5629. break;
  5630. case 1:
  5631. pdev->tx_sniffer_enable = 1;
  5632. pdev->mcopy_mode = 0;
  5633. if (!pdev->pktlog_ppdu_stats)
  5634. dp_h2t_cfg_stats_msg_send(pdev,
  5635. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5636. break;
  5637. case 2:
  5638. pdev->mcopy_mode = 1;
  5639. pdev->tx_sniffer_enable = 0;
  5640. dp_ppdu_ring_cfg(pdev);
  5641. if (!pdev->pktlog_ppdu_stats)
  5642. dp_h2t_cfg_stats_msg_send(pdev,
  5643. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5644. break;
  5645. default:
  5646. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5647. "Invalid value\n");
  5648. break;
  5649. }
  5650. }
  5651. /*
  5652. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  5653. * @pdev_handle: DP_PDEV handle
  5654. *
  5655. * Return: void
  5656. */
  5657. static void
  5658. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5659. {
  5660. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5661. pdev->enhanced_stats_en = 1;
  5662. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added)
  5663. dp_ppdu_ring_cfg(pdev);
  5664. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5665. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5666. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5667. dp_h2t_cfg_stats_msg_send(pdev,
  5668. DP_PPDU_STATS_CFG_BPR_ENH,
  5669. pdev->pdev_id);
  5670. }
  5671. }
  5672. /*
  5673. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  5674. * @pdev_handle: DP_PDEV handle
  5675. *
  5676. * Return: void
  5677. */
  5678. static void
  5679. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5680. {
  5681. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5682. pdev->enhanced_stats_en = 0;
  5683. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5684. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5685. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5686. dp_h2t_cfg_stats_msg_send(pdev,
  5687. DP_PPDU_STATS_CFG_BPR,
  5688. pdev->pdev_id);
  5689. }
  5690. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added)
  5691. dp_ppdu_ring_reset(pdev);
  5692. }
  5693. /*
  5694. * dp_get_fw_peer_stats()- function to print peer stats
  5695. * @pdev_handle: DP_PDEV handle
  5696. * @mac_addr: mac address of the peer
  5697. * @cap: Type of htt stats requested
  5698. *
  5699. * Currently Supporting only MAC ID based requests Only
  5700. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  5701. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  5702. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  5703. *
  5704. * Return: void
  5705. */
  5706. static void
  5707. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  5708. uint32_t cap)
  5709. {
  5710. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5711. int i;
  5712. uint32_t config_param0 = 0;
  5713. uint32_t config_param1 = 0;
  5714. uint32_t config_param2 = 0;
  5715. uint32_t config_param3 = 0;
  5716. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  5717. config_param0 |= (1 << (cap + 1));
  5718. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  5719. config_param1 |= (1 << i);
  5720. }
  5721. config_param2 |= (mac_addr[0] & 0x000000ff);
  5722. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  5723. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  5724. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  5725. config_param3 |= (mac_addr[4] & 0x000000ff);
  5726. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  5727. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  5728. config_param0, config_param1, config_param2,
  5729. config_param3, 0, 0, 0);
  5730. }
  5731. /* This struct definition will be removed from here
  5732. * once it get added in FW headers*/
  5733. struct httstats_cmd_req {
  5734. uint32_t config_param0;
  5735. uint32_t config_param1;
  5736. uint32_t config_param2;
  5737. uint32_t config_param3;
  5738. int cookie;
  5739. u_int8_t stats_id;
  5740. };
  5741. /*
  5742. * dp_get_htt_stats: function to process the httstas request
  5743. * @pdev_handle: DP pdev handle
  5744. * @data: pointer to request data
  5745. * @data_len: length for request data
  5746. *
  5747. * return: void
  5748. */
  5749. static void
  5750. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  5751. {
  5752. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5753. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  5754. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  5755. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  5756. req->config_param0, req->config_param1,
  5757. req->config_param2, req->config_param3,
  5758. req->cookie, 0, 0);
  5759. }
  5760. /*
  5761. * dp_set_pdev_param: function to set parameters in pdev
  5762. * @pdev_handle: DP pdev handle
  5763. * @param: parameter type to be set
  5764. * @val: value of parameter to be set
  5765. *
  5766. * return: void
  5767. */
  5768. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  5769. enum cdp_pdev_param_type param, uint8_t val)
  5770. {
  5771. switch (param) {
  5772. case CDP_CONFIG_DEBUG_SNIFFER:
  5773. dp_config_debug_sniffer(pdev_handle, val);
  5774. break;
  5775. case CDP_CONFIG_BPR_ENABLE:
  5776. dp_set_bpr_enable(pdev_handle, val);
  5777. break;
  5778. default:
  5779. break;
  5780. }
  5781. }
  5782. /*
  5783. * dp_set_vdev_param: function to set parameters in vdev
  5784. * @param: parameter type to be set
  5785. * @val: value of parameter to be set
  5786. *
  5787. * return: void
  5788. */
  5789. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  5790. enum cdp_vdev_param_type param, uint32_t val)
  5791. {
  5792. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5793. switch (param) {
  5794. case CDP_ENABLE_WDS:
  5795. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5796. "wds_enable %d for vdev(%p) id(%d)\n",
  5797. val, vdev, vdev->vdev_id);
  5798. vdev->wds_enabled = val;
  5799. break;
  5800. case CDP_ENABLE_NAWDS:
  5801. vdev->nawds_enabled = val;
  5802. break;
  5803. case CDP_ENABLE_MCAST_EN:
  5804. vdev->mcast_enhancement_en = val;
  5805. break;
  5806. case CDP_ENABLE_PROXYSTA:
  5807. vdev->proxysta_vdev = val;
  5808. break;
  5809. case CDP_UPDATE_TDLS_FLAGS:
  5810. vdev->tdls_link_connected = val;
  5811. break;
  5812. case CDP_CFG_WDS_AGING_TIMER:
  5813. if (val == 0)
  5814. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  5815. else if (val != vdev->wds_aging_timer_val)
  5816. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  5817. vdev->wds_aging_timer_val = val;
  5818. break;
  5819. case CDP_ENABLE_AP_BRIDGE:
  5820. if (wlan_op_mode_sta != vdev->opmode)
  5821. vdev->ap_bridge_enabled = val;
  5822. else
  5823. vdev->ap_bridge_enabled = false;
  5824. break;
  5825. case CDP_ENABLE_CIPHER:
  5826. vdev->sec_type = val;
  5827. break;
  5828. case CDP_ENABLE_QWRAP_ISOLATION:
  5829. vdev->isolation_vdev = val;
  5830. break;
  5831. default:
  5832. break;
  5833. }
  5834. dp_tx_vdev_update_search_flags(vdev);
  5835. }
  5836. /**
  5837. * dp_peer_set_nawds: set nawds bit in peer
  5838. * @peer_handle: pointer to peer
  5839. * @value: enable/disable nawds
  5840. *
  5841. * return: void
  5842. */
  5843. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  5844. {
  5845. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5846. peer->nawds_enabled = value;
  5847. }
  5848. /*
  5849. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  5850. * @vdev_handle: DP_VDEV handle
  5851. * @map_id:ID of map that needs to be updated
  5852. *
  5853. * Return: void
  5854. */
  5855. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  5856. uint8_t map_id)
  5857. {
  5858. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5859. vdev->dscp_tid_map_id = map_id;
  5860. return;
  5861. }
  5862. /*
  5863. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  5864. * @pdev_handle: DP_PDEV handle
  5865. * @buf: to hold pdev_stats
  5866. *
  5867. * Return: int
  5868. */
  5869. static int
  5870. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  5871. {
  5872. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5873. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  5874. struct cdp_txrx_stats_req req = {0,};
  5875. dp_aggregate_pdev_stats(pdev);
  5876. req.stats = HTT_DBG_EXT_STATS_PDEV_TX;
  5877. req.cookie_val = 1;
  5878. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5879. req.param1, req.param2, req.param3, 0,
  5880. req.cookie_val, 0);
  5881. msleep(DP_MAX_SLEEP_TIME);
  5882. req.stats = HTT_DBG_EXT_STATS_PDEV_RX;
  5883. req.cookie_val = 1;
  5884. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5885. req.param1, req.param2, req.param3, 0,
  5886. req.cookie_val, 0);
  5887. msleep(DP_MAX_SLEEP_TIME);
  5888. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  5889. return TXRX_STATS_LEVEL;
  5890. }
  5891. /**
  5892. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  5893. * @pdev: DP_PDEV handle
  5894. * @map_id: ID of map that needs to be updated
  5895. * @tos: index value in map
  5896. * @tid: tid value passed by the user
  5897. *
  5898. * Return: void
  5899. */
  5900. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  5901. uint8_t map_id, uint8_t tos, uint8_t tid)
  5902. {
  5903. uint8_t dscp;
  5904. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  5905. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  5906. pdev->dscp_tid_map[map_id][dscp] = tid;
  5907. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  5908. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  5909. map_id, dscp);
  5910. return;
  5911. }
  5912. /**
  5913. * dp_fw_stats_process(): Process TxRX FW stats request
  5914. * @vdev_handle: DP VDEV handle
  5915. * @req: stats request
  5916. *
  5917. * return: int
  5918. */
  5919. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  5920. struct cdp_txrx_stats_req *req)
  5921. {
  5922. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5923. struct dp_pdev *pdev = NULL;
  5924. uint32_t stats = req->stats;
  5925. uint8_t mac_id = req->mac_id;
  5926. if (!vdev) {
  5927. DP_TRACE(NONE, "VDEV not found");
  5928. return 1;
  5929. }
  5930. pdev = vdev->pdev;
  5931. /*
  5932. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  5933. * from param0 to param3 according to below rule:
  5934. *
  5935. * PARAM:
  5936. * - config_param0 : start_offset (stats type)
  5937. * - config_param1 : stats bmask from start offset
  5938. * - config_param2 : stats bmask from start offset + 32
  5939. * - config_param3 : stats bmask from start offset + 64
  5940. */
  5941. if (req->stats == CDP_TXRX_STATS_0) {
  5942. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  5943. req->param1 = 0xFFFFFFFF;
  5944. req->param2 = 0xFFFFFFFF;
  5945. req->param3 = 0xFFFFFFFF;
  5946. }
  5947. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  5948. req->param1, req->param2, req->param3,
  5949. 0, 0, mac_id);
  5950. }
  5951. /**
  5952. * dp_txrx_stats_request - function to map to firmware and host stats
  5953. * @vdev: virtual handle
  5954. * @req: stats request
  5955. *
  5956. * Return: integer
  5957. */
  5958. static int dp_txrx_stats_request(struct cdp_vdev *vdev,
  5959. struct cdp_txrx_stats_req *req)
  5960. {
  5961. int host_stats;
  5962. int fw_stats;
  5963. enum cdp_stats stats;
  5964. if (!vdev || !req) {
  5965. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5966. "Invalid vdev/req instance");
  5967. return 0;
  5968. }
  5969. stats = req->stats;
  5970. if (stats >= CDP_TXRX_MAX_STATS)
  5971. return 0;
  5972. /*
  5973. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  5974. * has to be updated if new FW HTT stats added
  5975. */
  5976. if (stats > CDP_TXRX_STATS_HTT_MAX)
  5977. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  5978. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  5979. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  5980. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5981. "stats: %u fw_stats_type: %d host_stats_type: %d",
  5982. stats, fw_stats, host_stats);
  5983. if (fw_stats != TXRX_FW_STATS_INVALID) {
  5984. /* update request with FW stats type */
  5985. req->stats = fw_stats;
  5986. return dp_fw_stats_process(vdev, req);
  5987. }
  5988. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  5989. (host_stats <= TXRX_HOST_STATS_MAX))
  5990. return dp_print_host_stats(vdev, req);
  5991. else
  5992. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5993. "Wrong Input for TxRx Stats");
  5994. return 0;
  5995. }
  5996. /*
  5997. * dp_print_napi_stats(): NAPI stats
  5998. * @soc - soc handle
  5999. */
  6000. static void dp_print_napi_stats(struct dp_soc *soc)
  6001. {
  6002. hif_print_napi_stats(soc->hif_handle);
  6003. }
  6004. /*
  6005. * dp_print_per_ring_stats(): Packet count per ring
  6006. * @soc - soc handle
  6007. */
  6008. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6009. {
  6010. uint8_t ring;
  6011. uint16_t core;
  6012. uint64_t total_packets;
  6013. DP_TRACE(FATAL, "Reo packets per ring:");
  6014. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6015. total_packets = 0;
  6016. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  6017. for (core = 0; core < NR_CPUS; core++) {
  6018. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  6019. core, soc->stats.rx.ring_packets[core][ring]);
  6020. total_packets += soc->stats.rx.ring_packets[core][ring];
  6021. }
  6022. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  6023. ring, total_packets);
  6024. }
  6025. }
  6026. /*
  6027. * dp_txrx_path_stats() - Function to display dump stats
  6028. * @soc - soc handle
  6029. *
  6030. * return: none
  6031. */
  6032. static void dp_txrx_path_stats(struct dp_soc *soc)
  6033. {
  6034. uint8_t error_code;
  6035. uint8_t loop_pdev;
  6036. struct dp_pdev *pdev;
  6037. uint8_t i;
  6038. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6039. pdev = soc->pdev_list[loop_pdev];
  6040. dp_aggregate_pdev_stats(pdev);
  6041. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6042. "Tx path Statistics:");
  6043. DP_TRACE(FATAL, "from stack: %u msdus (%llu bytes)",
  6044. pdev->stats.tx_i.rcvd.num,
  6045. pdev->stats.tx_i.rcvd.bytes);
  6046. DP_TRACE(FATAL, "processed from host: %u msdus (%llu bytes)",
  6047. pdev->stats.tx_i.processed.num,
  6048. pdev->stats.tx_i.processed.bytes);
  6049. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%llu bytes)",
  6050. pdev->stats.tx.tx_success.num,
  6051. pdev->stats.tx.tx_success.bytes);
  6052. DP_TRACE(FATAL, "Dropped in host:");
  6053. DP_TRACE(FATAL, "Total packets dropped: %u,",
  6054. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6055. DP_TRACE(FATAL, "Descriptor not available: %u",
  6056. pdev->stats.tx_i.dropped.desc_na.num);
  6057. DP_TRACE(FATAL, "Ring full: %u",
  6058. pdev->stats.tx_i.dropped.ring_full);
  6059. DP_TRACE(FATAL, "Enqueue fail: %u",
  6060. pdev->stats.tx_i.dropped.enqueue_fail);
  6061. DP_TRACE(FATAL, "DMA Error: %u",
  6062. pdev->stats.tx_i.dropped.dma_error);
  6063. DP_TRACE(FATAL, "Dropped in hardware:");
  6064. DP_TRACE(FATAL, "total packets dropped: %u",
  6065. pdev->stats.tx.tx_failed);
  6066. DP_TRACE(FATAL, "mpdu age out: %u",
  6067. pdev->stats.tx.dropped.age_out);
  6068. DP_TRACE(FATAL, "firmware removed: %u",
  6069. pdev->stats.tx.dropped.fw_rem);
  6070. DP_TRACE(FATAL, "firmware removed tx: %u",
  6071. pdev->stats.tx.dropped.fw_rem_tx);
  6072. DP_TRACE(FATAL, "firmware removed notx %u",
  6073. pdev->stats.tx.dropped.fw_rem_notx);
  6074. DP_TRACE(FATAL, "peer_invalid: %u",
  6075. pdev->soc->stats.tx.tx_invalid_peer.num);
  6076. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  6077. DP_TRACE(FATAL, "Single Packet: %u",
  6078. pdev->stats.tx_comp_histogram.pkts_1);
  6079. DP_TRACE(FATAL, "2-20 Packets: %u",
  6080. pdev->stats.tx_comp_histogram.pkts_2_20);
  6081. DP_TRACE(FATAL, "21-40 Packets: %u",
  6082. pdev->stats.tx_comp_histogram.pkts_21_40);
  6083. DP_TRACE(FATAL, "41-60 Packets: %u",
  6084. pdev->stats.tx_comp_histogram.pkts_41_60);
  6085. DP_TRACE(FATAL, "61-80 Packets: %u",
  6086. pdev->stats.tx_comp_histogram.pkts_61_80);
  6087. DP_TRACE(FATAL, "81-100 Packets: %u",
  6088. pdev->stats.tx_comp_histogram.pkts_81_100);
  6089. DP_TRACE(FATAL, "101-200 Packets: %u",
  6090. pdev->stats.tx_comp_histogram.pkts_101_200);
  6091. DP_TRACE(FATAL, " 201+ Packets: %u",
  6092. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6093. DP_TRACE(FATAL, "Rx path statistics");
  6094. DP_TRACE(FATAL, "delivered %u msdus ( %llu bytes),",
  6095. pdev->stats.rx.to_stack.num,
  6096. pdev->stats.rx.to_stack.bytes);
  6097. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6098. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %llu bytes),",
  6099. i, pdev->stats.rx.rcvd_reo[i].num,
  6100. pdev->stats.rx.rcvd_reo[i].bytes);
  6101. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %llu bytes),",
  6102. pdev->stats.rx.intra_bss.pkts.num,
  6103. pdev->stats.rx.intra_bss.pkts.bytes);
  6104. DP_TRACE(FATAL, "intra-bss fails %u msdus ( %llu bytes),",
  6105. pdev->stats.rx.intra_bss.fail.num,
  6106. pdev->stats.rx.intra_bss.fail.bytes);
  6107. DP_TRACE(FATAL, "raw packets %u msdus ( %llu bytes),",
  6108. pdev->stats.rx.raw.num,
  6109. pdev->stats.rx.raw.bytes);
  6110. DP_TRACE(FATAL, "dropped: error %u msdus",
  6111. pdev->stats.rx.err.mic_err);
  6112. DP_TRACE(FATAL, "peer invalid %u",
  6113. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6114. DP_TRACE(FATAL, "Reo Statistics");
  6115. DP_TRACE(FATAL, "rbm error: %u msdus",
  6116. pdev->soc->stats.rx.err.invalid_rbm);
  6117. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  6118. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6119. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6120. error_code++) {
  6121. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6122. continue;
  6123. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  6124. error_code,
  6125. pdev->soc->stats.rx.err.reo_error[error_code]);
  6126. }
  6127. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6128. error_code++) {
  6129. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6130. continue;
  6131. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  6132. error_code,
  6133. pdev->soc->stats.rx.err
  6134. .rxdma_error[error_code]);
  6135. }
  6136. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  6137. DP_TRACE(FATAL, "Single Packet: %u",
  6138. pdev->stats.rx_ind_histogram.pkts_1);
  6139. DP_TRACE(FATAL, "2-20 Packets: %u",
  6140. pdev->stats.rx_ind_histogram.pkts_2_20);
  6141. DP_TRACE(FATAL, "21-40 Packets: %u",
  6142. pdev->stats.rx_ind_histogram.pkts_21_40);
  6143. DP_TRACE(FATAL, "41-60 Packets: %u",
  6144. pdev->stats.rx_ind_histogram.pkts_41_60);
  6145. DP_TRACE(FATAL, "61-80 Packets: %u",
  6146. pdev->stats.rx_ind_histogram.pkts_61_80);
  6147. DP_TRACE(FATAL, "81-100 Packets: %u",
  6148. pdev->stats.rx_ind_histogram.pkts_81_100);
  6149. DP_TRACE(FATAL, "101-200 Packets: %u",
  6150. pdev->stats.rx_ind_histogram.pkts_101_200);
  6151. DP_TRACE(FATAL, " 201+ Packets: %u",
  6152. pdev->stats.rx_ind_histogram.pkts_201_plus);
  6153. DP_TRACE_STATS(ERROR, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  6154. __func__,
  6155. pdev->soc->wlan_cfg_ctx->tso_enabled,
  6156. pdev->soc->wlan_cfg_ctx->lro_enabled,
  6157. pdev->soc->wlan_cfg_ctx->rx_hash,
  6158. pdev->soc->wlan_cfg_ctx->napi_enabled);
  6159. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6160. DP_TRACE_STATS(ERROR, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  6161. __func__,
  6162. pdev->soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold,
  6163. pdev->soc->wlan_cfg_ctx->tx_flow_start_queue_offset);
  6164. #endif
  6165. }
  6166. }
  6167. /*
  6168. * dp_txrx_dump_stats() - Dump statistics
  6169. * @value - Statistics option
  6170. */
  6171. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  6172. enum qdf_stats_verbosity_level level)
  6173. {
  6174. struct dp_soc *soc =
  6175. (struct dp_soc *)psoc;
  6176. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6177. if (!soc) {
  6178. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6179. "%s: soc is NULL", __func__);
  6180. return QDF_STATUS_E_INVAL;
  6181. }
  6182. switch (value) {
  6183. case CDP_TXRX_PATH_STATS:
  6184. dp_txrx_path_stats(soc);
  6185. break;
  6186. case CDP_RX_RING_STATS:
  6187. dp_print_per_ring_stats(soc);
  6188. break;
  6189. case CDP_TXRX_TSO_STATS:
  6190. /* TODO: NOT IMPLEMENTED */
  6191. break;
  6192. case CDP_DUMP_TX_FLOW_POOL_INFO:
  6193. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  6194. break;
  6195. case CDP_DP_NAPI_STATS:
  6196. dp_print_napi_stats(soc);
  6197. break;
  6198. case CDP_TXRX_DESC_STATS:
  6199. /* TODO: NOT IMPLEMENTED */
  6200. break;
  6201. default:
  6202. status = QDF_STATUS_E_INVAL;
  6203. break;
  6204. }
  6205. return status;
  6206. }
  6207. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6208. /**
  6209. * dp_update_flow_control_parameters() - API to store datapath
  6210. * config parameters
  6211. * @soc: soc handle
  6212. * @cfg: ini parameter handle
  6213. *
  6214. * Return: void
  6215. */
  6216. static inline
  6217. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6218. struct cdp_config_params *params)
  6219. {
  6220. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  6221. params->tx_flow_stop_queue_threshold;
  6222. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  6223. params->tx_flow_start_queue_offset;
  6224. }
  6225. #else
  6226. static inline
  6227. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6228. struct cdp_config_params *params)
  6229. {
  6230. }
  6231. #endif
  6232. /**
  6233. * dp_update_config_parameters() - API to store datapath
  6234. * config parameters
  6235. * @soc: soc handle
  6236. * @cfg: ini parameter handle
  6237. *
  6238. * Return: status
  6239. */
  6240. static
  6241. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  6242. struct cdp_config_params *params)
  6243. {
  6244. struct dp_soc *soc = (struct dp_soc *)psoc;
  6245. if (!(soc)) {
  6246. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6247. "%s: Invalid handle", __func__);
  6248. return QDF_STATUS_E_INVAL;
  6249. }
  6250. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  6251. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  6252. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  6253. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  6254. params->tcp_udp_checksumoffload;
  6255. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  6256. dp_update_flow_control_parameters(soc, params);
  6257. return QDF_STATUS_SUCCESS;
  6258. }
  6259. /**
  6260. * dp_txrx_set_wds_rx_policy() - API to store datapath
  6261. * config parameters
  6262. * @vdev_handle - datapath vdev handle
  6263. * @cfg: ini parameter handle
  6264. *
  6265. * Return: status
  6266. */
  6267. #ifdef WDS_VENDOR_EXTENSION
  6268. void
  6269. dp_txrx_set_wds_rx_policy(
  6270. struct cdp_vdev *vdev_handle,
  6271. u_int32_t val)
  6272. {
  6273. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6274. struct dp_peer *peer;
  6275. if (vdev->opmode == wlan_op_mode_ap) {
  6276. /* for ap, set it on bss_peer */
  6277. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6278. if (peer->bss_peer) {
  6279. peer->wds_ecm.wds_rx_filter = 1;
  6280. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6281. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6282. break;
  6283. }
  6284. }
  6285. } else if (vdev->opmode == wlan_op_mode_sta) {
  6286. peer = TAILQ_FIRST(&vdev->peer_list);
  6287. peer->wds_ecm.wds_rx_filter = 1;
  6288. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6289. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6290. }
  6291. }
  6292. /**
  6293. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  6294. *
  6295. * @peer_handle - datapath peer handle
  6296. * @wds_tx_ucast: policy for unicast transmission
  6297. * @wds_tx_mcast: policy for multicast transmission
  6298. *
  6299. * Return: void
  6300. */
  6301. void
  6302. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  6303. int wds_tx_ucast, int wds_tx_mcast)
  6304. {
  6305. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6306. if (wds_tx_ucast || wds_tx_mcast) {
  6307. peer->wds_enabled = 1;
  6308. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  6309. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  6310. } else {
  6311. peer->wds_enabled = 0;
  6312. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  6313. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  6314. }
  6315. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6316. FL("Policy Update set to :\
  6317. peer->wds_enabled %d\
  6318. peer->wds_ecm.wds_tx_ucast_4addr %d\
  6319. peer->wds_ecm.wds_tx_mcast_4addr %d\n"),
  6320. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  6321. peer->wds_ecm.wds_tx_mcast_4addr);
  6322. return;
  6323. }
  6324. #endif
  6325. static struct cdp_wds_ops dp_ops_wds = {
  6326. .vdev_set_wds = dp_vdev_set_wds,
  6327. #ifdef WDS_VENDOR_EXTENSION
  6328. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  6329. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  6330. #endif
  6331. };
  6332. /*
  6333. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  6334. * @vdev_handle - datapath vdev handle
  6335. * @callback - callback function
  6336. * @ctxt: callback context
  6337. *
  6338. */
  6339. static void
  6340. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  6341. ol_txrx_data_tx_cb callback, void *ctxt)
  6342. {
  6343. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6344. vdev->tx_non_std_data_callback.func = callback;
  6345. vdev->tx_non_std_data_callback.ctxt = ctxt;
  6346. }
  6347. /**
  6348. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  6349. * @pdev_hdl: datapath pdev handle
  6350. *
  6351. * Return: opaque pointer to dp txrx handle
  6352. */
  6353. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  6354. {
  6355. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6356. return pdev->dp_txrx_handle;
  6357. }
  6358. /**
  6359. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  6360. * @pdev_hdl: datapath pdev handle
  6361. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  6362. *
  6363. * Return: void
  6364. */
  6365. static void
  6366. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  6367. {
  6368. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6369. pdev->dp_txrx_handle = dp_txrx_hdl;
  6370. }
  6371. /**
  6372. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  6373. * @soc_handle: datapath soc handle
  6374. *
  6375. * Return: opaque pointer to external dp (non-core DP)
  6376. */
  6377. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  6378. {
  6379. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6380. return soc->external_txrx_handle;
  6381. }
  6382. /**
  6383. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  6384. * @soc_handle: datapath soc handle
  6385. * @txrx_handle: opaque pointer to external dp (non-core DP)
  6386. *
  6387. * Return: void
  6388. */
  6389. static void
  6390. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  6391. {
  6392. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6393. soc->external_txrx_handle = txrx_handle;
  6394. }
  6395. #ifdef FEATURE_AST
  6396. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  6397. {
  6398. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  6399. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  6400. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6401. /*
  6402. * For BSS peer, new peer is not created on alloc_node if the
  6403. * peer with same address already exists , instead refcnt is
  6404. * increased for existing peer. Correspondingly in delete path,
  6405. * only refcnt is decreased; and peer is only deleted , when all
  6406. * references are deleted. So delete_in_progress should not be set
  6407. * for bss_peer, unless only 2 reference remains (peer map reference
  6408. * and peer hash table reference).
  6409. */
  6410. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  6411. return;
  6412. }
  6413. peer->delete_in_progress = true;
  6414. dp_peer_delete_ast_entries(soc, peer);
  6415. }
  6416. #endif
  6417. #ifdef ATH_SUPPORT_NAC_RSSI
  6418. /**
  6419. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  6420. * @vdev_hdl: DP vdev handle
  6421. * @rssi: rssi value
  6422. *
  6423. * Return: 0 for success. nonzero for failure.
  6424. */
  6425. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  6426. char *mac_addr,
  6427. uint8_t *rssi)
  6428. {
  6429. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  6430. struct dp_pdev *pdev = vdev->pdev;
  6431. struct dp_neighbour_peer *peer = NULL;
  6432. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  6433. *rssi = 0;
  6434. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  6435. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  6436. neighbour_peer_list_elem) {
  6437. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  6438. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  6439. *rssi = peer->rssi;
  6440. status = QDF_STATUS_SUCCESS;
  6441. break;
  6442. }
  6443. }
  6444. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  6445. return status;
  6446. }
  6447. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  6448. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  6449. uint8_t chan_num)
  6450. {
  6451. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6452. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6453. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6454. pdev->nac_rssi_filtering = 1;
  6455. /* Store address of NAC (neighbour peer) which will be checked
  6456. * against TA of received packets.
  6457. */
  6458. if (cmd == CDP_NAC_PARAM_ADD) {
  6459. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  6460. client_macaddr);
  6461. } else if (cmd == CDP_NAC_PARAM_DEL) {
  6462. dp_update_filter_neighbour_peers(vdev_handle,
  6463. DP_NAC_PARAM_DEL,
  6464. client_macaddr);
  6465. }
  6466. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  6467. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  6468. ((void *)vdev->pdev->ctrl_pdev,
  6469. vdev->vdev_id, cmd, bssid);
  6470. return QDF_STATUS_SUCCESS;
  6471. }
  6472. #endif
  6473. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  6474. uint32_t max_peers)
  6475. {
  6476. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6477. soc->max_peers = max_peers;
  6478. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  6479. if (dp_peer_find_attach(soc))
  6480. return QDF_STATUS_E_FAILURE;
  6481. return QDF_STATUS_SUCCESS;
  6482. }
  6483. /**
  6484. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  6485. * @dp_pdev: dp pdev handle
  6486. * @ctrl_pdev: UMAC ctrl pdev handle
  6487. *
  6488. * Return: void
  6489. */
  6490. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  6491. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  6492. {
  6493. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  6494. pdev->ctrl_pdev = ctrl_pdev;
  6495. }
  6496. static struct cdp_cmn_ops dp_ops_cmn = {
  6497. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  6498. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  6499. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  6500. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  6501. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  6502. .txrx_peer_create = dp_peer_create_wifi3,
  6503. .txrx_peer_setup = dp_peer_setup_wifi3,
  6504. #ifdef FEATURE_AST
  6505. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  6506. #else
  6507. .txrx_peer_teardown = NULL,
  6508. #endif
  6509. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  6510. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  6511. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  6512. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  6513. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  6514. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  6515. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  6516. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  6517. .txrx_peer_delete = dp_peer_delete_wifi3,
  6518. .txrx_vdev_register = dp_vdev_register_wifi3,
  6519. .txrx_soc_detach = dp_soc_detach_wifi3,
  6520. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  6521. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  6522. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  6523. .txrx_ath_getstats = dp_get_device_stats,
  6524. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  6525. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  6526. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  6527. .delba_process = dp_delba_process_wifi3,
  6528. .set_addba_response = dp_set_addba_response,
  6529. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  6530. .flush_cache_rx_queue = NULL,
  6531. /* TODO: get API's for dscp-tid need to be added*/
  6532. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  6533. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  6534. .txrx_stats_request = dp_txrx_stats_request,
  6535. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  6536. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  6537. .txrx_set_nac = dp_set_nac,
  6538. .txrx_get_tx_pending = dp_get_tx_pending,
  6539. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  6540. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  6541. .display_stats = dp_txrx_dump_stats,
  6542. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  6543. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  6544. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  6545. .txrx_intr_detach = dp_soc_interrupt_detach,
  6546. .set_pn_check = dp_set_pn_check_wifi3,
  6547. .update_config_parameters = dp_update_config_parameters,
  6548. /* TODO: Add other functions */
  6549. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  6550. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  6551. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  6552. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  6553. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  6554. .tx_send = dp_tx_send,
  6555. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  6556. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  6557. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  6558. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  6559. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  6560. };
  6561. static struct cdp_ctrl_ops dp_ops_ctrl = {
  6562. .txrx_peer_authorize = dp_peer_authorize,
  6563. #ifdef QCA_SUPPORT_SON
  6564. .txrx_set_inact_params = dp_set_inact_params,
  6565. .txrx_start_inact_timer = dp_start_inact_timer,
  6566. .txrx_set_overload = dp_set_overload,
  6567. .txrx_peer_is_inact = dp_peer_is_inact,
  6568. .txrx_mark_peer_inact = dp_mark_peer_inact,
  6569. #endif
  6570. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  6571. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  6572. #ifdef MESH_MODE_SUPPORT
  6573. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  6574. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  6575. #endif
  6576. .txrx_set_vdev_param = dp_set_vdev_param,
  6577. .txrx_peer_set_nawds = dp_peer_set_nawds,
  6578. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  6579. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  6580. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  6581. .txrx_update_filter_neighbour_peers =
  6582. dp_update_filter_neighbour_peers,
  6583. .txrx_get_sec_type = dp_get_sec_type,
  6584. /* TODO: Add other functions */
  6585. .txrx_wdi_event_sub = dp_wdi_event_sub,
  6586. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  6587. #ifdef WDI_EVENT_ENABLE
  6588. .txrx_get_pldev = dp_get_pldev,
  6589. #endif
  6590. .txrx_set_pdev_param = dp_set_pdev_param,
  6591. #ifdef ATH_SUPPORT_NAC_RSSI
  6592. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  6593. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  6594. #endif
  6595. .set_key = dp_set_michael_key,
  6596. };
  6597. static struct cdp_me_ops dp_ops_me = {
  6598. #ifdef ATH_SUPPORT_IQUE
  6599. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  6600. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  6601. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  6602. #endif
  6603. };
  6604. static struct cdp_mon_ops dp_ops_mon = {
  6605. .txrx_monitor_set_filter_ucast_data = NULL,
  6606. .txrx_monitor_set_filter_mcast_data = NULL,
  6607. .txrx_monitor_set_filter_non_data = NULL,
  6608. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  6609. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  6610. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  6611. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  6612. /* Added support for HK advance filter */
  6613. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  6614. };
  6615. static struct cdp_host_stats_ops dp_ops_host_stats = {
  6616. .txrx_per_peer_stats = dp_get_host_peer_stats,
  6617. .get_fw_peer_stats = dp_get_fw_peer_stats,
  6618. .get_htt_stats = dp_get_htt_stats,
  6619. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  6620. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  6621. .txrx_stats_publish = dp_txrx_stats_publish,
  6622. /* TODO */
  6623. };
  6624. static struct cdp_raw_ops dp_ops_raw = {
  6625. /* TODO */
  6626. };
  6627. #ifdef CONFIG_WIN
  6628. static struct cdp_pflow_ops dp_ops_pflow = {
  6629. /* TODO */
  6630. };
  6631. #endif /* CONFIG_WIN */
  6632. #ifdef FEATURE_RUNTIME_PM
  6633. /**
  6634. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  6635. * @opaque_pdev: DP pdev context
  6636. *
  6637. * DP is ready to runtime suspend if there are no pending TX packets.
  6638. *
  6639. * Return: QDF_STATUS
  6640. */
  6641. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  6642. {
  6643. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6644. struct dp_soc *soc = pdev->soc;
  6645. /* Call DP TX flow control API to check if there is any
  6646. pending packets */
  6647. if (soc->intr_mode == DP_INTR_POLL)
  6648. qdf_timer_stop(&soc->int_timer);
  6649. return QDF_STATUS_SUCCESS;
  6650. }
  6651. /**
  6652. * dp_runtime_resume() - ensure DP is ready to runtime resume
  6653. * @opaque_pdev: DP pdev context
  6654. *
  6655. * Resume DP for runtime PM.
  6656. *
  6657. * Return: QDF_STATUS
  6658. */
  6659. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  6660. {
  6661. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6662. struct dp_soc *soc = pdev->soc;
  6663. void *hal_srng;
  6664. int i;
  6665. if (soc->intr_mode == DP_INTR_POLL)
  6666. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6667. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  6668. hal_srng = soc->tcl_data_ring[i].hal_srng;
  6669. if (hal_srng) {
  6670. /* We actually only need to acquire the lock */
  6671. hal_srng_access_start(soc->hal_soc, hal_srng);
  6672. /* Update SRC ring head pointer for HW to send
  6673. all pending packets */
  6674. hal_srng_access_end(soc->hal_soc, hal_srng);
  6675. }
  6676. }
  6677. return QDF_STATUS_SUCCESS;
  6678. }
  6679. #endif /* FEATURE_RUNTIME_PM */
  6680. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  6681. {
  6682. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6683. struct dp_soc *soc = pdev->soc;
  6684. if (soc->intr_mode == DP_INTR_POLL)
  6685. qdf_timer_stop(&soc->int_timer);
  6686. return QDF_STATUS_SUCCESS;
  6687. }
  6688. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  6689. {
  6690. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6691. struct dp_soc *soc = pdev->soc;
  6692. if (soc->intr_mode == DP_INTR_POLL)
  6693. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6694. return QDF_STATUS_SUCCESS;
  6695. }
  6696. #ifndef CONFIG_WIN
  6697. static struct cdp_misc_ops dp_ops_misc = {
  6698. .tx_non_std = dp_tx_non_std,
  6699. .get_opmode = dp_get_opmode,
  6700. #ifdef FEATURE_RUNTIME_PM
  6701. .runtime_suspend = dp_runtime_suspend,
  6702. .runtime_resume = dp_runtime_resume,
  6703. #endif /* FEATURE_RUNTIME_PM */
  6704. .pkt_log_init = dp_pkt_log_init,
  6705. .pkt_log_con_service = dp_pkt_log_con_service,
  6706. };
  6707. static struct cdp_flowctl_ops dp_ops_flowctl = {
  6708. /* WIFI 3.0 DP implement as required. */
  6709. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6710. .flow_pool_map_handler = dp_tx_flow_pool_map,
  6711. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  6712. .register_pause_cb = dp_txrx_register_pause_cb,
  6713. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  6714. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  6715. };
  6716. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  6717. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6718. };
  6719. #ifdef IPA_OFFLOAD
  6720. static struct cdp_ipa_ops dp_ops_ipa = {
  6721. .ipa_get_resource = dp_ipa_get_resource,
  6722. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  6723. .ipa_op_response = dp_ipa_op_response,
  6724. .ipa_register_op_cb = dp_ipa_register_op_cb,
  6725. .ipa_get_stat = dp_ipa_get_stat,
  6726. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  6727. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  6728. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  6729. .ipa_setup = dp_ipa_setup,
  6730. .ipa_cleanup = dp_ipa_cleanup,
  6731. .ipa_setup_iface = dp_ipa_setup_iface,
  6732. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  6733. .ipa_enable_pipes = dp_ipa_enable_pipes,
  6734. .ipa_disable_pipes = dp_ipa_disable_pipes,
  6735. .ipa_set_perf_level = dp_ipa_set_perf_level
  6736. };
  6737. #endif
  6738. static struct cdp_bus_ops dp_ops_bus = {
  6739. .bus_suspend = dp_bus_suspend,
  6740. .bus_resume = dp_bus_resume
  6741. };
  6742. static struct cdp_ocb_ops dp_ops_ocb = {
  6743. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6744. };
  6745. static struct cdp_throttle_ops dp_ops_throttle = {
  6746. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6747. };
  6748. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  6749. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6750. };
  6751. static struct cdp_cfg_ops dp_ops_cfg = {
  6752. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  6753. };
  6754. /*
  6755. * dp_wrapper_peer_get_ref_by_addr - wrapper function to get to peer
  6756. * @dev: physical device instance
  6757. * @peer_mac_addr: peer mac address
  6758. * @local_id: local id for the peer
  6759. * @debug_id: to track enum peer access
  6760. * Return: peer instance pointer
  6761. */
  6762. static inline void *
  6763. dp_wrapper_peer_get_ref_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  6764. u8 *local_id,
  6765. enum peer_debug_id_type debug_id)
  6766. {
  6767. /*
  6768. * Currently this function does not implement the "get ref"
  6769. * functionality and is mapped to dp_find_peer_by_addr which does not
  6770. * increment the peer ref count. So the peer state is uncertain after
  6771. * calling this API. The functionality needs to be implemented.
  6772. * Accordingly the corresponding release_ref function is NULL.
  6773. */
  6774. return dp_find_peer_by_addr(dev, peer_mac_addr, local_id);
  6775. }
  6776. static struct cdp_peer_ops dp_ops_peer = {
  6777. .register_peer = dp_register_peer,
  6778. .clear_peer = dp_clear_peer,
  6779. .find_peer_by_addr = dp_find_peer_by_addr,
  6780. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  6781. .peer_get_ref_by_addr = dp_wrapper_peer_get_ref_by_addr,
  6782. .peer_release_ref = NULL,
  6783. .local_peer_id = dp_local_peer_id,
  6784. .peer_find_by_local_id = dp_peer_find_by_local_id,
  6785. .peer_state_update = dp_peer_state_update,
  6786. .get_vdevid = dp_get_vdevid,
  6787. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  6788. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  6789. .get_vdev_for_peer = dp_get_vdev_for_peer,
  6790. .get_peer_state = dp_get_peer_state,
  6791. .get_last_mgmt_timestamp = dp_get_last_mgmt_timestamp,
  6792. .update_last_mgmt_timestamp = dp_update_last_mgmt_timestamp,
  6793. };
  6794. #endif
  6795. static struct cdp_ops dp_txrx_ops = {
  6796. .cmn_drv_ops = &dp_ops_cmn,
  6797. .ctrl_ops = &dp_ops_ctrl,
  6798. .me_ops = &dp_ops_me,
  6799. .mon_ops = &dp_ops_mon,
  6800. .host_stats_ops = &dp_ops_host_stats,
  6801. .wds_ops = &dp_ops_wds,
  6802. .raw_ops = &dp_ops_raw,
  6803. #ifdef CONFIG_WIN
  6804. .pflow_ops = &dp_ops_pflow,
  6805. #endif /* CONFIG_WIN */
  6806. #ifndef CONFIG_WIN
  6807. .misc_ops = &dp_ops_misc,
  6808. .cfg_ops = &dp_ops_cfg,
  6809. .flowctl_ops = &dp_ops_flowctl,
  6810. .l_flowctl_ops = &dp_ops_l_flowctl,
  6811. #ifdef IPA_OFFLOAD
  6812. .ipa_ops = &dp_ops_ipa,
  6813. #endif
  6814. .bus_ops = &dp_ops_bus,
  6815. .ocb_ops = &dp_ops_ocb,
  6816. .peer_ops = &dp_ops_peer,
  6817. .throttle_ops = &dp_ops_throttle,
  6818. .mob_stats_ops = &dp_ops_mob_stats,
  6819. #endif
  6820. };
  6821. /*
  6822. * dp_soc_set_txrx_ring_map()
  6823. * @dp_soc: DP handler for soc
  6824. *
  6825. * Return: Void
  6826. */
  6827. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  6828. {
  6829. uint32_t i;
  6830. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  6831. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  6832. }
  6833. }
  6834. /*
  6835. * dp_soc_attach_wifi3() - Attach txrx SOC
  6836. * @ctrl_psoc: Opaque SOC handle from control plane
  6837. * @htc_handle: Opaque HTC handle
  6838. * @hif_handle: Opaque HIF handle
  6839. * @qdf_osdev: QDF device
  6840. *
  6841. * Return: DP SOC handle on success, NULL on failure
  6842. */
  6843. /*
  6844. * Local prototype added to temporarily address warning caused by
  6845. * -Wmissing-prototypes. A more correct solution, namely to expose
  6846. * a prototype in an appropriate header file, will come later.
  6847. */
  6848. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6849. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6850. struct ol_if_ops *ol_ops);
  6851. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6852. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6853. struct ol_if_ops *ol_ops)
  6854. {
  6855. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  6856. int target_type;
  6857. if (!soc) {
  6858. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6859. FL("DP SOC memory allocation failed"));
  6860. goto fail0;
  6861. }
  6862. soc->cdp_soc.ops = &dp_txrx_ops;
  6863. soc->cdp_soc.ol_ops = ol_ops;
  6864. soc->ctrl_psoc = ctrl_psoc;
  6865. soc->osdev = qdf_osdev;
  6866. soc->hif_handle = hif_handle;
  6867. soc->hal_soc = hif_get_hal_handle(hif_handle);
  6868. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  6869. soc->hal_soc, qdf_osdev);
  6870. if (!soc->htt_handle) {
  6871. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6872. FL("HTT attach failed"));
  6873. goto fail1;
  6874. }
  6875. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  6876. if (!soc->wlan_cfg_ctx) {
  6877. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6878. FL("wlan_cfg_soc_attach failed"));
  6879. goto fail2;
  6880. }
  6881. target_type = hal_get_target_type(soc->hal_soc);
  6882. switch (target_type) {
  6883. case TARGET_TYPE_QCA6290:
  6884. #ifdef QCA_WIFI_QCA6390
  6885. case TARGET_TYPE_QCA6390:
  6886. #endif
  6887. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  6888. REO_DST_RING_SIZE_QCA6290);
  6889. break;
  6890. case TARGET_TYPE_QCA8074:
  6891. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  6892. REO_DST_RING_SIZE_QCA8074);
  6893. break;
  6894. default:
  6895. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  6896. qdf_assert_always(0);
  6897. break;
  6898. }
  6899. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  6900. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  6901. soc->cce_disable = false;
  6902. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  6903. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6904. CDP_CFG_MAX_PEER_ID);
  6905. if (ret != -EINVAL) {
  6906. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  6907. }
  6908. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6909. CDP_CFG_CCE_DISABLE);
  6910. if (ret == 1)
  6911. soc->cce_disable = true;
  6912. }
  6913. qdf_spinlock_create(&soc->peer_ref_mutex);
  6914. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  6915. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  6916. /* fill the tx/rx cpu ring map*/
  6917. dp_soc_set_txrx_ring_map(soc);
  6918. qdf_spinlock_create(&soc->htt_stats.lock);
  6919. /* initialize work queue for stats processing */
  6920. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  6921. /*Initialize inactivity timer for wifison */
  6922. dp_init_inact_timer(soc);
  6923. return (void *)soc;
  6924. fail2:
  6925. htt_soc_detach(soc->htt_handle);
  6926. fail1:
  6927. qdf_mem_free(soc);
  6928. fail0:
  6929. return NULL;
  6930. }
  6931. /*
  6932. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  6933. *
  6934. * @soc: handle to DP soc
  6935. * @mac_id: MAC id
  6936. *
  6937. * Return: Return pdev corresponding to MAC
  6938. */
  6939. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  6940. {
  6941. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  6942. return soc->pdev_list[mac_id];
  6943. /* Typically for MCL as there only 1 PDEV*/
  6944. return soc->pdev_list[0];
  6945. }
  6946. /*
  6947. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  6948. * @soc: DP SoC context
  6949. * @max_mac_rings: No of MAC rings
  6950. *
  6951. * Return: None
  6952. */
  6953. static
  6954. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  6955. int *max_mac_rings)
  6956. {
  6957. bool dbs_enable = false;
  6958. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  6959. dbs_enable = soc->cdp_soc.ol_ops->
  6960. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  6961. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  6962. }
  6963. /*
  6964. * dp_set_pktlog_wifi3() - attach txrx vdev
  6965. * @pdev: Datapath PDEV handle
  6966. * @event: which event's notifications are being subscribed to
  6967. * @enable: WDI event subscribe or not. (True or False)
  6968. *
  6969. * Return: Success, NULL on failure
  6970. */
  6971. #ifdef WDI_EVENT_ENABLE
  6972. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  6973. bool enable)
  6974. {
  6975. struct dp_soc *soc = pdev->soc;
  6976. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6977. int max_mac_rings = wlan_cfg_get_num_mac_rings
  6978. (pdev->wlan_cfg_ctx);
  6979. uint8_t mac_id = 0;
  6980. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  6981. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  6982. FL("Max_mac_rings %d \n"),
  6983. max_mac_rings);
  6984. if (enable) {
  6985. switch (event) {
  6986. case WDI_EVENT_RX_DESC:
  6987. if (pdev->monitor_vdev) {
  6988. /* Nothing needs to be done if monitor mode is
  6989. * enabled
  6990. */
  6991. return 0;
  6992. }
  6993. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  6994. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  6995. htt_tlv_filter.mpdu_start = 1;
  6996. htt_tlv_filter.msdu_start = 1;
  6997. htt_tlv_filter.msdu_end = 1;
  6998. htt_tlv_filter.mpdu_end = 1;
  6999. htt_tlv_filter.packet_header = 1;
  7000. htt_tlv_filter.attention = 1;
  7001. htt_tlv_filter.ppdu_start = 1;
  7002. htt_tlv_filter.ppdu_end = 1;
  7003. htt_tlv_filter.ppdu_end_user_stats = 1;
  7004. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7005. htt_tlv_filter.ppdu_end_status_done = 1;
  7006. htt_tlv_filter.enable_fp = 1;
  7007. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7008. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7009. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7010. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7011. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7012. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7013. for (mac_id = 0; mac_id < max_mac_rings;
  7014. mac_id++) {
  7015. int mac_for_pdev =
  7016. dp_get_mac_id_for_pdev(mac_id,
  7017. pdev->pdev_id);
  7018. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7019. mac_for_pdev,
  7020. pdev->rxdma_mon_status_ring[mac_id]
  7021. .hal_srng,
  7022. RXDMA_MONITOR_STATUS,
  7023. RX_BUFFER_SIZE,
  7024. &htt_tlv_filter);
  7025. }
  7026. if (soc->reap_timer_init)
  7027. qdf_timer_mod(&soc->mon_reap_timer,
  7028. DP_INTR_POLL_TIMER_MS);
  7029. }
  7030. break;
  7031. case WDI_EVENT_LITE_RX:
  7032. if (pdev->monitor_vdev) {
  7033. /* Nothing needs to be done if monitor mode is
  7034. * enabled
  7035. */
  7036. return 0;
  7037. }
  7038. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  7039. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  7040. htt_tlv_filter.ppdu_start = 1;
  7041. htt_tlv_filter.ppdu_end = 1;
  7042. htt_tlv_filter.ppdu_end_user_stats = 1;
  7043. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7044. htt_tlv_filter.ppdu_end_status_done = 1;
  7045. htt_tlv_filter.mpdu_start = 1;
  7046. htt_tlv_filter.enable_fp = 1;
  7047. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7048. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7049. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7050. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7051. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7052. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7053. for (mac_id = 0; mac_id < max_mac_rings;
  7054. mac_id++) {
  7055. int mac_for_pdev =
  7056. dp_get_mac_id_for_pdev(mac_id,
  7057. pdev->pdev_id);
  7058. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7059. mac_for_pdev,
  7060. pdev->rxdma_mon_status_ring[mac_id]
  7061. .hal_srng,
  7062. RXDMA_MONITOR_STATUS,
  7063. RX_BUFFER_SIZE_PKTLOG_LITE,
  7064. &htt_tlv_filter);
  7065. }
  7066. if (soc->reap_timer_init)
  7067. qdf_timer_mod(&soc->mon_reap_timer,
  7068. DP_INTR_POLL_TIMER_MS);
  7069. }
  7070. break;
  7071. case WDI_EVENT_LITE_T2H:
  7072. if (pdev->monitor_vdev) {
  7073. /* Nothing needs to be done if monitor mode is
  7074. * enabled
  7075. */
  7076. return 0;
  7077. }
  7078. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7079. int mac_for_pdev = dp_get_mac_id_for_pdev(
  7080. mac_id, pdev->pdev_id);
  7081. pdev->pktlog_ppdu_stats = true;
  7082. dp_h2t_cfg_stats_msg_send(pdev,
  7083. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  7084. mac_for_pdev);
  7085. }
  7086. break;
  7087. default:
  7088. /* Nothing needs to be done for other pktlog types */
  7089. break;
  7090. }
  7091. } else {
  7092. switch (event) {
  7093. case WDI_EVENT_RX_DESC:
  7094. case WDI_EVENT_LITE_RX:
  7095. if (pdev->monitor_vdev) {
  7096. /* Nothing needs to be done if monitor mode is
  7097. * enabled
  7098. */
  7099. return 0;
  7100. }
  7101. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  7102. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  7103. for (mac_id = 0; mac_id < max_mac_rings;
  7104. mac_id++) {
  7105. int mac_for_pdev =
  7106. dp_get_mac_id_for_pdev(mac_id,
  7107. pdev->pdev_id);
  7108. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7109. mac_for_pdev,
  7110. pdev->rxdma_mon_status_ring[mac_id]
  7111. .hal_srng,
  7112. RXDMA_MONITOR_STATUS,
  7113. RX_BUFFER_SIZE,
  7114. &htt_tlv_filter);
  7115. }
  7116. if (soc->reap_timer_init)
  7117. qdf_timer_stop(&soc->mon_reap_timer);
  7118. }
  7119. break;
  7120. case WDI_EVENT_LITE_T2H:
  7121. if (pdev->monitor_vdev) {
  7122. /* Nothing needs to be done if monitor mode is
  7123. * enabled
  7124. */
  7125. return 0;
  7126. }
  7127. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  7128. * passing value 0. Once these macros will define in htt
  7129. * header file will use proper macros
  7130. */
  7131. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7132. int mac_for_pdev =
  7133. dp_get_mac_id_for_pdev(mac_id,
  7134. pdev->pdev_id);
  7135. pdev->pktlog_ppdu_stats = false;
  7136. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  7137. dp_h2t_cfg_stats_msg_send(pdev, 0,
  7138. mac_for_pdev);
  7139. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  7140. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  7141. mac_for_pdev);
  7142. } else if (pdev->enhanced_stats_en) {
  7143. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  7144. mac_for_pdev);
  7145. }
  7146. }
  7147. break;
  7148. default:
  7149. /* Nothing needs to be done for other pktlog types */
  7150. break;
  7151. }
  7152. }
  7153. return 0;
  7154. }
  7155. #endif