msm_drv.c 53 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190
  1. /*
  2. * Copyright (c) 2016-2021, The Linux Foundation. All rights reserved.
  3. * Copyright (C) 2013 Red Hat
  4. * Author: Rob Clark <[email protected]>
  5. *
  6. * This program is free software; you can redistribute it and/or modify it
  7. * under the terms of the GNU General Public License version 2 as published by
  8. * the Free Software Foundation.
  9. *
  10. * This program is distributed in the hope that it will be useful, but WITHOUT
  11. * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
  12. * FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
  13. * more details.
  14. *
  15. * You should have received a copy of the GNU General Public License along with
  16. * this program. If not, see <http://www.gnu.org/licenses/>.
  17. */
  18. /*
  19. * Copyright (c) 2016 Intel Corporation
  20. *
  21. * Permission to use, copy, modify, distribute, and sell this software and its
  22. * documentation for any purpose is hereby granted without fee, provided that
  23. * the above copyright notice appear in all copies and that both that copyright
  24. * notice and this permission notice appear in supporting documentation, and
  25. * that the name of the copyright holders not be used in advertising or
  26. * publicity pertaining to distribution of the software without specific,
  27. * written prior permission. The copyright holders make no representations
  28. * about the suitability of this software for any purpose. It is provided "as
  29. * is" without express or implied warranty.
  30. *
  31. * THE COPYRIGHT HOLDERS DISCLAIM ALL WARRANTIES WITH REGARD TO THIS SOFTWARE,
  32. * INCLUDING ALL IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS, IN NO
  33. * EVENT SHALL THE COPYRIGHT HOLDERS BE LIABLE FOR ANY SPECIAL, INDIRECT OR
  34. * CONSEQUENTIAL DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE,
  35. * DATA OR PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  36. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR PERFORMANCE
  37. * OF THIS SOFTWARE.
  38. */
  39. #include <linux/of_address.h>
  40. #include <linux/kthread.h>
  41. #include <uapi/linux/sched/types.h>
  42. #include <drm/drm_of.h>
  43. #include <drm/drm_irq.h>
  44. #include <drm/drm_ioctl.h>
  45. #include <drm/drm_vblank.h>
  46. #include <drm/drm_drv.h>
  47. #include <drm/drm_probe_helper.h>
  48. #include "msm_drv.h"
  49. #include "msm_gem.h"
  50. #include "msm_kms.h"
  51. #include "msm_mmu.h"
  52. #include "sde_wb.h"
  53. #include "sde_dbg.h"
  54. /*
  55. * MSM driver version:
  56. * - 1.0.0 - initial interface
  57. * - 1.1.0 - adds madvise, and support for submits with > 4 cmd buffers
  58. * - 1.2.0 - adds explicit fence support for submit ioctl
  59. * - 1.3.0 - adds GMEM_BASE + NR_RINGS params, SUBMITQUEUE_NEW +
  60. * SUBMITQUEUE_CLOSE ioctls, and MSM_INFO_IOVA flag for
  61. * MSM_GEM_INFO ioctl.
  62. * - 1.4.0 - softpin, MSM_RELOC_BO_DUMP, and GEM_INFO support to set/get
  63. * GEM object's debug name
  64. */
  65. #define MSM_VERSION_MAJOR 1
  66. #define MSM_VERSION_MINOR 4
  67. #define MSM_VERSION_PATCHLEVEL 0
  68. #define LASTCLOSE_TIMEOUT_MS 500
  69. #define msm_wait_event_timeout(waitq, cond, timeout_ms, ret) \
  70. do { \
  71. ktime_t cur_ktime; \
  72. ktime_t exp_ktime; \
  73. s64 wait_time_jiffies = msecs_to_jiffies(timeout_ms); \
  74. \
  75. exp_ktime = ktime_add_ms(ktime_get(), timeout_ms); \
  76. do { \
  77. ret = wait_event_timeout(waitq, cond, \
  78. wait_time_jiffies); \
  79. cur_ktime = ktime_get(); \
  80. } while ((!cond) && (ret == 0) && \
  81. (ktime_compare_safe(exp_ktime, cur_ktime) > 0));\
  82. } while (0)
  83. static void msm_fb_output_poll_changed(struct drm_device *dev)
  84. {
  85. struct msm_drm_private *priv = NULL;
  86. if (!dev) {
  87. DRM_ERROR("output_poll_changed failed, invalid input\n");
  88. return;
  89. }
  90. priv = dev->dev_private;
  91. if (priv->fbdev)
  92. drm_fb_helper_hotplug_event(priv->fbdev);
  93. }
  94. /**
  95. * msm_atomic_helper_check - validate state object
  96. * @dev: DRM device
  97. * @state: the driver state object
  98. *
  99. * This is a wrapper for the drm_atomic_helper_check to check the modeset
  100. * and state checking for planes. Additionally it checks if any secure
  101. * transition(moving CRTC and planes between secure and non-secure states and
  102. * vice versa) is allowed or not. When going to secure state, planes
  103. * with fb_mode as dir translated only can be staged on the CRTC, and only one
  104. * CRTC should be active.
  105. * Also mixing of secure and non-secure is not allowed.
  106. *
  107. * RETURNS
  108. * Zero for success or -errorno.
  109. */
  110. int msm_atomic_check(struct drm_device *dev,
  111. struct drm_atomic_state *state)
  112. {
  113. struct msm_drm_private *priv;
  114. priv = dev->dev_private;
  115. if (priv && priv->kms && priv->kms->funcs &&
  116. priv->kms->funcs->atomic_check)
  117. return priv->kms->funcs->atomic_check(priv->kms, state);
  118. return drm_atomic_helper_check(dev, state);
  119. }
  120. static const struct drm_mode_config_funcs mode_config_funcs = {
  121. .fb_create = msm_framebuffer_create,
  122. .output_poll_changed = msm_fb_output_poll_changed,
  123. .atomic_check = msm_atomic_check,
  124. .atomic_commit = msm_atomic_commit,
  125. .atomic_state_alloc = msm_atomic_state_alloc,
  126. .atomic_state_clear = msm_atomic_state_clear,
  127. .atomic_state_free = msm_atomic_state_free,
  128. };
  129. static const struct drm_mode_config_helper_funcs mode_config_helper_funcs = {
  130. .atomic_commit_tail = msm_atomic_commit_tail,
  131. };
  132. #ifdef CONFIG_DRM_MSM_REGISTER_LOGGING
  133. static bool reglog = false;
  134. MODULE_PARM_DESC(reglog, "Enable register read/write logging");
  135. module_param(reglog, bool, 0600);
  136. #else
  137. #define reglog 0
  138. #endif
  139. #ifdef CONFIG_DRM_FBDEV_EMULATION
  140. static bool fbdev = true;
  141. MODULE_PARM_DESC(fbdev, "Enable fbdev compat layer");
  142. module_param(fbdev, bool, 0600);
  143. #endif
  144. static char *vram = "16m";
  145. MODULE_PARM_DESC(vram, "Configure VRAM size (for devices without IOMMU/GPUMMU)");
  146. module_param(vram, charp, 0);
  147. bool dumpstate = false;
  148. MODULE_PARM_DESC(dumpstate, "Dump KMS state on errors");
  149. module_param(dumpstate, bool, 0600);
  150. static bool modeset = true;
  151. MODULE_PARM_DESC(modeset, "Use kernel modesetting [KMS] (1=on (default), 0=disable)");
  152. module_param(modeset, bool, 0600);
  153. /*
  154. * Util/helpers:
  155. */
  156. int msm_clk_bulk_get(struct device *dev, struct clk_bulk_data **bulk)
  157. {
  158. struct property *prop;
  159. const char *name;
  160. struct clk_bulk_data *local;
  161. int i = 0, ret, count;
  162. count = of_property_count_strings(dev->of_node, "clock-names");
  163. if (count < 1)
  164. return 0;
  165. local = devm_kcalloc(dev, sizeof(struct clk_bulk_data *),
  166. count, GFP_KERNEL);
  167. if (!local)
  168. return -ENOMEM;
  169. of_property_for_each_string(dev->of_node, "clock-names", prop, name) {
  170. local[i].id = devm_kstrdup(dev, name, GFP_KERNEL);
  171. if (!local[i].id) {
  172. devm_kfree(dev, local);
  173. return -ENOMEM;
  174. }
  175. i++;
  176. }
  177. ret = devm_clk_bulk_get(dev, count, local);
  178. if (ret) {
  179. for (i = 0; i < count; i++)
  180. devm_kfree(dev, (void *) local[i].id);
  181. devm_kfree(dev, local);
  182. return ret;
  183. }
  184. *bulk = local;
  185. return count;
  186. }
  187. struct clk *msm_clk_bulk_get_clock(struct clk_bulk_data *bulk, int count,
  188. const char *name)
  189. {
  190. int i;
  191. char n[32];
  192. snprintf(n, sizeof(n), "%s_clk", name);
  193. for (i = 0; bulk && i < count; i++) {
  194. if (!strcmp(bulk[i].id, name) || !strcmp(bulk[i].id, n))
  195. return bulk[i].clk;
  196. }
  197. return NULL;
  198. }
  199. struct clk *msm_clk_get(struct platform_device *pdev, const char *name)
  200. {
  201. struct clk *clk;
  202. char name2[32];
  203. clk = devm_clk_get(&pdev->dev, name);
  204. if (!IS_ERR(clk) || PTR_ERR(clk) == -EPROBE_DEFER)
  205. return clk;
  206. snprintf(name2, sizeof(name2), "%s_clk", name);
  207. clk = devm_clk_get(&pdev->dev, name2);
  208. if (!IS_ERR(clk))
  209. dev_warn(&pdev->dev, "Using legacy clk name binding. Use "
  210. "\"%s\" instead of \"%s\"\n", name, name2);
  211. return clk;
  212. }
  213. void __iomem *msm_ioremap(struct platform_device *pdev, const char *name,
  214. const char *dbgname)
  215. {
  216. struct resource *res;
  217. unsigned long size;
  218. void __iomem *ptr;
  219. if (name)
  220. res = platform_get_resource_byname(pdev, IORESOURCE_MEM, name);
  221. else
  222. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  223. if (!res) {
  224. dev_dbg(&pdev->dev, "failed to get memory resource: %s\n",
  225. name);
  226. return ERR_PTR(-EINVAL);
  227. }
  228. size = resource_size(res);
  229. ptr = devm_ioremap(&pdev->dev, res->start, size);
  230. if (!ptr) {
  231. dev_err(&pdev->dev, "failed to ioremap: %s\n", name);
  232. return ERR_PTR(-ENOMEM);
  233. }
  234. if (reglog)
  235. dev_dbg(&pdev->dev, "IO:region %s %pK %08lx\n",
  236. dbgname, ptr, size);
  237. return ptr;
  238. }
  239. unsigned long msm_iomap_size(struct platform_device *pdev, const char *name)
  240. {
  241. struct resource *res;
  242. if (name)
  243. res = platform_get_resource_byname(pdev, IORESOURCE_MEM, name);
  244. else
  245. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  246. if (!res) {
  247. dev_dbg(&pdev->dev, "failed to get memory resource: %s\n",
  248. name);
  249. return 0;
  250. }
  251. return resource_size(res);
  252. }
  253. unsigned long msm_get_phys_addr(struct platform_device *pdev, const char *name)
  254. {
  255. struct resource *res;
  256. if (!name) {
  257. dev_err(&pdev->dev, "invalid block name\n");
  258. return 0;
  259. }
  260. res = platform_get_resource_byname(pdev, IORESOURCE_MEM, name);
  261. if (!res) {
  262. dev_err(&pdev->dev, "failed to get memory resource: %s\n", name);
  263. return 0;
  264. }
  265. return res->start;
  266. }
  267. void msm_iounmap(struct platform_device *pdev, void __iomem *addr)
  268. {
  269. devm_iounmap(&pdev->dev, addr);
  270. }
  271. void msm_writel(u32 data, void __iomem *addr)
  272. {
  273. if (reglog)
  274. pr_debug("IO:W %pK %08x\n", addr, data);
  275. writel(data, addr);
  276. }
  277. u32 msm_readl(const void __iomem *addr)
  278. {
  279. u32 val = readl(addr);
  280. if (reglog)
  281. pr_err("IO:R %pK %08x\n", addr, val);
  282. return val;
  283. }
  284. int msm_get_src_bpc(int chroma_format,
  285. int bpc)
  286. {
  287. int src_bpp;
  288. switch (chroma_format) {
  289. case MSM_CHROMA_444:
  290. src_bpp = bpc * 3;
  291. break;
  292. case MSM_CHROMA_422:
  293. src_bpp = bpc * 2;
  294. break;
  295. case MSM_CHROMA_420:
  296. src_bpp = mult_frac(bpc, 3, 2);
  297. break;
  298. default:
  299. src_bpp = bpc * 3;
  300. break;
  301. }
  302. return src_bpp;
  303. }
  304. static int msm_drm_uninit(struct device *dev)
  305. {
  306. struct platform_device *pdev = to_platform_device(dev);
  307. struct drm_device *ddev = platform_get_drvdata(pdev);
  308. struct msm_drm_private *priv = ddev->dev_private;
  309. struct msm_kms *kms = priv->kms;
  310. struct msm_vm_client_entry *client_entry, *tmp;
  311. int i;
  312. flush_workqueue(priv->wq);
  313. pm_runtime_get_sync(dev);
  314. /* clean up display commit/event worker threads */
  315. for (i = 0; i < priv->num_crtcs; i++) {
  316. if (priv->disp_thread[i].thread) {
  317. kthread_flush_worker(&priv->disp_thread[i].worker);
  318. kthread_stop(priv->disp_thread[i].thread);
  319. priv->disp_thread[i].thread = NULL;
  320. }
  321. if (priv->event_thread[i].thread) {
  322. kthread_flush_worker(&priv->event_thread[i].worker);
  323. kthread_stop(priv->event_thread[i].thread);
  324. priv->event_thread[i].thread = NULL;
  325. }
  326. }
  327. drm_kms_helper_poll_fini(ddev);
  328. if (kms && kms->funcs)
  329. kms->funcs->debugfs_destroy(kms);
  330. sde_dbg_destroy();
  331. debugfs_remove_recursive(priv->debug_root);
  332. drm_mode_config_cleanup(ddev);
  333. if (priv->registered) {
  334. drm_dev_unregister(ddev);
  335. priv->registered = false;
  336. }
  337. #ifdef CONFIG_DRM_FBDEV_EMULATION
  338. if (fbdev && priv->fbdev)
  339. msm_fbdev_free(ddev);
  340. #endif
  341. drm_atomic_helper_shutdown(ddev);
  342. drm_irq_uninstall(ddev);
  343. if (kms && kms->funcs)
  344. kms->funcs->destroy(kms);
  345. if (priv->vram.paddr) {
  346. unsigned long attrs = DMA_ATTR_NO_KERNEL_MAPPING;
  347. drm_mm_takedown(&priv->vram.mm);
  348. dma_free_attrs(dev, priv->vram.size, NULL,
  349. priv->vram.paddr, attrs);
  350. }
  351. component_unbind_all(dev, ddev);
  352. pm_runtime_put_sync(dev);
  353. sde_power_resource_deinit(pdev, &priv->phandle);
  354. mutex_lock(&priv->vm_client_lock);
  355. /* clean up any unregistered clients */
  356. list_for_each_entry_safe(client_entry, tmp, &priv->vm_client_list,
  357. list) {
  358. list_del(&client_entry->list);
  359. kfree(client_entry);
  360. }
  361. mutex_unlock(&priv->vm_client_lock);
  362. msm_mdss_destroy(ddev);
  363. ddev->dev_private = NULL;
  364. destroy_workqueue(priv->wq);
  365. kfree(priv);
  366. drm_dev_put(ddev);
  367. return 0;
  368. }
  369. #define KMS_MDP4 4
  370. #define KMS_MDP5 5
  371. #define KMS_SDE 3
  372. static int get_mdp_ver(struct platform_device *pdev)
  373. {
  374. #ifdef CONFIG_OF
  375. static const struct of_device_id match_types[] = { {
  376. .compatible = "qcom,mdss_mdp",
  377. .data = (void *)KMS_MDP5,
  378. },
  379. {
  380. .compatible = "qcom,sde-kms",
  381. .data = (void *)KMS_SDE,
  382. },
  383. {},
  384. };
  385. struct device *dev = &pdev->dev;
  386. const struct of_device_id *match;
  387. match = of_match_node(match_types, dev->of_node);
  388. if (match)
  389. return (int)(unsigned long)match->data;
  390. #endif
  391. return KMS_MDP4;
  392. }
  393. static int msm_init_vram(struct drm_device *dev)
  394. {
  395. struct msm_drm_private *priv = dev->dev_private;
  396. struct device_node *node;
  397. unsigned long size = 0;
  398. int ret = 0;
  399. /* In the device-tree world, we could have a 'memory-region'
  400. * phandle, which gives us a link to our "vram". Allocating
  401. * is all nicely abstracted behind the dma api, but we need
  402. * to know the entire size to allocate it all in one go. There
  403. * are two cases:
  404. * 1) device with no IOMMU, in which case we need exclusive
  405. * access to a VRAM carveout big enough for all gpu
  406. * buffers
  407. * 2) device with IOMMU, but where the bootloader puts up
  408. * a splash screen. In this case, the VRAM carveout
  409. * need only be large enough for fbdev fb. But we need
  410. * exclusive access to the buffer to avoid the kernel
  411. * using those pages for other purposes (which appears
  412. * as corruption on screen before we have a chance to
  413. * load and do initial modeset)
  414. */
  415. node = of_parse_phandle(dev->dev->of_node, "memory-region", 0);
  416. if (node) {
  417. struct resource r;
  418. ret = of_address_to_resource(node, 0, &r);
  419. of_node_put(node);
  420. if (ret)
  421. return ret;
  422. size = r.end - r.start;
  423. DRM_INFO("using VRAM carveout: %lx@%pa\n", size, &r.start);
  424. /* if we have no IOMMU, then we need to use carveout allocator.
  425. * Grab the entire CMA chunk carved out in early startup in
  426. * mach-msm:
  427. */
  428. } else if (!iommu_present(&platform_bus_type)) {
  429. u32 vram_size;
  430. ret = of_property_read_u32(dev->dev->of_node,
  431. "qcom,vram-size", &vram_size);
  432. size = (ret < 0) ? memparse(vram, NULL) : vram_size;
  433. DRM_INFO("using 0x%lx VRAM carveout\n", size);
  434. ret = 0;
  435. }
  436. if (size) {
  437. unsigned long attrs = 0;
  438. void *p;
  439. priv->vram.size = size;
  440. drm_mm_init(&priv->vram.mm, 0, (size >> PAGE_SHIFT) - 1);
  441. spin_lock_init(&priv->vram.lock);
  442. attrs |= DMA_ATTR_NO_KERNEL_MAPPING;
  443. attrs |= DMA_ATTR_WRITE_COMBINE;
  444. /* note that for no-kernel-mapping, the vaddr returned
  445. * is bogus, but non-null if allocation succeeded:
  446. */
  447. p = dma_alloc_attrs(dev->dev, size,
  448. &priv->vram.paddr, GFP_KERNEL, attrs);
  449. if (!p) {
  450. dev_err(dev->dev, "failed to allocate VRAM\n");
  451. priv->vram.paddr = 0;
  452. return -ENOMEM;
  453. }
  454. dev_info(dev->dev, "VRAM: %08x->%08x\n",
  455. (uint32_t)priv->vram.paddr,
  456. (uint32_t)(priv->vram.paddr + size));
  457. }
  458. return ret;
  459. }
  460. #ifdef CONFIG_OF
  461. static int msm_component_bind_all(struct device *dev,
  462. struct drm_device *drm_dev)
  463. {
  464. int ret;
  465. ret = component_bind_all(dev, drm_dev);
  466. if (ret)
  467. DRM_ERROR("component_bind_all failed: %d\n", ret);
  468. return ret;
  469. }
  470. #else
  471. static int msm_component_bind_all(struct device *dev,
  472. struct drm_device *drm_dev)
  473. {
  474. return 0;
  475. }
  476. #endif
  477. static int msm_drm_display_thread_create(struct sched_param param,
  478. struct msm_drm_private *priv, struct drm_device *ddev,
  479. struct device *dev)
  480. {
  481. int i, ret = 0;
  482. /**
  483. * this priority was found during empiric testing to have appropriate
  484. * realtime scheduling to process display updates and interact with
  485. * other real time and normal priority task
  486. */
  487. param.sched_priority = 16;
  488. for (i = 0; i < priv->num_crtcs; i++) {
  489. /* initialize display thread */
  490. priv->disp_thread[i].crtc_id = priv->crtcs[i]->base.id;
  491. kthread_init_worker(&priv->disp_thread[i].worker);
  492. priv->disp_thread[i].dev = ddev;
  493. priv->disp_thread[i].thread =
  494. kthread_run(kthread_worker_fn,
  495. &priv->disp_thread[i].worker,
  496. "crtc_commit:%d", priv->disp_thread[i].crtc_id);
  497. ret = sched_setscheduler(priv->disp_thread[i].thread,
  498. SCHED_FIFO, &param);
  499. if (ret)
  500. pr_warn("display thread priority update failed: %d\n",
  501. ret);
  502. if (IS_ERR(priv->disp_thread[i].thread)) {
  503. dev_err(dev, "failed to create crtc_commit kthread\n");
  504. priv->disp_thread[i].thread = NULL;
  505. }
  506. /* initialize event thread */
  507. priv->event_thread[i].crtc_id = priv->crtcs[i]->base.id;
  508. kthread_init_worker(&priv->event_thread[i].worker);
  509. priv->event_thread[i].dev = ddev;
  510. priv->event_thread[i].thread =
  511. kthread_run(kthread_worker_fn,
  512. &priv->event_thread[i].worker,
  513. "crtc_event:%d", priv->event_thread[i].crtc_id);
  514. /**
  515. * event thread should also run at same priority as disp_thread
  516. * because it is handling frame_done events. A lower priority
  517. * event thread and higher priority disp_thread can causes
  518. * frame_pending counters beyond 2. This can lead to commit
  519. * failure at crtc commit level.
  520. */
  521. ret = sched_setscheduler(priv->event_thread[i].thread,
  522. SCHED_FIFO, &param);
  523. if (ret)
  524. pr_warn("display event thread priority update failed: %d\n",
  525. ret);
  526. if (IS_ERR(priv->event_thread[i].thread)) {
  527. dev_err(dev, "failed to create crtc_event kthread\n");
  528. priv->event_thread[i].thread = NULL;
  529. }
  530. if ((!priv->disp_thread[i].thread) ||
  531. !priv->event_thread[i].thread) {
  532. /* clean up previously created threads if any */
  533. for ( ; i >= 0; i--) {
  534. if (priv->disp_thread[i].thread) {
  535. kthread_stop(
  536. priv->disp_thread[i].thread);
  537. priv->disp_thread[i].thread = NULL;
  538. }
  539. if (priv->event_thread[i].thread) {
  540. kthread_stop(
  541. priv->event_thread[i].thread);
  542. priv->event_thread[i].thread = NULL;
  543. }
  544. }
  545. return -EINVAL;
  546. }
  547. }
  548. /**
  549. * Since pp interrupt is heavy weight, try to queue the work
  550. * into a dedicated worker thread, so that they dont interrupt
  551. * other important events.
  552. */
  553. kthread_init_worker(&priv->pp_event_worker);
  554. priv->pp_event_thread = kthread_run(kthread_worker_fn,
  555. &priv->pp_event_worker, "pp_event");
  556. ret = sched_setscheduler(priv->pp_event_thread,
  557. SCHED_FIFO, &param);
  558. if (ret)
  559. pr_warn("pp_event thread priority update failed: %d\n",
  560. ret);
  561. if (IS_ERR(priv->pp_event_thread)) {
  562. dev_err(dev, "failed to create pp_event kthread\n");
  563. ret = PTR_ERR(priv->pp_event_thread);
  564. priv->pp_event_thread = NULL;
  565. return ret;
  566. }
  567. return 0;
  568. }
  569. static struct msm_kms *_msm_drm_component_init_helper(
  570. struct msm_drm_private *priv,
  571. struct drm_device *ddev, struct device *dev,
  572. struct platform_device *pdev)
  573. {
  574. int ret;
  575. struct msm_kms *kms;
  576. switch (get_mdp_ver(pdev)) {
  577. case KMS_MDP4:
  578. kms = mdp4_kms_init(ddev);
  579. break;
  580. case KMS_MDP5:
  581. kms = mdp5_kms_init(ddev);
  582. break;
  583. case KMS_SDE:
  584. kms = sde_kms_init(ddev);
  585. break;
  586. default:
  587. kms = ERR_PTR(-ENODEV);
  588. break;
  589. }
  590. if (IS_ERR_OR_NULL(kms)) {
  591. /*
  592. * NOTE: once we have GPU support, having no kms should not
  593. * be considered fatal.. ideally we would still support gpu
  594. * and (for example) use dmabuf/prime to share buffers with
  595. * imx drm driver on iMX5
  596. */
  597. dev_err(dev, "failed to load kms\n");
  598. return kms;
  599. }
  600. priv->kms = kms;
  601. /**
  602. * Since kms->funcs->hw_init(kms) might call
  603. * drm_object_property_set_value to initialize some custom
  604. * properties we need to make sure mode_config.funcs are populated
  605. * beforehand to avoid dereferencing an unset value during the
  606. * drm_drv_uses_atomic_modeset check.
  607. */
  608. ddev->mode_config.funcs = &mode_config_funcs;
  609. ret = (kms)->funcs->hw_init(kms);
  610. if (ret) {
  611. dev_err(dev, "kms hw init failed: %d\n", ret);
  612. return ERR_PTR(ret);
  613. }
  614. return kms;
  615. }
  616. static int msm_drm_device_init(struct platform_device *pdev,
  617. struct drm_driver *drv)
  618. {
  619. struct device *dev = &pdev->dev;
  620. struct drm_device *ddev;
  621. struct msm_drm_private *priv;
  622. int i, ret;
  623. ddev = drm_dev_alloc(drv, dev);
  624. if (IS_ERR(ddev)) {
  625. dev_err(dev, "failed to allocate drm_device\n");
  626. return PTR_ERR(ddev);
  627. }
  628. drm_mode_config_init(ddev);
  629. platform_set_drvdata(pdev, ddev);
  630. priv = kzalloc(sizeof(*priv), GFP_KERNEL);
  631. if (!priv) {
  632. ret = -ENOMEM;
  633. goto priv_alloc_fail;
  634. }
  635. ddev->dev_private = priv;
  636. priv->dev = ddev;
  637. ret = sde_power_resource_init(pdev, &priv->phandle);
  638. if (ret) {
  639. pr_err("sde power resource init failed\n");
  640. goto power_init_fail;
  641. }
  642. ret = sde_dbg_init(&pdev->dev);
  643. if (ret) {
  644. dev_err(dev, "failed to init sde dbg: %d\n", ret);
  645. goto dbg_init_fail;
  646. }
  647. pm_runtime_enable(dev);
  648. ret = pm_runtime_get_sync(dev);
  649. if (ret < 0) {
  650. dev_err(dev, "resource enable failed: %d\n", ret);
  651. goto pm_runtime_error;
  652. }
  653. for (i = 0; i < SDE_POWER_HANDLE_DBUS_ID_MAX; i++)
  654. sde_power_data_bus_set_quota(&priv->phandle, i,
  655. SDE_POWER_HANDLE_CONT_SPLASH_BUS_AB_QUOTA,
  656. SDE_POWER_HANDLE_CONT_SPLASH_BUS_IB_QUOTA);
  657. return ret;
  658. pm_runtime_error:
  659. sde_dbg_destroy();
  660. dbg_init_fail:
  661. sde_power_resource_deinit(pdev, &priv->phandle);
  662. power_init_fail:
  663. priv_alloc_fail:
  664. drm_dev_put(ddev);
  665. kfree(priv);
  666. return ret;
  667. }
  668. static int msm_drm_component_init(struct device *dev)
  669. {
  670. struct platform_device *pdev = to_platform_device(dev);
  671. struct drm_device *ddev = platform_get_drvdata(pdev);
  672. struct msm_drm_private *priv = ddev->dev_private;
  673. struct msm_kms *kms = NULL;
  674. int ret;
  675. struct sched_param param = { 0 };
  676. struct drm_crtc *crtc;
  677. ret = msm_mdss_init(ddev);
  678. if (ret)
  679. goto mdss_init_fail;
  680. priv->wq = alloc_ordered_workqueue("msm_drm", 0);
  681. init_waitqueue_head(&priv->pending_crtcs_event);
  682. INIT_LIST_HEAD(&priv->client_event_list);
  683. INIT_LIST_HEAD(&priv->inactive_list);
  684. INIT_LIST_HEAD(&priv->vm_client_list);
  685. mutex_init(&priv->mm_lock);
  686. mutex_init(&priv->vm_client_lock);
  687. /* Bind all our sub-components: */
  688. ret = msm_component_bind_all(dev, ddev);
  689. if (ret)
  690. goto bind_fail;
  691. ret = msm_init_vram(ddev);
  692. if (ret)
  693. goto fail;
  694. ddev->mode_config.funcs = &mode_config_funcs;
  695. ddev->mode_config.helper_private = &mode_config_helper_funcs;
  696. kms = _msm_drm_component_init_helper(priv, ddev, dev, pdev);
  697. if (IS_ERR_OR_NULL(kms)) {
  698. dev_err(dev, "msm_drm_component_init_helper failed\n");
  699. goto fail;
  700. }
  701. /* Register rotator platform driver only after genpd init */
  702. sde_rotator_register();
  703. sde_rotator_smmu_driver_register();
  704. ret = msm_drm_display_thread_create(param, priv, ddev, dev);
  705. if (ret) {
  706. dev_err(dev, "msm_drm_display_thread_create failed\n");
  707. goto fail;
  708. }
  709. ret = drm_vblank_init(ddev, priv->num_crtcs);
  710. if (ret < 0) {
  711. dev_err(dev, "failed to initialize vblank\n");
  712. goto fail;
  713. }
  714. drm_for_each_crtc(crtc, ddev)
  715. drm_crtc_vblank_reset(crtc);
  716. if (kms) {
  717. pm_runtime_get_sync(dev);
  718. ret = drm_irq_install(ddev, platform_get_irq(pdev, 0));
  719. pm_runtime_put_sync(dev);
  720. if (ret < 0) {
  721. dev_err(dev, "failed to install IRQ handler\n");
  722. goto fail;
  723. }
  724. }
  725. drm_mode_config_reset(ddev);
  726. ret = drm_dev_register(ddev, 0);
  727. if (ret)
  728. goto fail;
  729. priv->registered = true;
  730. if (kms && kms->funcs && kms->funcs->cont_splash_config) {
  731. ret = kms->funcs->cont_splash_config(kms, NULL);
  732. if (ret) {
  733. dev_err(dev, "kms cont_splash config failed.\n");
  734. goto fail;
  735. }
  736. }
  737. #ifdef CONFIG_DRM_FBDEV_EMULATION
  738. if (fbdev)
  739. priv->fbdev = msm_fbdev_init(ddev);
  740. #endif
  741. /* create drm client only when fbdev is not supported */
  742. if (!priv->fbdev) {
  743. ret = drm_client_init(ddev, &kms->client, "kms_client", NULL);
  744. if (ret) {
  745. DRM_ERROR("failed to init kms_client: %d\n", ret);
  746. kms->client.dev = NULL;
  747. goto fail;
  748. }
  749. drm_client_register(&kms->client);
  750. }
  751. ret = sde_dbg_debugfs_register(dev);
  752. if (ret) {
  753. dev_err(dev, "failed to reg sde dbg debugfs: %d\n", ret);
  754. goto fail;
  755. }
  756. /* perform subdriver post initialization */
  757. if (kms && kms->funcs && kms->funcs->postinit) {
  758. ret = kms->funcs->postinit(kms);
  759. if (ret) {
  760. pr_err("kms post init failed: %d\n", ret);
  761. goto fail;
  762. }
  763. }
  764. drm_kms_helper_poll_init(ddev);
  765. return 0;
  766. fail:
  767. msm_drm_uninit(dev);
  768. return ret;
  769. bind_fail:
  770. msm_mdss_destroy(ddev);
  771. mdss_init_fail:
  772. sde_dbg_destroy();
  773. sde_power_resource_deinit(pdev, &priv->phandle);
  774. drm_dev_put(ddev);
  775. kfree(priv);
  776. return ret;
  777. }
  778. /*
  779. * DRM operations:
  780. */
  781. static int context_init(struct drm_device *dev, struct drm_file *file)
  782. {
  783. struct msm_file_private *ctx;
  784. ctx = kzalloc(sizeof(*ctx), GFP_KERNEL);
  785. if (!ctx)
  786. return -ENOMEM;
  787. mutex_init(&ctx->power_lock);
  788. file->driver_priv = ctx;
  789. if (dev && dev->dev_private) {
  790. struct msm_drm_private *priv = dev->dev_private;
  791. struct msm_kms *kms;
  792. kms = priv->kms;
  793. if (kms && kms->funcs && kms->funcs->postopen)
  794. kms->funcs->postopen(kms, file);
  795. }
  796. return 0;
  797. }
  798. static int msm_open(struct drm_device *dev, struct drm_file *file)
  799. {
  800. return context_init(dev, file);
  801. }
  802. static void context_close(struct msm_file_private *ctx)
  803. {
  804. kfree(ctx);
  805. }
  806. static void msm_postclose(struct drm_device *dev, struct drm_file *file)
  807. {
  808. struct msm_drm_private *priv = dev->dev_private;
  809. struct msm_file_private *ctx = file->driver_priv;
  810. struct msm_kms *kms = priv->kms;
  811. if (!kms)
  812. return;
  813. if (kms->funcs && kms->funcs->postclose)
  814. kms->funcs->postclose(kms, file);
  815. mutex_lock(&dev->struct_mutex);
  816. if (ctx == priv->lastctx)
  817. priv->lastctx = NULL;
  818. mutex_unlock(&dev->struct_mutex);
  819. mutex_lock(&ctx->power_lock);
  820. if (ctx->enable_refcnt) {
  821. SDE_EVT32(ctx->enable_refcnt);
  822. pm_runtime_put_sync(dev->dev);
  823. }
  824. mutex_unlock(&ctx->power_lock);
  825. context_close(ctx);
  826. }
  827. static void msm_lastclose(struct drm_device *dev)
  828. {
  829. struct msm_drm_private *priv = dev->dev_private;
  830. struct msm_kms *kms = priv->kms;
  831. int i, rc;
  832. if (!kms)
  833. return;
  834. /* check for splash status before triggering cleanup
  835. * if we end up here with splash status ON i.e before first
  836. * commit then ignore the last close call
  837. */
  838. if (kms->funcs && kms->funcs->check_for_splash
  839. && kms->funcs->check_for_splash(kms))
  840. return;
  841. /*
  842. * clean up vblank disable immediately as this is the last close.
  843. */
  844. for (i = 0; i < dev->num_crtcs; i++) {
  845. struct drm_vblank_crtc *vblank = &dev->vblank[i];
  846. struct timer_list *disable_timer = &vblank->disable_timer;
  847. if (del_timer_sync(disable_timer))
  848. disable_timer->function(disable_timer);
  849. }
  850. /* wait for pending vblank requests to be executed by worker thread */
  851. flush_workqueue(priv->wq);
  852. /* wait for any pending crtcs to finish before lastclose commit */
  853. msm_wait_event_timeout(priv->pending_crtcs_event, !priv->pending_crtcs,
  854. LASTCLOSE_TIMEOUT_MS, rc);
  855. if (!rc)
  856. DRM_INFO("wait for crtc mask 0x%x failed, commit anyway...\n",
  857. priv->pending_crtcs);
  858. if (priv->fbdev) {
  859. rc = drm_fb_helper_restore_fbdev_mode_unlocked(priv->fbdev);
  860. if (rc)
  861. DRM_ERROR("restore FBDEV mode failed: %d\n", rc);
  862. } else if (kms && kms->client.dev) {
  863. rc = drm_client_modeset_commit_locked(&kms->client);
  864. if (rc)
  865. DRM_ERROR("client modeset commit failed: %d\n", rc);
  866. }
  867. /* wait again, before kms driver does it's lastclose commit */
  868. msm_wait_event_timeout(priv->pending_crtcs_event, !priv->pending_crtcs,
  869. LASTCLOSE_TIMEOUT_MS, rc);
  870. if (!rc)
  871. DRM_INFO("wait for crtc mask 0x%x failed, commit anyway...\n",
  872. priv->pending_crtcs);
  873. if (kms->funcs && kms->funcs->lastclose)
  874. kms->funcs->lastclose(kms);
  875. }
  876. static irqreturn_t msm_irq(int irq, void *arg)
  877. {
  878. struct drm_device *dev = arg;
  879. struct msm_drm_private *priv = dev->dev_private;
  880. struct msm_kms *kms = priv->kms;
  881. BUG_ON(!kms);
  882. return kms->funcs->irq(kms);
  883. }
  884. static void msm_irq_preinstall(struct drm_device *dev)
  885. {
  886. struct msm_drm_private *priv = dev->dev_private;
  887. struct msm_kms *kms = priv->kms;
  888. BUG_ON(!kms);
  889. kms->funcs->irq_preinstall(kms);
  890. }
  891. static int msm_irq_postinstall(struct drm_device *dev)
  892. {
  893. struct msm_drm_private *priv = dev->dev_private;
  894. struct msm_kms *kms = priv->kms;
  895. BUG_ON(!kms);
  896. if (kms->funcs->irq_postinstall)
  897. return kms->funcs->irq_postinstall(kms);
  898. return 0;
  899. }
  900. static void msm_irq_uninstall(struct drm_device *dev)
  901. {
  902. struct msm_drm_private *priv = dev->dev_private;
  903. struct msm_kms *kms = priv->kms;
  904. BUG_ON(!kms);
  905. kms->funcs->irq_uninstall(kms);
  906. }
  907. /*
  908. * DRM ioctls:
  909. */
  910. static int msm_ioctl_gem_new(struct drm_device *dev, void *data,
  911. struct drm_file *file)
  912. {
  913. struct drm_msm_gem_new *args = data;
  914. if (args->flags & ~MSM_BO_FLAGS) {
  915. DRM_ERROR("invalid flags: %08x\n", args->flags);
  916. return -EINVAL;
  917. }
  918. return msm_gem_new_handle(dev, file, args->size,
  919. args->flags, &args->handle, NULL);
  920. }
  921. static inline ktime_t to_ktime(struct drm_msm_timespec timeout)
  922. {
  923. return ktime_set(timeout.tv_sec, timeout.tv_nsec);
  924. }
  925. static int msm_ioctl_gem_cpu_prep(struct drm_device *dev, void *data,
  926. struct drm_file *file)
  927. {
  928. struct drm_msm_gem_cpu_prep *args = data;
  929. struct drm_gem_object *obj;
  930. ktime_t timeout = to_ktime(args->timeout);
  931. int ret;
  932. if (args->op & ~MSM_PREP_FLAGS) {
  933. DRM_ERROR("invalid op: %08x\n", args->op);
  934. return -EINVAL;
  935. }
  936. obj = drm_gem_object_lookup(file, args->handle);
  937. if (!obj)
  938. return -ENOENT;
  939. ret = msm_gem_cpu_prep(obj, args->op, &timeout);
  940. drm_gem_object_put(obj);
  941. return ret;
  942. }
  943. static int msm_ioctl_gem_cpu_fini(struct drm_device *dev, void *data,
  944. struct drm_file *file)
  945. {
  946. struct drm_msm_gem_cpu_fini *args = data;
  947. struct drm_gem_object *obj;
  948. int ret;
  949. obj = drm_gem_object_lookup(file, args->handle);
  950. if (!obj)
  951. return -ENOENT;
  952. ret = msm_gem_cpu_fini(obj);
  953. drm_gem_object_put(obj);
  954. return ret;
  955. }
  956. static int msm_ioctl_gem_madvise(struct drm_device *dev, void *data,
  957. struct drm_file *file)
  958. {
  959. struct drm_msm_gem_madvise *args = data;
  960. struct drm_gem_object *obj;
  961. int ret;
  962. switch (args->madv) {
  963. case MSM_MADV_DONTNEED:
  964. case MSM_MADV_WILLNEED:
  965. break;
  966. default:
  967. return -EINVAL;
  968. }
  969. ret = mutex_lock_interruptible(&dev->struct_mutex);
  970. if (ret)
  971. return ret;
  972. obj = drm_gem_object_lookup(file, args->handle);
  973. if (!obj) {
  974. ret = -ENOENT;
  975. goto unlock;
  976. }
  977. ret = msm_gem_madvise(obj, args->madv);
  978. if (ret >= 0) {
  979. args->retained = ret;
  980. ret = 0;
  981. }
  982. drm_gem_object_put(obj);
  983. unlock:
  984. mutex_unlock(&dev->struct_mutex);
  985. return ret;
  986. }
  987. static int msm_drm_object_supports_event(struct drm_device *dev,
  988. struct drm_msm_event_req *req)
  989. {
  990. int ret = -EINVAL;
  991. struct drm_mode_object *arg_obj;
  992. arg_obj = drm_mode_object_find(dev, NULL, req->object_id,
  993. req->object_type);
  994. if (!arg_obj)
  995. return -ENOENT;
  996. switch (arg_obj->type) {
  997. case DRM_MODE_OBJECT_CRTC:
  998. case DRM_MODE_OBJECT_CONNECTOR:
  999. ret = 0;
  1000. break;
  1001. default:
  1002. ret = -EOPNOTSUPP;
  1003. break;
  1004. }
  1005. drm_mode_object_put(arg_obj);
  1006. return ret;
  1007. }
  1008. static int msm_register_event(struct drm_device *dev,
  1009. struct drm_msm_event_req *req, struct drm_file *file, bool en)
  1010. {
  1011. int ret = -EINVAL;
  1012. struct msm_drm_private *priv = dev->dev_private;
  1013. struct msm_kms *kms = priv->kms;
  1014. struct drm_mode_object *arg_obj;
  1015. arg_obj = drm_mode_object_find(dev, file, req->object_id,
  1016. req->object_type);
  1017. if (!arg_obj)
  1018. return -ENOENT;
  1019. ret = kms->funcs->register_events(kms, arg_obj, req->event, en);
  1020. drm_mode_object_put(arg_obj);
  1021. return ret;
  1022. }
  1023. static int msm_event_client_count(struct drm_device *dev,
  1024. struct drm_msm_event_req *req_event, bool locked)
  1025. {
  1026. struct msm_drm_private *priv = dev->dev_private;
  1027. unsigned long flag = 0;
  1028. struct msm_drm_event *node;
  1029. int count = 0;
  1030. if (!locked)
  1031. spin_lock_irqsave(&dev->event_lock, flag);
  1032. list_for_each_entry(node, &priv->client_event_list, base.link) {
  1033. if (node->event.base.type == req_event->event &&
  1034. node->event.info.object_id == req_event->object_id)
  1035. count++;
  1036. }
  1037. if (!locked)
  1038. spin_unlock_irqrestore(&dev->event_lock, flag);
  1039. return count;
  1040. }
  1041. static int msm_ioctl_register_event(struct drm_device *dev, void *data,
  1042. struct drm_file *file)
  1043. {
  1044. struct msm_drm_private *priv = dev->dev_private;
  1045. struct drm_msm_event_req *req_event = data;
  1046. struct msm_drm_event *client, *node;
  1047. unsigned long flag = 0;
  1048. bool dup_request = false;
  1049. int ret = 0, count = 0;
  1050. ret = msm_drm_object_supports_event(dev, req_event);
  1051. if (ret) {
  1052. DRM_ERROR("unsupported event %x object %x object id %d\n",
  1053. req_event->event, req_event->object_type,
  1054. req_event->object_id);
  1055. return ret;
  1056. }
  1057. spin_lock_irqsave(&dev->event_lock, flag);
  1058. list_for_each_entry(node, &priv->client_event_list, base.link) {
  1059. if (node->base.file_priv != file)
  1060. continue;
  1061. if (node->event.base.type == req_event->event &&
  1062. node->event.info.object_id == req_event->object_id) {
  1063. DRM_DEBUG("duplicate request for event %x obj id %d\n",
  1064. node->event.base.type,
  1065. node->event.info.object_id);
  1066. dup_request = true;
  1067. break;
  1068. }
  1069. }
  1070. spin_unlock_irqrestore(&dev->event_lock, flag);
  1071. if (dup_request)
  1072. return -EALREADY;
  1073. client = kzalloc(sizeof(*client), GFP_KERNEL);
  1074. if (!client)
  1075. return -ENOMEM;
  1076. client->base.file_priv = file;
  1077. client->base.event = &client->event.base;
  1078. client->event.base.type = req_event->event;
  1079. memcpy(&client->event.info, req_event, sizeof(client->event.info));
  1080. /* Get the count of clients that have registered for event.
  1081. * Event should be enabled for first client, for subsequent enable
  1082. * calls add to client list and return.
  1083. */
  1084. count = msm_event_client_count(dev, req_event, false);
  1085. if (count) {
  1086. /* Add current client to list */
  1087. spin_lock_irqsave(&dev->event_lock, flag);
  1088. list_add_tail(&client->base.link, &priv->client_event_list);
  1089. spin_unlock_irqrestore(&dev->event_lock, flag);
  1090. return 0;
  1091. }
  1092. ret = msm_register_event(dev, req_event, file, true);
  1093. if (ret) {
  1094. DRM_ERROR("failed to enable event %x object %x object id %d\n",
  1095. req_event->event, req_event->object_type,
  1096. req_event->object_id);
  1097. kfree(client);
  1098. } else {
  1099. /* Add current client to list */
  1100. spin_lock_irqsave(&dev->event_lock, flag);
  1101. list_add_tail(&client->base.link, &priv->client_event_list);
  1102. spin_unlock_irqrestore(&dev->event_lock, flag);
  1103. }
  1104. return ret;
  1105. }
  1106. static int msm_ioctl_deregister_event(struct drm_device *dev, void *data,
  1107. struct drm_file *file)
  1108. {
  1109. struct msm_drm_private *priv = dev->dev_private;
  1110. struct drm_msm_event_req *req_event = data;
  1111. struct msm_drm_event *client = NULL, *node, *temp;
  1112. unsigned long flag = 0;
  1113. int count = 0;
  1114. bool found = false;
  1115. int ret = 0;
  1116. ret = msm_drm_object_supports_event(dev, req_event);
  1117. if (ret) {
  1118. DRM_ERROR("unsupported event %x object %x object id %d\n",
  1119. req_event->event, req_event->object_type,
  1120. req_event->object_id);
  1121. return ret;
  1122. }
  1123. spin_lock_irqsave(&dev->event_lock, flag);
  1124. list_for_each_entry_safe(node, temp, &priv->client_event_list,
  1125. base.link) {
  1126. if (node->event.base.type == req_event->event &&
  1127. node->event.info.object_id == req_event->object_id &&
  1128. node->base.file_priv == file) {
  1129. client = node;
  1130. list_del(&client->base.link);
  1131. found = true;
  1132. kfree(client);
  1133. break;
  1134. }
  1135. }
  1136. spin_unlock_irqrestore(&dev->event_lock, flag);
  1137. if (!found)
  1138. return -ENOENT;
  1139. count = msm_event_client_count(dev, req_event, false);
  1140. if (!count)
  1141. ret = msm_register_event(dev, req_event, file, false);
  1142. return ret;
  1143. }
  1144. void msm_mode_object_event_notify(struct drm_mode_object *obj,
  1145. struct drm_device *dev, struct drm_event *event, u8 *payload)
  1146. {
  1147. struct msm_drm_private *priv = NULL;
  1148. unsigned long flags;
  1149. struct msm_drm_event *notify, *node;
  1150. int len = 0, ret;
  1151. if (!obj || !event || !event->length || !payload) {
  1152. DRM_ERROR("err param obj %pK event %pK len %d payload %pK\n",
  1153. obj, event, ((event) ? (event->length) : -1),
  1154. payload);
  1155. return;
  1156. }
  1157. priv = (dev) ? dev->dev_private : NULL;
  1158. if (!dev || !priv) {
  1159. DRM_ERROR("invalid dev %pK priv %pK\n", dev, priv);
  1160. return;
  1161. }
  1162. spin_lock_irqsave(&dev->event_lock, flags);
  1163. list_for_each_entry(node, &priv->client_event_list, base.link) {
  1164. if (node->event.base.type != event->type ||
  1165. obj->id != node->event.info.object_id)
  1166. continue;
  1167. len = event->length + sizeof(struct msm_drm_event);
  1168. if (node->base.file_priv->event_space < len) {
  1169. DRM_ERROR("Insufficient space %d for event %x len %d\n",
  1170. node->base.file_priv->event_space, event->type,
  1171. len);
  1172. continue;
  1173. }
  1174. notify = kzalloc(len, GFP_ATOMIC);
  1175. if (!notify)
  1176. continue;
  1177. notify->base.file_priv = node->base.file_priv;
  1178. notify->base.event = &notify->event.base;
  1179. notify->event.base.type = node->event.base.type;
  1180. notify->event.base.length = event->length +
  1181. sizeof(struct drm_msm_event_resp);
  1182. memcpy(&notify->event.info, &node->event.info,
  1183. sizeof(notify->event.info));
  1184. memcpy(notify->event.data, payload, event->length);
  1185. ret = drm_event_reserve_init_locked(dev, node->base.file_priv,
  1186. &notify->base, &notify->event.base);
  1187. if (ret) {
  1188. kfree(notify);
  1189. continue;
  1190. }
  1191. drm_send_event_locked(dev, &notify->base);
  1192. }
  1193. spin_unlock_irqrestore(&dev->event_lock, flags);
  1194. }
  1195. static int msm_release(struct inode *inode, struct file *filp)
  1196. {
  1197. struct drm_file *file_priv = filp->private_data;
  1198. struct drm_minor *minor = file_priv->minor;
  1199. struct drm_device *dev = minor->dev;
  1200. struct msm_drm_private *priv = dev->dev_private;
  1201. struct msm_drm_event *node, *temp, *tmp_node;
  1202. u32 count;
  1203. unsigned long flags;
  1204. LIST_HEAD(tmp_head);
  1205. spin_lock_irqsave(&dev->event_lock, flags);
  1206. list_for_each_entry_safe(node, temp, &priv->client_event_list,
  1207. base.link) {
  1208. if (node->base.file_priv != file_priv)
  1209. continue;
  1210. list_del(&node->base.link);
  1211. list_add_tail(&node->base.link, &tmp_head);
  1212. }
  1213. spin_unlock_irqrestore(&dev->event_lock, flags);
  1214. list_for_each_entry_safe(node, temp, &tmp_head,
  1215. base.link) {
  1216. list_del(&node->base.link);
  1217. count = msm_event_client_count(dev, &node->event.info, false);
  1218. list_for_each_entry(tmp_node, &tmp_head, base.link) {
  1219. if (tmp_node->event.base.type ==
  1220. node->event.info.event &&
  1221. tmp_node->event.info.object_id ==
  1222. node->event.info.object_id)
  1223. count++;
  1224. }
  1225. if (!count)
  1226. msm_register_event(dev, &node->event.info, file_priv,
  1227. false);
  1228. kfree(node);
  1229. }
  1230. return drm_release(inode, filp);
  1231. }
  1232. /**
  1233. * msm_ioctl_rmfb2 - remove an FB from the configuration
  1234. * @dev: drm device for the ioctl
  1235. * @data: data pointer for the ioctl
  1236. * @file_priv: drm file for the ioctl call
  1237. *
  1238. * Remove the FB specified by the user.
  1239. *
  1240. * Called by the user via ioctl.
  1241. *
  1242. * Returns:
  1243. * Zero on success, negative errno on failure.
  1244. */
  1245. int msm_ioctl_rmfb2(struct drm_device *dev, void *data,
  1246. struct drm_file *file_priv)
  1247. {
  1248. struct drm_framebuffer *fb = NULL;
  1249. struct drm_framebuffer *fbl = NULL;
  1250. uint32_t *id = data;
  1251. int found = 0;
  1252. if (!drm_core_check_feature(dev, DRIVER_MODESET))
  1253. return -EINVAL;
  1254. fb = drm_framebuffer_lookup(dev, file_priv, *id);
  1255. if (!fb)
  1256. return -ENOENT;
  1257. /* drop extra ref from traversing drm_framebuffer_lookup */
  1258. drm_framebuffer_put(fb);
  1259. mutex_lock(&file_priv->fbs_lock);
  1260. list_for_each_entry(fbl, &file_priv->fbs, filp_head)
  1261. if (fb == fbl)
  1262. found = 1;
  1263. if (!found) {
  1264. mutex_unlock(&file_priv->fbs_lock);
  1265. return -ENOENT;
  1266. }
  1267. list_del_init(&fb->filp_head);
  1268. mutex_unlock(&file_priv->fbs_lock);
  1269. drm_framebuffer_put(fb);
  1270. return 0;
  1271. }
  1272. EXPORT_SYMBOL(msm_ioctl_rmfb2);
  1273. /**
  1274. * msm_ioctl_power_ctrl - enable/disable power vote on MDSS Hw
  1275. * @dev: drm device for the ioctl
  1276. * @data: data pointer for the ioctl
  1277. * @file_priv: drm file for the ioctl call
  1278. *
  1279. */
  1280. int msm_ioctl_power_ctrl(struct drm_device *dev, void *data,
  1281. struct drm_file *file_priv)
  1282. {
  1283. struct msm_file_private *ctx = file_priv->driver_priv;
  1284. struct msm_drm_private *priv;
  1285. struct drm_msm_power_ctrl *power_ctrl = data;
  1286. bool vote_req = false;
  1287. int old_cnt;
  1288. int rc = 0;
  1289. if (unlikely(!power_ctrl)) {
  1290. DRM_ERROR("invalid ioctl data\n");
  1291. return -EINVAL;
  1292. }
  1293. priv = dev->dev_private;
  1294. mutex_lock(&ctx->power_lock);
  1295. old_cnt = ctx->enable_refcnt;
  1296. if (power_ctrl->enable) {
  1297. if (!ctx->enable_refcnt)
  1298. vote_req = true;
  1299. ctx->enable_refcnt++;
  1300. } else if (ctx->enable_refcnt) {
  1301. ctx->enable_refcnt--;
  1302. if (!ctx->enable_refcnt)
  1303. vote_req = true;
  1304. } else {
  1305. pr_err("ignoring, unbalanced disable\n");
  1306. }
  1307. if (vote_req) {
  1308. if (power_ctrl->enable)
  1309. rc = pm_runtime_get_sync(dev->dev);
  1310. else
  1311. pm_runtime_put_sync(dev->dev);
  1312. if (rc < 0)
  1313. ctx->enable_refcnt = old_cnt;
  1314. else
  1315. rc = 0;
  1316. }
  1317. pr_debug("pid %d enable %d, refcnt %d, vote_req %d\n",
  1318. current->pid, power_ctrl->enable, ctx->enable_refcnt,
  1319. vote_req);
  1320. SDE_EVT32(current->pid, power_ctrl->enable, ctx->enable_refcnt,
  1321. vote_req);
  1322. mutex_unlock(&ctx->power_lock);
  1323. return rc;
  1324. }
  1325. /**
  1326. * msm_ioctl_display_early_wakeup - early wakeup display.
  1327. * @dev: drm device for the ioctl
  1328. * @data: data pointer for the ioctl
  1329. * @file_priv: drm file for the ioctl call
  1330. *
  1331. */
  1332. int msm_ioctl_display_hint_ops(struct drm_device *dev, void *data,
  1333. struct drm_file *file_priv)
  1334. {
  1335. struct drm_msm_display_hint *display_hint = data;
  1336. struct drm_msm_early_wakeup early_wakeup;
  1337. void __user *early_wakeup_usr;
  1338. struct msm_drm_private *priv;
  1339. struct msm_kms *kms;
  1340. priv = dev->dev_private;
  1341. kms = priv->kms;
  1342. if (unlikely(!display_hint)) {
  1343. DRM_ERROR("invalid ioctl data\n");
  1344. return -EINVAL;
  1345. }
  1346. SDE_EVT32(display_hint->hint_flags);
  1347. if (display_hint->hint_flags == DRM_MSM_DISPLAY_EARLY_WAKEUP_HINT) {
  1348. if (!display_hint->data) {
  1349. DRM_ERROR("early_wakeup: wrong parameter\n");
  1350. return -EINVAL;
  1351. }
  1352. early_wakeup_usr =
  1353. (void __user *)((uintptr_t)display_hint->data);
  1354. if (copy_from_user(&early_wakeup, early_wakeup_usr,
  1355. sizeof(early_wakeup))) {
  1356. DRM_ERROR("early_wakeup: copy from user failed\n");
  1357. return -EINVAL;
  1358. }
  1359. SDE_EVT32(early_wakeup.wakeup_hint);
  1360. if (kms && kms->funcs && kms->funcs->display_early_wakeup
  1361. && early_wakeup.wakeup_hint)
  1362. kms->funcs->display_early_wakeup(dev,
  1363. early_wakeup.connector_id);
  1364. }
  1365. return 0;
  1366. }
  1367. static const struct drm_ioctl_desc msm_ioctls[] = {
  1368. DRM_IOCTL_DEF_DRV(MSM_GEM_NEW, msm_ioctl_gem_new, DRM_AUTH|DRM_RENDER_ALLOW),
  1369. DRM_IOCTL_DEF_DRV(MSM_GEM_CPU_PREP, msm_ioctl_gem_cpu_prep, DRM_AUTH|DRM_RENDER_ALLOW),
  1370. DRM_IOCTL_DEF_DRV(MSM_GEM_CPU_FINI, msm_ioctl_gem_cpu_fini, DRM_AUTH|DRM_RENDER_ALLOW),
  1371. DRM_IOCTL_DEF_DRV(MSM_GEM_MADVISE, msm_ioctl_gem_madvise, DRM_AUTH|DRM_RENDER_ALLOW),
  1372. DRM_IOCTL_DEF_DRV(SDE_WB_CONFIG, sde_wb_config, DRM_UNLOCKED|DRM_AUTH),
  1373. DRM_IOCTL_DEF_DRV(MSM_REGISTER_EVENT, msm_ioctl_register_event,
  1374. DRM_UNLOCKED),
  1375. DRM_IOCTL_DEF_DRV(MSM_DEREGISTER_EVENT, msm_ioctl_deregister_event,
  1376. DRM_UNLOCKED),
  1377. DRM_IOCTL_DEF_DRV(MSM_RMFB2, msm_ioctl_rmfb2, DRM_UNLOCKED),
  1378. DRM_IOCTL_DEF_DRV(MSM_POWER_CTRL, msm_ioctl_power_ctrl,
  1379. DRM_RENDER_ALLOW),
  1380. DRM_IOCTL_DEF_DRV(MSM_DISPLAY_HINT, msm_ioctl_display_hint_ops,
  1381. DRM_UNLOCKED),
  1382. };
  1383. static const struct vm_operations_struct vm_ops = {
  1384. .fault = msm_gem_fault,
  1385. .open = drm_gem_vm_open,
  1386. .close = drm_gem_vm_close,
  1387. };
  1388. static const struct file_operations fops = {
  1389. .owner = THIS_MODULE,
  1390. .open = drm_open,
  1391. .release = msm_release,
  1392. .unlocked_ioctl = drm_ioctl,
  1393. .compat_ioctl = drm_compat_ioctl,
  1394. .poll = drm_poll,
  1395. .read = drm_read,
  1396. .llseek = no_llseek,
  1397. .mmap = msm_gem_mmap,
  1398. };
  1399. static struct drm_driver msm_driver = {
  1400. .driver_features = DRIVER_GEM |
  1401. DRIVER_RENDER |
  1402. DRIVER_ATOMIC |
  1403. DRIVER_MODESET,
  1404. .open = msm_open,
  1405. .postclose = msm_postclose,
  1406. .lastclose = msm_lastclose,
  1407. .irq_handler = msm_irq,
  1408. .irq_preinstall = msm_irq_preinstall,
  1409. .irq_postinstall = msm_irq_postinstall,
  1410. .irq_uninstall = msm_irq_uninstall,
  1411. .gem_free_object_unlocked = msm_gem_free_object,
  1412. .gem_vm_ops = &vm_ops,
  1413. .dumb_create = msm_gem_dumb_create,
  1414. .dumb_map_offset = msm_gem_dumb_map_offset,
  1415. .prime_handle_to_fd = drm_gem_prime_handle_to_fd,
  1416. .prime_fd_to_handle = drm_gem_prime_fd_to_handle,
  1417. .gem_prime_export = drm_gem_prime_export,
  1418. .gem_prime_import = msm_gem_prime_import,
  1419. .gem_prime_pin = msm_gem_prime_pin,
  1420. .gem_prime_unpin = msm_gem_prime_unpin,
  1421. .gem_prime_get_sg_table = msm_gem_prime_get_sg_table,
  1422. .gem_prime_import_sg_table = msm_gem_prime_import_sg_table,
  1423. .gem_prime_vmap = msm_gem_prime_vmap,
  1424. .gem_prime_vunmap = msm_gem_prime_vunmap,
  1425. .gem_prime_mmap = msm_gem_prime_mmap,
  1426. .ioctls = msm_ioctls,
  1427. .num_ioctls = ARRAY_SIZE(msm_ioctls),
  1428. .fops = &fops,
  1429. .name = "msm_drm",
  1430. .desc = "MSM Snapdragon DRM",
  1431. .date = "20130625",
  1432. .major = MSM_VERSION_MAJOR,
  1433. .minor = MSM_VERSION_MINOR,
  1434. .patchlevel = MSM_VERSION_PATCHLEVEL,
  1435. };
  1436. #ifdef CONFIG_PM_SLEEP
  1437. static int msm_pm_suspend(struct device *dev)
  1438. {
  1439. struct drm_device *ddev;
  1440. struct msm_drm_private *priv;
  1441. struct msm_kms *kms;
  1442. if (!dev)
  1443. return -EINVAL;
  1444. ddev = dev_get_drvdata(dev);
  1445. if (!ddev || !ddev->dev_private)
  1446. return -EINVAL;
  1447. priv = ddev->dev_private;
  1448. kms = priv->kms;
  1449. if (kms && kms->funcs && kms->funcs->pm_suspend)
  1450. return kms->funcs->pm_suspend(dev);
  1451. /* disable hot-plug polling */
  1452. drm_kms_helper_poll_disable(ddev);
  1453. return 0;
  1454. }
  1455. static int msm_pm_resume(struct device *dev)
  1456. {
  1457. struct drm_device *ddev;
  1458. struct msm_drm_private *priv;
  1459. struct msm_kms *kms;
  1460. if (!dev)
  1461. return -EINVAL;
  1462. ddev = dev_get_drvdata(dev);
  1463. if (!ddev || !ddev->dev_private)
  1464. return -EINVAL;
  1465. priv = ddev->dev_private;
  1466. kms = priv->kms;
  1467. if (kms && kms->funcs && kms->funcs->pm_resume)
  1468. return kms->funcs->pm_resume(dev);
  1469. /* enable hot-plug polling */
  1470. drm_kms_helper_poll_enable(ddev);
  1471. return 0;
  1472. }
  1473. #endif
  1474. #ifdef CONFIG_PM
  1475. static int msm_runtime_suspend(struct device *dev)
  1476. {
  1477. struct drm_device *ddev = dev_get_drvdata(dev);
  1478. struct msm_drm_private *priv = ddev->dev_private;
  1479. DBG("");
  1480. if (priv->mdss)
  1481. msm_mdss_disable(priv->mdss);
  1482. else
  1483. sde_power_resource_enable(&priv->phandle, false);
  1484. return 0;
  1485. }
  1486. static int msm_runtime_resume(struct device *dev)
  1487. {
  1488. struct drm_device *ddev = dev_get_drvdata(dev);
  1489. struct msm_drm_private *priv = ddev->dev_private;
  1490. int ret;
  1491. DBG("");
  1492. if (priv->mdss)
  1493. ret = msm_mdss_enable(priv->mdss);
  1494. else
  1495. ret = sde_power_resource_enable(&priv->phandle, true);
  1496. return ret;
  1497. }
  1498. #endif
  1499. static const struct dev_pm_ops msm_pm_ops = {
  1500. SET_SYSTEM_SLEEP_PM_OPS(msm_pm_suspend, msm_pm_resume)
  1501. SET_RUNTIME_PM_OPS(msm_runtime_suspend, msm_runtime_resume, NULL)
  1502. };
  1503. /*
  1504. * Componentized driver support:
  1505. */
  1506. /*
  1507. * NOTE: duplication of the same code as exynos or imx (or probably any other).
  1508. * so probably some room for some helpers
  1509. */
  1510. static int compare_of(struct device *dev, void *data)
  1511. {
  1512. return dev->of_node == data;
  1513. }
  1514. /*
  1515. * Identify what components need to be added by parsing what remote-endpoints
  1516. * our MDP output ports are connected to. In the case of LVDS on MDP4, there
  1517. * is no external component that we need to add since LVDS is within MDP4
  1518. * itself.
  1519. */
  1520. static int add_components_mdp(struct device *mdp_dev,
  1521. struct component_match **matchptr)
  1522. {
  1523. struct device_node *np = mdp_dev->of_node;
  1524. struct device_node *ep_node;
  1525. struct device *master_dev;
  1526. /*
  1527. * on MDP4 based platforms, the MDP platform device is the component
  1528. * master that adds other display interface components to itself.
  1529. *
  1530. * on MDP5 based platforms, the MDSS platform device is the component
  1531. * master that adds MDP5 and other display interface components to
  1532. * itself.
  1533. */
  1534. if (of_device_is_compatible(np, "qcom,mdp4"))
  1535. master_dev = mdp_dev;
  1536. else
  1537. master_dev = mdp_dev->parent;
  1538. for_each_endpoint_of_node(np, ep_node) {
  1539. struct device_node *intf;
  1540. struct of_endpoint ep;
  1541. int ret;
  1542. ret = of_graph_parse_endpoint(ep_node, &ep);
  1543. if (ret) {
  1544. dev_err(mdp_dev, "unable to parse port endpoint\n");
  1545. of_node_put(ep_node);
  1546. return ret;
  1547. }
  1548. /*
  1549. * The LCDC/LVDS port on MDP4 is a speacial case where the
  1550. * remote-endpoint isn't a component that we need to add
  1551. */
  1552. if (of_device_is_compatible(np, "qcom,mdp4") &&
  1553. ep.port == 0)
  1554. continue;
  1555. /*
  1556. * It's okay if some of the ports don't have a remote endpoint
  1557. * specified. It just means that the port isn't connected to
  1558. * any external interface.
  1559. */
  1560. intf = of_graph_get_remote_port_parent(ep_node);
  1561. if (!intf)
  1562. continue;
  1563. if (of_device_is_available(intf))
  1564. drm_of_component_match_add(master_dev, matchptr,
  1565. compare_of, intf);
  1566. of_node_put(intf);
  1567. }
  1568. return 0;
  1569. }
  1570. static int compare_name_mdp(struct device *dev, void *data)
  1571. {
  1572. return (strnstr(dev_name(dev), "mdp", strlen("mdp")) != NULL);
  1573. }
  1574. static int add_display_components(struct device *dev,
  1575. struct component_match **matchptr)
  1576. {
  1577. struct device *mdp_dev = NULL;
  1578. struct device_node *node;
  1579. int ret;
  1580. if (of_device_is_compatible(dev->of_node, "qcom,sde-kms")) {
  1581. struct device_node *np = dev->of_node;
  1582. unsigned int i;
  1583. for (i = 0; ; i++) {
  1584. node = of_parse_phandle(np, "connectors", i);
  1585. if (!node)
  1586. break;
  1587. component_match_add(dev, matchptr, compare_of, node);
  1588. }
  1589. return 0;
  1590. }
  1591. /*
  1592. * MDP5 based devices don't have a flat hierarchy. There is a top level
  1593. * parent: MDSS, and children: MDP5, DSI, HDMI, eDP etc. Populate the
  1594. * children devices, find the MDP5 node, and then add the interfaces
  1595. * to our components list.
  1596. */
  1597. if (of_device_is_compatible(dev->of_node, "qcom,mdss")) {
  1598. ret = of_platform_populate(dev->of_node, NULL, NULL, dev);
  1599. if (ret) {
  1600. dev_err(dev, "failed to populate children devices\n");
  1601. return ret;
  1602. }
  1603. mdp_dev = device_find_child(dev, NULL, compare_name_mdp);
  1604. if (!mdp_dev) {
  1605. dev_err(dev, "failed to find MDSS MDP node\n");
  1606. of_platform_depopulate(dev);
  1607. return -ENODEV;
  1608. }
  1609. put_device(mdp_dev);
  1610. /* add the MDP component itself */
  1611. component_match_add(dev, matchptr, compare_of,
  1612. mdp_dev->of_node);
  1613. } else {
  1614. /* MDP4 */
  1615. mdp_dev = dev;
  1616. }
  1617. ret = add_components_mdp(mdp_dev, matchptr);
  1618. if (ret)
  1619. of_platform_depopulate(dev);
  1620. return ret;
  1621. }
  1622. struct msm_gem_address_space *
  1623. msm_gem_smmu_address_space_get(struct drm_device *dev,
  1624. unsigned int domain)
  1625. {
  1626. struct msm_drm_private *priv = NULL;
  1627. struct msm_kms *kms;
  1628. const struct msm_kms_funcs *funcs;
  1629. struct msm_gem_address_space *aspace;
  1630. if (!iommu_present(&platform_bus_type))
  1631. return ERR_PTR(-ENODEV);
  1632. if ((!dev) || (!dev->dev_private))
  1633. return ERR_PTR(-EINVAL);
  1634. priv = dev->dev_private;
  1635. kms = priv->kms;
  1636. if (!kms)
  1637. return ERR_PTR(-EINVAL);
  1638. funcs = kms->funcs;
  1639. if ((!funcs) || (!funcs->get_address_space))
  1640. return ERR_PTR(-EINVAL);
  1641. aspace = funcs->get_address_space(priv->kms, domain);
  1642. return aspace ? aspace : ERR_PTR(-EINVAL);
  1643. }
  1644. int msm_get_mixer_count(struct msm_drm_private *priv,
  1645. const struct drm_display_mode *mode,
  1646. const struct msm_resource_caps_info *res, u32 *num_lm)
  1647. {
  1648. struct msm_kms *kms;
  1649. const struct msm_kms_funcs *funcs;
  1650. if (!priv) {
  1651. DRM_ERROR("invalid drm private struct\n");
  1652. return -EINVAL;
  1653. }
  1654. kms = priv->kms;
  1655. if (!kms) {
  1656. DRM_ERROR("invalid msm kms struct\n");
  1657. return -EINVAL;
  1658. }
  1659. funcs = kms->funcs;
  1660. if (!funcs || !funcs->get_mixer_count) {
  1661. DRM_ERROR("invalid function pointers\n");
  1662. return -EINVAL;
  1663. }
  1664. return funcs->get_mixer_count(priv->kms, mode, res, num_lm);
  1665. }
  1666. int msm_get_dsc_count(struct msm_drm_private *priv,
  1667. u32 hdisplay, u32 *num_dsc)
  1668. {
  1669. struct msm_kms *kms;
  1670. const struct msm_kms_funcs *funcs;
  1671. if (!priv) {
  1672. DRM_ERROR("invalid drm private struct\n");
  1673. return -EINVAL;
  1674. }
  1675. kms = priv->kms;
  1676. if (!kms) {
  1677. DRM_ERROR("invalid msm kms struct\n");
  1678. return -EINVAL;
  1679. }
  1680. funcs = kms->funcs;
  1681. if (!funcs || !funcs->get_dsc_count) {
  1682. DRM_ERROR("invalid function pointers\n");
  1683. return -EINVAL;
  1684. }
  1685. return funcs->get_dsc_count(priv->kms, hdisplay, num_dsc);
  1686. }
  1687. static int msm_drm_bind(struct device *dev)
  1688. {
  1689. return msm_drm_component_init(dev);
  1690. }
  1691. static void msm_drm_unbind(struct device *dev)
  1692. {
  1693. msm_drm_uninit(dev);
  1694. }
  1695. static const struct component_master_ops msm_drm_ops = {
  1696. .bind = msm_drm_bind,
  1697. .unbind = msm_drm_unbind,
  1698. };
  1699. static int msm_drm_component_dependency_check(struct device *dev)
  1700. {
  1701. struct device_node *node;
  1702. struct device_node *np = dev->of_node;
  1703. unsigned int i;
  1704. if (!of_device_is_compatible(dev->of_node, "qcom,sde-kms"))
  1705. return 0;
  1706. for (i = 0; ; i++) {
  1707. node = of_parse_phandle(np, "connectors", i);
  1708. if (!node)
  1709. break;
  1710. if (of_node_name_eq(node,"qcom,sde_rscc") &&
  1711. of_device_is_available(node) &&
  1712. of_node_check_flag(node, OF_POPULATED)) {
  1713. struct platform_device *pdev =
  1714. of_find_device_by_node(node);
  1715. if (!platform_get_drvdata(pdev)) {
  1716. dev_err(dev,
  1717. "qcom,sde_rscc not probed yet\n");
  1718. return -EPROBE_DEFER;
  1719. } else {
  1720. return 0;
  1721. }
  1722. }
  1723. }
  1724. return 0;
  1725. }
  1726. /*
  1727. * Platform driver:
  1728. */
  1729. static int msm_pdev_probe(struct platform_device *pdev)
  1730. {
  1731. int ret;
  1732. struct component_match *match = NULL;
  1733. ret = msm_drm_component_dependency_check(&pdev->dev);
  1734. if (ret)
  1735. return ret;
  1736. ret = msm_drm_device_init(pdev, &msm_driver);
  1737. if (ret)
  1738. return ret;
  1739. ret = add_display_components(&pdev->dev, &match);
  1740. if (ret)
  1741. return ret;
  1742. if (!match)
  1743. return -ENODEV;
  1744. pdev->dev.coherent_dma_mask = DMA_BIT_MASK(32);
  1745. return component_master_add_with_match(&pdev->dev, &msm_drm_ops, match);
  1746. }
  1747. static int msm_pdev_remove(struct platform_device *pdev)
  1748. {
  1749. component_master_del(&pdev->dev, &msm_drm_ops);
  1750. of_platform_depopulate(&pdev->dev);
  1751. return 0;
  1752. }
  1753. static void msm_pdev_shutdown(struct platform_device *pdev)
  1754. {
  1755. struct drm_device *ddev = platform_get_drvdata(pdev);
  1756. struct msm_drm_private *priv = NULL;
  1757. if (!ddev) {
  1758. DRM_ERROR("invalid drm device node\n");
  1759. return;
  1760. }
  1761. priv = ddev->dev_private;
  1762. if (!priv) {
  1763. DRM_ERROR("invalid msm drm private node\n");
  1764. return;
  1765. }
  1766. msm_lastclose(ddev);
  1767. /* set this after lastclose to allow kickoff from lastclose */
  1768. priv->shutdown_in_progress = true;
  1769. }
  1770. static const struct of_device_id dt_match[] = {
  1771. { .compatible = "qcom,mdp4", .data = (void *)KMS_MDP4 },
  1772. { .compatible = "qcom,mdss", .data = (void *)KMS_MDP5 },
  1773. { .compatible = "qcom,sde-kms", .data = (void *)KMS_SDE },
  1774. {},
  1775. };
  1776. MODULE_DEVICE_TABLE(of, dt_match);
  1777. static struct platform_driver msm_platform_driver = {
  1778. .probe = msm_pdev_probe,
  1779. .remove = msm_pdev_remove,
  1780. .shutdown = msm_pdev_shutdown,
  1781. .driver = {
  1782. .name = "msm_drm",
  1783. .of_match_table = dt_match,
  1784. .pm = &msm_pm_ops,
  1785. .suppress_bind_attrs = true,
  1786. },
  1787. };
  1788. static int __init msm_drm_register(void)
  1789. {
  1790. if (!modeset)
  1791. return -EINVAL;
  1792. DBG("init");
  1793. sde_rsc_rpmh_register();
  1794. sde_rsc_register();
  1795. dsi_display_register();
  1796. msm_hdcp_register();
  1797. dp_display_register();
  1798. msm_smmu_driver_init();
  1799. msm_dsi_register();
  1800. msm_edp_register();
  1801. msm_hdmi_register();
  1802. sde_wb_register();
  1803. return platform_driver_register(&msm_platform_driver);
  1804. }
  1805. static void __exit msm_drm_unregister(void)
  1806. {
  1807. DBG("fini");
  1808. platform_driver_unregister(&msm_platform_driver);
  1809. sde_wb_unregister();
  1810. msm_hdmi_unregister();
  1811. msm_edp_unregister();
  1812. msm_dsi_unregister();
  1813. sde_rotator_smmu_driver_unregister();
  1814. sde_rotator_unregister();
  1815. msm_smmu_driver_cleanup();
  1816. msm_hdcp_unregister();
  1817. dp_display_unregister();
  1818. dsi_display_unregister();
  1819. sde_rsc_unregister();
  1820. }
  1821. module_init(msm_drm_register);
  1822. module_exit(msm_drm_unregister);
  1823. #if IS_ENABLED(CONFIG_MSM_MMRM)
  1824. MODULE_SOFTDEP("pre: msm-mmrm");
  1825. #endif
  1826. MODULE_AUTHOR("Rob Clark <[email protected]");
  1827. MODULE_DESCRIPTION("MSM DRM Driver");
  1828. MODULE_LICENSE("GPL");