dsi_drm.c 29 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2019, The Linux Foundation. All rights reserved.
  4. */
  5. #include <drm/drm_atomic_helper.h>
  6. #include <drm/drm_atomic.h>
  7. #include "msm_kms.h"
  8. #include "sde_connector.h"
  9. #include "dsi_drm.h"
  10. #include "sde_trace.h"
  11. #define to_dsi_bridge(x) container_of((x), struct dsi_bridge, base)
  12. #define to_dsi_state(x) container_of((x), struct dsi_connector_state, base)
  13. #define DEFAULT_PANEL_JITTER_NUMERATOR 2
  14. #define DEFAULT_PANEL_JITTER_DENOMINATOR 1
  15. #define DEFAULT_PANEL_JITTER_ARRAY_SIZE 2
  16. #define DEFAULT_PANEL_PREFILL_LINES 25
  17. static struct dsi_display_mode_priv_info default_priv_info = {
  18. .panel_jitter_numer = DEFAULT_PANEL_JITTER_NUMERATOR,
  19. .panel_jitter_denom = DEFAULT_PANEL_JITTER_DENOMINATOR,
  20. .panel_prefill_lines = DEFAULT_PANEL_PREFILL_LINES,
  21. .dsc_enabled = false,
  22. };
  23. static void convert_to_dsi_mode(const struct drm_display_mode *drm_mode,
  24. struct dsi_display_mode *dsi_mode)
  25. {
  26. memset(dsi_mode, 0, sizeof(*dsi_mode));
  27. dsi_mode->timing.h_active = drm_mode->hdisplay;
  28. dsi_mode->timing.h_back_porch = drm_mode->htotal - drm_mode->hsync_end;
  29. dsi_mode->timing.h_sync_width = drm_mode->htotal -
  30. (drm_mode->hsync_start + dsi_mode->timing.h_back_porch);
  31. dsi_mode->timing.h_front_porch = drm_mode->hsync_start -
  32. drm_mode->hdisplay;
  33. dsi_mode->timing.h_skew = drm_mode->hskew;
  34. dsi_mode->timing.v_active = drm_mode->vdisplay;
  35. dsi_mode->timing.v_back_porch = drm_mode->vtotal - drm_mode->vsync_end;
  36. dsi_mode->timing.v_sync_width = drm_mode->vtotal -
  37. (drm_mode->vsync_start + dsi_mode->timing.v_back_porch);
  38. dsi_mode->timing.v_front_porch = drm_mode->vsync_start -
  39. drm_mode->vdisplay;
  40. dsi_mode->timing.refresh_rate = drm_mode->vrefresh;
  41. dsi_mode->pixel_clk_khz = drm_mode->clock;
  42. dsi_mode->priv_info =
  43. (struct dsi_display_mode_priv_info *)drm_mode->private;
  44. if (dsi_mode->priv_info) {
  45. dsi_mode->timing.dsc_enabled = dsi_mode->priv_info->dsc_enabled;
  46. dsi_mode->timing.dsc = &dsi_mode->priv_info->dsc;
  47. }
  48. if (msm_is_mode_seamless(drm_mode))
  49. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_SEAMLESS;
  50. if (msm_is_mode_dynamic_fps(drm_mode))
  51. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_DFPS;
  52. if (msm_needs_vblank_pre_modeset(drm_mode))
  53. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_VBLANK_PRE_MODESET;
  54. if (msm_is_mode_seamless_dms(drm_mode))
  55. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_DMS;
  56. if (msm_is_mode_seamless_vrr(drm_mode))
  57. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_VRR;
  58. if (msm_is_mode_seamless_poms(drm_mode))
  59. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_POMS;
  60. if (msm_is_mode_seamless_dyn_clk(drm_mode))
  61. dsi_mode->dsi_mode_flags |= DSI_MODE_FLAG_DYN_CLK;
  62. dsi_mode->timing.h_sync_polarity =
  63. !!(drm_mode->flags & DRM_MODE_FLAG_PHSYNC);
  64. dsi_mode->timing.v_sync_polarity =
  65. !!(drm_mode->flags & DRM_MODE_FLAG_PVSYNC);
  66. if (drm_mode->flags & DRM_MODE_FLAG_VID_MODE_PANEL)
  67. dsi_mode->panel_mode = DSI_OP_VIDEO_MODE;
  68. if (drm_mode->flags & DRM_MODE_FLAG_CMD_MODE_PANEL)
  69. dsi_mode->panel_mode = DSI_OP_CMD_MODE;
  70. }
  71. void dsi_convert_to_drm_mode(const struct dsi_display_mode *dsi_mode,
  72. struct drm_display_mode *drm_mode)
  73. {
  74. bool video_mode = (dsi_mode->panel_mode == DSI_OP_VIDEO_MODE);
  75. memset(drm_mode, 0, sizeof(*drm_mode));
  76. drm_mode->hdisplay = dsi_mode->timing.h_active;
  77. drm_mode->hsync_start = drm_mode->hdisplay +
  78. dsi_mode->timing.h_front_porch;
  79. drm_mode->hsync_end = drm_mode->hsync_start +
  80. dsi_mode->timing.h_sync_width;
  81. drm_mode->htotal = drm_mode->hsync_end + dsi_mode->timing.h_back_porch;
  82. drm_mode->hskew = dsi_mode->timing.h_skew;
  83. drm_mode->vdisplay = dsi_mode->timing.v_active;
  84. drm_mode->vsync_start = drm_mode->vdisplay +
  85. dsi_mode->timing.v_front_porch;
  86. drm_mode->vsync_end = drm_mode->vsync_start +
  87. dsi_mode->timing.v_sync_width;
  88. drm_mode->vtotal = drm_mode->vsync_end + dsi_mode->timing.v_back_porch;
  89. drm_mode->vrefresh = dsi_mode->timing.refresh_rate;
  90. drm_mode->clock = dsi_mode->pixel_clk_khz;
  91. drm_mode->private = (int *)dsi_mode->priv_info;
  92. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_SEAMLESS)
  93. drm_mode->flags |= DRM_MODE_FLAG_SEAMLESS;
  94. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_DFPS)
  95. drm_mode->private_flags |= MSM_MODE_FLAG_SEAMLESS_DYNAMIC_FPS;
  96. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_VBLANK_PRE_MODESET)
  97. drm_mode->private_flags |= MSM_MODE_FLAG_VBLANK_PRE_MODESET;
  98. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_DMS)
  99. drm_mode->private_flags |= MSM_MODE_FLAG_SEAMLESS_DMS;
  100. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_VRR)
  101. drm_mode->private_flags |= MSM_MODE_FLAG_SEAMLESS_VRR;
  102. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_POMS)
  103. drm_mode->private_flags |= MSM_MODE_FLAG_SEAMLESS_POMS;
  104. if (dsi_mode->dsi_mode_flags & DSI_MODE_FLAG_DYN_CLK)
  105. drm_mode->private_flags |= MSM_MODE_FLAG_SEAMLESS_DYN_CLK;
  106. if (dsi_mode->timing.h_sync_polarity)
  107. drm_mode->flags |= DRM_MODE_FLAG_PHSYNC;
  108. if (dsi_mode->timing.v_sync_polarity)
  109. drm_mode->flags |= DRM_MODE_FLAG_PVSYNC;
  110. if (dsi_mode->panel_mode == DSI_OP_VIDEO_MODE)
  111. drm_mode->flags |= DRM_MODE_FLAG_VID_MODE_PANEL;
  112. if (dsi_mode->panel_mode == DSI_OP_CMD_MODE)
  113. drm_mode->flags |= DRM_MODE_FLAG_CMD_MODE_PANEL;
  114. /* set mode name */
  115. snprintf(drm_mode->name, DRM_DISPLAY_MODE_LEN, "%dx%dx%dx%d%s",
  116. drm_mode->hdisplay, drm_mode->vdisplay,
  117. drm_mode->vrefresh, drm_mode->clock,
  118. video_mode ? "vid" : "cmd");
  119. }
  120. static int dsi_bridge_attach(struct drm_bridge *bridge)
  121. {
  122. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  123. if (!bridge) {
  124. DSI_ERR("Invalid params\n");
  125. return -EINVAL;
  126. }
  127. DSI_DEBUG("[%d] attached\n", c_bridge->id);
  128. return 0;
  129. }
  130. static void dsi_bridge_pre_enable(struct drm_bridge *bridge)
  131. {
  132. int rc = 0;
  133. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  134. if (!bridge) {
  135. DSI_ERR("Invalid params\n");
  136. return;
  137. }
  138. if (!c_bridge || !c_bridge->display || !c_bridge->display->panel) {
  139. DSI_ERR("Incorrect bridge details\n");
  140. return;
  141. }
  142. atomic_set(&c_bridge->display->panel->esd_recovery_pending, 0);
  143. /* By this point mode should have been validated through mode_fixup */
  144. rc = dsi_display_set_mode(c_bridge->display,
  145. &(c_bridge->dsi_mode), 0x0);
  146. if (rc) {
  147. DSI_ERR("[%d] failed to perform a mode set, rc=%d\n",
  148. c_bridge->id, rc);
  149. return;
  150. }
  151. if (c_bridge->dsi_mode.dsi_mode_flags &
  152. (DSI_MODE_FLAG_SEAMLESS | DSI_MODE_FLAG_VRR |
  153. DSI_MODE_FLAG_DYN_CLK)) {
  154. DSI_DEBUG("[%d] seamless pre-enable\n", c_bridge->id);
  155. return;
  156. }
  157. SDE_ATRACE_BEGIN("dsi_display_prepare");
  158. rc = dsi_display_prepare(c_bridge->display);
  159. if (rc) {
  160. DSI_ERR("[%d] DSI display prepare failed, rc=%d\n",
  161. c_bridge->id, rc);
  162. SDE_ATRACE_END("dsi_display_prepare");
  163. return;
  164. }
  165. SDE_ATRACE_END("dsi_display_prepare");
  166. SDE_ATRACE_BEGIN("dsi_display_enable");
  167. rc = dsi_display_enable(c_bridge->display);
  168. if (rc) {
  169. DSI_ERR("[%d] DSI display enable failed, rc=%d\n",
  170. c_bridge->id, rc);
  171. (void)dsi_display_unprepare(c_bridge->display);
  172. }
  173. SDE_ATRACE_END("dsi_display_enable");
  174. rc = dsi_display_splash_res_cleanup(c_bridge->display);
  175. if (rc)
  176. DSI_ERR("Continuous splash pipeline cleanup failed, rc=%d\n",
  177. rc);
  178. }
  179. static void dsi_bridge_enable(struct drm_bridge *bridge)
  180. {
  181. int rc = 0;
  182. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  183. struct dsi_display *display;
  184. if (!bridge) {
  185. DSI_ERR("Invalid params\n");
  186. return;
  187. }
  188. if (c_bridge->dsi_mode.dsi_mode_flags &
  189. (DSI_MODE_FLAG_SEAMLESS | DSI_MODE_FLAG_VRR |
  190. DSI_MODE_FLAG_DYN_CLK)) {
  191. DSI_DEBUG("[%d] seamless enable\n", c_bridge->id);
  192. return;
  193. }
  194. display = c_bridge->display;
  195. rc = dsi_display_post_enable(display);
  196. if (rc)
  197. DSI_ERR("[%d] DSI display post enabled failed, rc=%d\n",
  198. c_bridge->id, rc);
  199. if (display && display->drm_conn) {
  200. sde_connector_helper_bridge_enable(display->drm_conn);
  201. if (c_bridge->dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_POMS)
  202. sde_connector_schedule_status_work(display->drm_conn,
  203. true);
  204. }
  205. }
  206. static void dsi_bridge_disable(struct drm_bridge *bridge)
  207. {
  208. int rc = 0;
  209. struct dsi_display *display;
  210. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  211. if (!bridge) {
  212. DSI_ERR("Invalid params\n");
  213. return;
  214. }
  215. display = c_bridge->display;
  216. if (display && display->drm_conn) {
  217. if (bridge->encoder->crtc->state->adjusted_mode.private_flags &
  218. MSM_MODE_FLAG_SEAMLESS_POMS) {
  219. display->poms_pending = true;
  220. /* Disable ESD thread, during panel mode switch */
  221. sde_connector_schedule_status_work(display->drm_conn,
  222. false);
  223. } else {
  224. display->poms_pending = false;
  225. sde_connector_helper_bridge_disable(display->drm_conn);
  226. }
  227. }
  228. rc = dsi_display_pre_disable(c_bridge->display);
  229. if (rc) {
  230. DSI_ERR("[%d] DSI display pre disable failed, rc=%d\n",
  231. c_bridge->id, rc);
  232. }
  233. }
  234. static void dsi_bridge_post_disable(struct drm_bridge *bridge)
  235. {
  236. int rc = 0;
  237. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  238. if (!bridge) {
  239. DSI_ERR("Invalid params\n");
  240. return;
  241. }
  242. SDE_ATRACE_BEGIN("dsi_bridge_post_disable");
  243. SDE_ATRACE_BEGIN("dsi_display_disable");
  244. rc = dsi_display_disable(c_bridge->display);
  245. if (rc) {
  246. DSI_ERR("[%d] DSI display disable failed, rc=%d\n",
  247. c_bridge->id, rc);
  248. SDE_ATRACE_END("dsi_display_disable");
  249. return;
  250. }
  251. SDE_ATRACE_END("dsi_display_disable");
  252. rc = dsi_display_unprepare(c_bridge->display);
  253. if (rc) {
  254. DSI_ERR("[%d] DSI display unprepare failed, rc=%d\n",
  255. c_bridge->id, rc);
  256. SDE_ATRACE_END("dsi_bridge_post_disable");
  257. return;
  258. }
  259. SDE_ATRACE_END("dsi_bridge_post_disable");
  260. }
  261. static void dsi_bridge_mode_set(struct drm_bridge *bridge,
  262. struct drm_display_mode *mode,
  263. struct drm_display_mode *adjusted_mode)
  264. {
  265. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  266. if (!bridge || !mode || !adjusted_mode) {
  267. DSI_ERR("Invalid params\n");
  268. return;
  269. }
  270. memset(&(c_bridge->dsi_mode), 0x0, sizeof(struct dsi_display_mode));
  271. convert_to_dsi_mode(adjusted_mode, &(c_bridge->dsi_mode));
  272. /* restore bit_clk_rate also for dynamic clk use cases */
  273. c_bridge->dsi_mode.timing.clk_rate_hz =
  274. dsi_drm_find_bit_clk_rate(c_bridge->display, adjusted_mode);
  275. DSI_DEBUG("clk_rate: %llu\n", c_bridge->dsi_mode.timing.clk_rate_hz);
  276. }
  277. static bool dsi_bridge_mode_fixup(struct drm_bridge *bridge,
  278. const struct drm_display_mode *mode,
  279. struct drm_display_mode *adjusted_mode)
  280. {
  281. int rc = 0;
  282. struct dsi_bridge *c_bridge = to_dsi_bridge(bridge);
  283. struct dsi_display *display;
  284. struct dsi_display_mode dsi_mode, cur_dsi_mode, *panel_dsi_mode;
  285. struct drm_crtc_state *crtc_state;
  286. crtc_state = container_of(mode, struct drm_crtc_state, mode);
  287. if (!bridge || !mode || !adjusted_mode) {
  288. DSI_ERR("Invalid params\n");
  289. return false;
  290. }
  291. display = c_bridge->display;
  292. if (!display) {
  293. DSI_ERR("Invalid params\n");
  294. return false;
  295. }
  296. /*
  297. * if no timing defined in panel, it must be external mode
  298. * and we'll use empty priv info to populate the mode
  299. */
  300. if (display->panel && !display->panel->num_timing_nodes) {
  301. *adjusted_mode = *mode;
  302. adjusted_mode->private = (int *)&default_priv_info;
  303. adjusted_mode->private_flags = 0;
  304. return true;
  305. }
  306. convert_to_dsi_mode(mode, &dsi_mode);
  307. /*
  308. * retrieve dsi mode from dsi driver's cache since not safe to take
  309. * the drm mode config mutex in all paths
  310. */
  311. rc = dsi_display_find_mode(display, &dsi_mode, &panel_dsi_mode);
  312. if (rc)
  313. return rc;
  314. /* propagate the private info to the adjusted_mode derived dsi mode */
  315. dsi_mode.priv_info = panel_dsi_mode->priv_info;
  316. dsi_mode.dsi_mode_flags = panel_dsi_mode->dsi_mode_flags;
  317. dsi_mode.timing.dsc_enabled = dsi_mode.priv_info->dsc_enabled;
  318. dsi_mode.timing.dsc = &dsi_mode.priv_info->dsc;
  319. rc = dsi_display_validate_mode(c_bridge->display, &dsi_mode,
  320. DSI_VALIDATE_FLAG_ALLOW_ADJUST);
  321. if (rc) {
  322. DSI_ERR("[%d] mode is not valid, rc=%d\n", c_bridge->id, rc);
  323. return false;
  324. }
  325. if (bridge->encoder && bridge->encoder->crtc &&
  326. crtc_state->crtc) {
  327. const struct drm_display_mode *cur_mode =
  328. &crtc_state->crtc->state->mode;
  329. convert_to_dsi_mode(cur_mode, &cur_dsi_mode);
  330. cur_dsi_mode.timing.dsc_enabled =
  331. dsi_mode.priv_info->dsc_enabled;
  332. cur_dsi_mode.timing.dsc = &dsi_mode.priv_info->dsc;
  333. rc = dsi_display_validate_mode_change(c_bridge->display,
  334. &cur_dsi_mode, &dsi_mode);
  335. if (rc) {
  336. DSI_ERR("[%s] seamless mode mismatch failure rc=%d\n",
  337. c_bridge->display->name, rc);
  338. return false;
  339. }
  340. /* No panel mode switch when drm pipeline is changing */
  341. if ((dsi_mode.panel_mode != cur_dsi_mode.panel_mode) &&
  342. (!(dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_VRR)) &&
  343. (crtc_state->enable ==
  344. crtc_state->crtc->state->enable))
  345. dsi_mode.dsi_mode_flags |= DSI_MODE_FLAG_POMS;
  346. /* No DMS/VRR when drm pipeline is changing */
  347. if (!drm_mode_equal(cur_mode, adjusted_mode) &&
  348. (!(dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_VRR)) &&
  349. (!(dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_POMS)) &&
  350. (!(dsi_mode.dsi_mode_flags & DSI_MODE_FLAG_DYN_CLK)) &&
  351. (!crtc_state->active_changed ||
  352. display->is_cont_splash_enabled))
  353. dsi_mode.dsi_mode_flags |= DSI_MODE_FLAG_DMS;
  354. }
  355. /* convert back to drm mode, propagating the private info & flags */
  356. dsi_convert_to_drm_mode(&dsi_mode, adjusted_mode);
  357. return true;
  358. }
  359. u64 dsi_drm_find_bit_clk_rate(void *display,
  360. const struct drm_display_mode *drm_mode)
  361. {
  362. int i = 0, count = 0;
  363. struct dsi_display *dsi_display = display;
  364. struct dsi_display_mode *dsi_mode;
  365. u64 bit_clk_rate = 0;
  366. if (!dsi_display || !drm_mode)
  367. return 0;
  368. dsi_display_get_mode_count(dsi_display, &count);
  369. for (i = 0; i < count; i++) {
  370. dsi_mode = &dsi_display->modes[i];
  371. if ((dsi_mode->timing.v_active == drm_mode->vdisplay) &&
  372. (dsi_mode->timing.h_active == drm_mode->hdisplay) &&
  373. (dsi_mode->pixel_clk_khz == drm_mode->clock) &&
  374. (dsi_mode->timing.refresh_rate == drm_mode->vrefresh)) {
  375. bit_clk_rate = dsi_mode->timing.clk_rate_hz;
  376. break;
  377. }
  378. }
  379. return bit_clk_rate;
  380. }
  381. int dsi_conn_get_mode_info(struct drm_connector *connector,
  382. const struct drm_display_mode *drm_mode,
  383. struct msm_mode_info *mode_info,
  384. void *display, const struct msm_resource_caps_info *avail_res)
  385. {
  386. struct dsi_display_mode dsi_mode;
  387. struct dsi_mode_info *timing;
  388. if (!drm_mode || !mode_info)
  389. return -EINVAL;
  390. convert_to_dsi_mode(drm_mode, &dsi_mode);
  391. if (!dsi_mode.priv_info)
  392. return -EINVAL;
  393. memset(mode_info, 0, sizeof(*mode_info));
  394. timing = &dsi_mode.timing;
  395. mode_info->frame_rate = dsi_mode.timing.refresh_rate;
  396. mode_info->vtotal = DSI_V_TOTAL(timing);
  397. mode_info->prefill_lines = dsi_mode.priv_info->panel_prefill_lines;
  398. mode_info->jitter_numer = dsi_mode.priv_info->panel_jitter_numer;
  399. mode_info->jitter_denom = dsi_mode.priv_info->panel_jitter_denom;
  400. mode_info->clk_rate = dsi_drm_find_bit_clk_rate(display, drm_mode);
  401. mode_info->mdp_transfer_time_us =
  402. dsi_mode.priv_info->mdp_transfer_time_us;
  403. memcpy(&mode_info->topology, &dsi_mode.priv_info->topology,
  404. sizeof(struct msm_display_topology));
  405. mode_info->comp_info.comp_type = MSM_DISPLAY_COMPRESSION_NONE;
  406. if (dsi_mode.priv_info->dsc_enabled) {
  407. mode_info->comp_info.comp_type = MSM_DISPLAY_COMPRESSION_DSC;
  408. memcpy(&mode_info->comp_info.dsc_info, &dsi_mode.priv_info->dsc,
  409. sizeof(dsi_mode.priv_info->dsc));
  410. mode_info->comp_info.comp_ratio =
  411. MSM_DISPLAY_COMPRESSION_RATIO_3_TO_1;
  412. }
  413. if (dsi_mode.priv_info->roi_caps.enabled) {
  414. memcpy(&mode_info->roi_caps, &dsi_mode.priv_info->roi_caps,
  415. sizeof(dsi_mode.priv_info->roi_caps));
  416. }
  417. return 0;
  418. }
  419. static const struct drm_bridge_funcs dsi_bridge_ops = {
  420. .attach = dsi_bridge_attach,
  421. .mode_fixup = dsi_bridge_mode_fixup,
  422. .pre_enable = dsi_bridge_pre_enable,
  423. .enable = dsi_bridge_enable,
  424. .disable = dsi_bridge_disable,
  425. .post_disable = dsi_bridge_post_disable,
  426. .mode_set = dsi_bridge_mode_set,
  427. };
  428. int dsi_conn_set_info_blob(struct drm_connector *connector,
  429. void *info, void *display, struct msm_mode_info *mode_info)
  430. {
  431. struct dsi_display *dsi_display = display;
  432. struct dsi_panel *panel;
  433. enum dsi_pixel_format fmt;
  434. u32 bpp;
  435. if (!info || !dsi_display)
  436. return -EINVAL;
  437. dsi_display->drm_conn = connector;
  438. sde_kms_info_add_keystr(info,
  439. "display type", dsi_display->display_type);
  440. switch (dsi_display->type) {
  441. case DSI_DISPLAY_SINGLE:
  442. sde_kms_info_add_keystr(info, "display config",
  443. "single display");
  444. break;
  445. case DSI_DISPLAY_EXT_BRIDGE:
  446. sde_kms_info_add_keystr(info, "display config", "ext bridge");
  447. break;
  448. case DSI_DISPLAY_SPLIT:
  449. sde_kms_info_add_keystr(info, "display config",
  450. "split display");
  451. break;
  452. case DSI_DISPLAY_SPLIT_EXT_BRIDGE:
  453. sde_kms_info_add_keystr(info, "display config",
  454. "split ext bridge");
  455. break;
  456. default:
  457. DSI_DEBUG("invalid display type:%d\n", dsi_display->type);
  458. break;
  459. }
  460. if (!dsi_display->panel) {
  461. DSI_DEBUG("invalid panel data\n");
  462. goto end;
  463. }
  464. panel = dsi_display->panel;
  465. sde_kms_info_add_keystr(info, "panel name", panel->name);
  466. switch (panel->panel_mode) {
  467. case DSI_OP_VIDEO_MODE:
  468. sde_kms_info_add_keystr(info, "panel mode", "video");
  469. sde_kms_info_add_keystr(info, "qsync support",
  470. panel->qsync_min_fps ? "true" : "false");
  471. break;
  472. case DSI_OP_CMD_MODE:
  473. sde_kms_info_add_keystr(info, "panel mode", "command");
  474. sde_kms_info_add_keyint(info, "mdp_transfer_time_us",
  475. mode_info->mdp_transfer_time_us);
  476. sde_kms_info_add_keystr(info, "qsync support",
  477. panel->qsync_min_fps ? "true" : "false");
  478. break;
  479. default:
  480. DSI_DEBUG("invalid panel type:%d\n", panel->panel_mode);
  481. break;
  482. }
  483. sde_kms_info_add_keystr(info, "dfps support",
  484. panel->dfps_caps.dfps_support ? "true" : "false");
  485. if (panel->dfps_caps.dfps_support) {
  486. sde_kms_info_add_keyint(info, "min_fps",
  487. panel->dfps_caps.min_refresh_rate);
  488. sde_kms_info_add_keyint(info, "max_fps",
  489. panel->dfps_caps.max_refresh_rate);
  490. }
  491. sde_kms_info_add_keystr(info, "dyn bitclk support",
  492. panel->dyn_clk_caps.dyn_clk_support ? "true" : "false");
  493. switch (panel->phy_props.rotation) {
  494. case DSI_PANEL_ROTATE_NONE:
  495. sde_kms_info_add_keystr(info, "panel orientation", "none");
  496. break;
  497. case DSI_PANEL_ROTATE_H_FLIP:
  498. sde_kms_info_add_keystr(info, "panel orientation", "horz flip");
  499. break;
  500. case DSI_PANEL_ROTATE_V_FLIP:
  501. sde_kms_info_add_keystr(info, "panel orientation", "vert flip");
  502. break;
  503. case DSI_PANEL_ROTATE_HV_FLIP:
  504. sde_kms_info_add_keystr(info, "panel orientation",
  505. "horz & vert flip");
  506. break;
  507. default:
  508. DSI_DEBUG("invalid panel rotation:%d\n",
  509. panel->phy_props.rotation);
  510. break;
  511. }
  512. switch (panel->bl_config.type) {
  513. case DSI_BACKLIGHT_PWM:
  514. sde_kms_info_add_keystr(info, "backlight type", "pwm");
  515. break;
  516. case DSI_BACKLIGHT_WLED:
  517. sde_kms_info_add_keystr(info, "backlight type", "wled");
  518. break;
  519. case DSI_BACKLIGHT_DCS:
  520. sde_kms_info_add_keystr(info, "backlight type", "dcs");
  521. break;
  522. default:
  523. DSI_DEBUG("invalid panel backlight type:%d\n",
  524. panel->bl_config.type);
  525. break;
  526. }
  527. if (mode_info && mode_info->roi_caps.enabled) {
  528. sde_kms_info_add_keyint(info, "partial_update_num_roi",
  529. mode_info->roi_caps.num_roi);
  530. sde_kms_info_add_keyint(info, "partial_update_xstart",
  531. mode_info->roi_caps.align.xstart_pix_align);
  532. sde_kms_info_add_keyint(info, "partial_update_walign",
  533. mode_info->roi_caps.align.width_pix_align);
  534. sde_kms_info_add_keyint(info, "partial_update_wmin",
  535. mode_info->roi_caps.align.min_width);
  536. sde_kms_info_add_keyint(info, "partial_update_ystart",
  537. mode_info->roi_caps.align.ystart_pix_align);
  538. sde_kms_info_add_keyint(info, "partial_update_halign",
  539. mode_info->roi_caps.align.height_pix_align);
  540. sde_kms_info_add_keyint(info, "partial_update_hmin",
  541. mode_info->roi_caps.align.min_height);
  542. sde_kms_info_add_keyint(info, "partial_update_roimerge",
  543. mode_info->roi_caps.merge_rois);
  544. }
  545. fmt = dsi_display->config.common_config.dst_format;
  546. bpp = dsi_ctrl_pixel_format_to_bpp(fmt);
  547. sde_kms_info_add_keyint(info, "bit_depth", bpp);
  548. end:
  549. return 0;
  550. }
  551. enum drm_connector_status dsi_conn_detect(struct drm_connector *conn,
  552. bool force,
  553. void *display)
  554. {
  555. enum drm_connector_status status = connector_status_unknown;
  556. struct msm_display_info info;
  557. int rc;
  558. if (!conn || !display)
  559. return status;
  560. /* get display dsi_info */
  561. memset(&info, 0x0, sizeof(info));
  562. rc = dsi_display_get_info(conn, &info, display);
  563. if (rc) {
  564. DSI_ERR("failed to get display info, rc=%d\n", rc);
  565. return connector_status_disconnected;
  566. }
  567. if (info.capabilities & MSM_DISPLAY_CAP_HOT_PLUG)
  568. status = (info.is_connected ? connector_status_connected :
  569. connector_status_disconnected);
  570. else
  571. status = connector_status_connected;
  572. conn->display_info.width_mm = info.width_mm;
  573. conn->display_info.height_mm = info.height_mm;
  574. return status;
  575. }
  576. void dsi_connector_put_modes(struct drm_connector *connector,
  577. void *display)
  578. {
  579. struct drm_display_mode *drm_mode;
  580. struct dsi_display_mode dsi_mode;
  581. struct dsi_display *dsi_display;
  582. if (!connector || !display)
  583. return;
  584. list_for_each_entry(drm_mode, &connector->modes, head) {
  585. convert_to_dsi_mode(drm_mode, &dsi_mode);
  586. dsi_display_put_mode(display, &dsi_mode);
  587. }
  588. /* free the display structure modes also */
  589. dsi_display = display;
  590. kfree(dsi_display->modes);
  591. dsi_display->modes = NULL;
  592. }
  593. static int dsi_drm_update_edid_name(struct edid *edid, const char *name)
  594. {
  595. u8 *dtd = (u8 *)&edid->detailed_timings[3];
  596. u8 standard_header[] = {0x00, 0x00, 0x00, 0xFE, 0x00};
  597. u32 dtd_size = 18;
  598. u32 header_size = sizeof(standard_header);
  599. if (!name)
  600. return -EINVAL;
  601. /* Fill standard header */
  602. memcpy(dtd, standard_header, header_size);
  603. dtd_size -= header_size;
  604. dtd_size = min_t(u32, dtd_size, strlen(name));
  605. memcpy(dtd + header_size, name, dtd_size);
  606. return 0;
  607. }
  608. static void dsi_drm_update_dtd(struct edid *edid,
  609. struct dsi_display_mode *modes, u32 modes_count)
  610. {
  611. u32 i;
  612. u32 count = min_t(u32, modes_count, 3);
  613. for (i = 0; i < count; i++) {
  614. struct detailed_timing *dtd = &edid->detailed_timings[i];
  615. struct dsi_display_mode *mode = &modes[i];
  616. struct dsi_mode_info *timing = &mode->timing;
  617. struct detailed_pixel_timing *pd = &dtd->data.pixel_data;
  618. u32 h_blank = timing->h_front_porch + timing->h_sync_width +
  619. timing->h_back_porch;
  620. u32 v_blank = timing->v_front_porch + timing->v_sync_width +
  621. timing->v_back_porch;
  622. u32 h_img = 0, v_img = 0;
  623. dtd->pixel_clock = mode->pixel_clk_khz / 10;
  624. pd->hactive_lo = timing->h_active & 0xFF;
  625. pd->hblank_lo = h_blank & 0xFF;
  626. pd->hactive_hblank_hi = ((h_blank >> 8) & 0xF) |
  627. ((timing->h_active >> 8) & 0xF) << 4;
  628. pd->vactive_lo = timing->v_active & 0xFF;
  629. pd->vblank_lo = v_blank & 0xFF;
  630. pd->vactive_vblank_hi = ((v_blank >> 8) & 0xF) |
  631. ((timing->v_active >> 8) & 0xF) << 4;
  632. pd->hsync_offset_lo = timing->h_front_porch & 0xFF;
  633. pd->hsync_pulse_width_lo = timing->h_sync_width & 0xFF;
  634. pd->vsync_offset_pulse_width_lo =
  635. ((timing->v_front_porch & 0xF) << 4) |
  636. (timing->v_sync_width & 0xF);
  637. pd->hsync_vsync_offset_pulse_width_hi =
  638. (((timing->h_front_porch >> 8) & 0x3) << 6) |
  639. (((timing->h_sync_width >> 8) & 0x3) << 4) |
  640. (((timing->v_front_porch >> 4) & 0x3) << 2) |
  641. (((timing->v_sync_width >> 4) & 0x3) << 0);
  642. pd->width_mm_lo = h_img & 0xFF;
  643. pd->height_mm_lo = v_img & 0xFF;
  644. pd->width_height_mm_hi = (((h_img >> 8) & 0xF) << 4) |
  645. ((v_img >> 8) & 0xF);
  646. pd->hborder = 0;
  647. pd->vborder = 0;
  648. pd->misc = 0;
  649. }
  650. }
  651. static void dsi_drm_update_checksum(struct edid *edid)
  652. {
  653. u8 *data = (u8 *)edid;
  654. u32 i, sum = 0;
  655. for (i = 0; i < EDID_LENGTH - 1; i++)
  656. sum += data[i];
  657. edid->checksum = 0x100 - (sum & 0xFF);
  658. }
  659. int dsi_connector_get_modes(struct drm_connector *connector, void *data,
  660. const struct msm_resource_caps_info *avail_res)
  661. {
  662. int rc, i;
  663. u32 count = 0, edid_size;
  664. struct dsi_display_mode *modes = NULL;
  665. struct drm_display_mode drm_mode;
  666. struct dsi_display *display = data;
  667. struct edid edid;
  668. const u8 edid_buf[EDID_LENGTH] = {
  669. 0x00, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0xFF, 0x00, 0x44, 0x6D,
  670. 0x01, 0x00, 0x01, 0x00, 0x00, 0x00, 0x1B, 0x10, 0x01, 0x03,
  671. 0x80, 0x00, 0x00, 0x78, 0x0A, 0x0D, 0xC9, 0xA0, 0x57, 0x47,
  672. 0x98, 0x27, 0x12, 0x48, 0x4C, 0x00, 0x00, 0x00, 0x01, 0x01,
  673. 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01, 0x01,
  674. 0x01, 0x01, 0x01, 0x01,
  675. };
  676. edid_size = min_t(u32, sizeof(edid), EDID_LENGTH);
  677. memcpy(&edid, edid_buf, edid_size);
  678. rc = dsi_display_get_mode_count(display, &count);
  679. if (rc) {
  680. DSI_ERR("failed to get num of modes, rc=%d\n", rc);
  681. goto end;
  682. }
  683. rc = dsi_display_get_modes(display, &modes);
  684. if (rc) {
  685. DSI_ERR("failed to get modes, rc=%d\n", rc);
  686. count = 0;
  687. goto end;
  688. }
  689. for (i = 0; i < count; i++) {
  690. struct drm_display_mode *m;
  691. memset(&drm_mode, 0x0, sizeof(drm_mode));
  692. dsi_convert_to_drm_mode(&modes[i], &drm_mode);
  693. m = drm_mode_duplicate(connector->dev, &drm_mode);
  694. if (!m) {
  695. DSI_ERR("failed to add mode %ux%u\n",
  696. drm_mode.hdisplay,
  697. drm_mode.vdisplay);
  698. count = -ENOMEM;
  699. goto end;
  700. }
  701. m->width_mm = connector->display_info.width_mm;
  702. m->height_mm = connector->display_info.height_mm;
  703. /* set the first mode in list as preferred */
  704. if (i == 0)
  705. m->type |= DRM_MODE_TYPE_PREFERRED;
  706. drm_mode_probed_add(connector, m);
  707. }
  708. rc = dsi_drm_update_edid_name(&edid, display->panel->name);
  709. if (rc) {
  710. count = 0;
  711. goto end;
  712. }
  713. edid.width_cm = (connector->display_info.width_mm) / 10;
  714. edid.height_cm = (connector->display_info.height_mm) / 10;
  715. dsi_drm_update_dtd(&edid, modes, count);
  716. dsi_drm_update_checksum(&edid);
  717. rc = drm_connector_update_edid_property(connector, &edid);
  718. if (rc)
  719. count = 0;
  720. end:
  721. DSI_DEBUG("MODE COUNT =%d\n\n", count);
  722. return count;
  723. }
  724. enum drm_mode_status dsi_conn_mode_valid(struct drm_connector *connector,
  725. struct drm_display_mode *mode,
  726. void *display, const struct msm_resource_caps_info *avail_res)
  727. {
  728. struct dsi_display_mode dsi_mode;
  729. int rc;
  730. if (!connector || !mode) {
  731. DSI_ERR("Invalid params\n");
  732. return MODE_ERROR;
  733. }
  734. convert_to_dsi_mode(mode, &dsi_mode);
  735. rc = dsi_display_validate_mode(display, &dsi_mode,
  736. DSI_VALIDATE_FLAG_ALLOW_ADJUST);
  737. if (rc) {
  738. DSI_ERR("mode not supported, rc=%d\n", rc);
  739. return MODE_BAD;
  740. }
  741. return MODE_OK;
  742. }
  743. int dsi_conn_pre_kickoff(struct drm_connector *connector,
  744. void *display,
  745. struct msm_display_kickoff_params *params)
  746. {
  747. if (!connector || !display || !params) {
  748. DSI_ERR("Invalid params\n");
  749. return -EINVAL;
  750. }
  751. return dsi_display_pre_kickoff(connector, display, params);
  752. }
  753. int dsi_conn_prepare_commit(void *display,
  754. struct msm_display_conn_params *params)
  755. {
  756. if (!display || !params) {
  757. pr_err("Invalid params\n");
  758. return -EINVAL;
  759. }
  760. return dsi_display_pre_commit(display, params);
  761. }
  762. void dsi_conn_enable_event(struct drm_connector *connector,
  763. uint32_t event_idx, bool enable, void *display)
  764. {
  765. struct dsi_event_cb_info event_info;
  766. memset(&event_info, 0, sizeof(event_info));
  767. event_info.event_cb = sde_connector_trigger_event;
  768. event_info.event_usr_ptr = connector;
  769. dsi_display_enable_event(connector, display,
  770. event_idx, &event_info, enable);
  771. }
  772. int dsi_conn_post_kickoff(struct drm_connector *connector,
  773. struct msm_display_conn_params *params)
  774. {
  775. struct drm_encoder *encoder;
  776. struct dsi_bridge *c_bridge;
  777. struct dsi_display_mode adj_mode;
  778. struct dsi_display *display;
  779. struct dsi_display_ctrl *m_ctrl, *ctrl;
  780. int i, rc = 0;
  781. bool enable;
  782. if (!connector || !connector->state) {
  783. DSI_ERR("invalid connector or connector state\n");
  784. return -EINVAL;
  785. }
  786. encoder = connector->state->best_encoder;
  787. if (!encoder) {
  788. DSI_DEBUG("best encoder is not available\n");
  789. return 0;
  790. }
  791. c_bridge = to_dsi_bridge(encoder->bridge);
  792. adj_mode = c_bridge->dsi_mode;
  793. display = c_bridge->display;
  794. if (adj_mode.dsi_mode_flags & DSI_MODE_FLAG_VRR) {
  795. m_ctrl = &display->ctrl[display->clk_master_idx];
  796. rc = dsi_ctrl_timing_db_update(m_ctrl->ctrl, false);
  797. if (rc) {
  798. DSI_ERR("[%s] failed to dfps update rc=%d\n",
  799. display->name, rc);
  800. return -EINVAL;
  801. }
  802. /* Update the rest of the controllers */
  803. display_for_each_ctrl(i, display) {
  804. ctrl = &display->ctrl[i];
  805. if (!ctrl->ctrl || (ctrl == m_ctrl))
  806. continue;
  807. rc = dsi_ctrl_timing_db_update(ctrl->ctrl, false);
  808. if (rc) {
  809. DSI_ERR("[%s] failed to dfps update rc=%d\n",
  810. display->name, rc);
  811. return -EINVAL;
  812. }
  813. }
  814. c_bridge->dsi_mode.dsi_mode_flags &= ~DSI_MODE_FLAG_VRR;
  815. }
  816. /* ensure dynamic clk switch flag is reset */
  817. c_bridge->dsi_mode.dsi_mode_flags &= ~DSI_MODE_FLAG_DYN_CLK;
  818. if (params->qsync_update) {
  819. enable = (params->qsync_mode > 0) ? true : false;
  820. display_for_each_ctrl(i, display)
  821. dsi_ctrl_setup_avr(display->ctrl[i].ctrl, enable);
  822. }
  823. return 0;
  824. }
  825. struct dsi_bridge *dsi_drm_bridge_init(struct dsi_display *display,
  826. struct drm_device *dev,
  827. struct drm_encoder *encoder)
  828. {
  829. int rc = 0;
  830. struct dsi_bridge *bridge;
  831. bridge = kzalloc(sizeof(*bridge), GFP_KERNEL);
  832. if (!bridge) {
  833. rc = -ENOMEM;
  834. goto error;
  835. }
  836. bridge->display = display;
  837. bridge->base.funcs = &dsi_bridge_ops;
  838. bridge->base.encoder = encoder;
  839. rc = drm_bridge_attach(encoder, &bridge->base, NULL);
  840. if (rc) {
  841. DSI_ERR("failed to attach bridge, rc=%d\n", rc);
  842. goto error_free_bridge;
  843. }
  844. encoder->bridge = &bridge->base;
  845. return bridge;
  846. error_free_bridge:
  847. kfree(bridge);
  848. error:
  849. return ERR_PTR(rc);
  850. }
  851. void dsi_drm_bridge_cleanup(struct dsi_bridge *bridge)
  852. {
  853. if (bridge && bridge->base.encoder)
  854. bridge->base.encoder->bridge = NULL;
  855. kfree(bridge);
  856. }