dp_rx_err.c 42 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "hal_hw_headers.h"
  19. #include "dp_types.h"
  20. #include "dp_rx.h"
  21. #include "dp_peer.h"
  22. #include "dp_internal.h"
  23. #include "hal_api.h"
  24. #include "qdf_trace.h"
  25. #include "qdf_nbuf.h"
  26. #ifdef CONFIG_MCL
  27. #include <cds_ieee80211_common.h>
  28. #else
  29. #include <linux/ieee80211.h>
  30. #endif
  31. #include "dp_rx_defrag.h"
  32. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  33. #ifdef RX_DESC_DEBUG_CHECK
  34. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  35. {
  36. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC)) {
  37. return false;
  38. }
  39. rx_desc->magic = 0;
  40. return true;
  41. }
  42. #else
  43. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  44. {
  45. return true;
  46. }
  47. #endif
  48. /**
  49. * dp_rx_mcast_echo_check() - check if the mcast pkt is a loop
  50. * back on same vap or a different vap.
  51. *
  52. * @soc: core DP main context
  53. * @peer: dp peer handler
  54. * @rx_tlv_hdr: start of the rx TLV header
  55. * @nbuf: pkt buffer
  56. *
  57. * Return: bool (true if it is a looped back pkt else false)
  58. *
  59. */
  60. static inline bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  61. struct dp_peer *peer,
  62. uint8_t *rx_tlv_hdr,
  63. qdf_nbuf_t nbuf)
  64. {
  65. struct dp_vdev *vdev = peer->vdev;
  66. struct dp_ast_entry *ase;
  67. uint16_t sa_idx = 0;
  68. uint8_t *data;
  69. /*
  70. * Multicast Echo Check is required only if vdev is STA and
  71. * received pkt is a multicast/broadcast pkt. otherwise
  72. * skip the MEC check.
  73. */
  74. if (vdev->opmode != wlan_op_mode_sta)
  75. return false;
  76. if (!hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))
  77. return false;
  78. data = qdf_nbuf_data(nbuf);
  79. /*
  80. * if the received pkts src mac addr matches with vdev
  81. * mac address then drop the pkt as it is looped back
  82. */
  83. if (!(qdf_mem_cmp(&data[DP_MAC_ADDR_LEN],
  84. vdev->mac_addr.raw,
  85. DP_MAC_ADDR_LEN)))
  86. return true;
  87. /*
  88. * In case of qwrap isolation mode, donot drop loopback packets.
  89. * In isolation mode, all packets from the wired stations need to go
  90. * to rootap and loop back to reach the wireless stations and
  91. * vice-versa.
  92. */
  93. if (qdf_unlikely(vdev->isolation_vdev))
  94. return false;
  95. /* if the received pkts src mac addr matches with the
  96. * wired PCs MAC addr which is behind the STA or with
  97. * wireless STAs MAC addr which are behind the Repeater,
  98. * then drop the pkt as it is looped back
  99. */
  100. qdf_spin_lock_bh(&soc->ast_lock);
  101. if (hal_rx_msdu_end_sa_is_valid_get(rx_tlv_hdr)) {
  102. sa_idx = hal_rx_msdu_end_sa_idx_get(rx_tlv_hdr);
  103. if ((sa_idx < 0) ||
  104. (sa_idx >= (WLAN_UMAC_PSOC_MAX_PEERS * 2))) {
  105. qdf_spin_unlock_bh(&soc->ast_lock);
  106. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  107. "invalid sa_idx: %d", sa_idx);
  108. qdf_assert_always(0);
  109. }
  110. ase = soc->ast_table[sa_idx];
  111. if (!ase) {
  112. /* We do not get a peer map event for STA and without
  113. * this event we don't know what is STA's sa_idx.
  114. * For this reason the AST is still not associated to
  115. * any index postion in ast_table.
  116. * In these kind of scenarios where sa is valid but
  117. * ast is not in ast_table, we use the below API to get
  118. * AST entry for STA's own mac_address.
  119. */
  120. ase = dp_peer_ast_hash_find(soc,
  121. &data[DP_MAC_ADDR_LEN]);
  122. }
  123. } else
  124. ase = dp_peer_ast_hash_find(soc, &data[DP_MAC_ADDR_LEN]);
  125. if (ase) {
  126. ase->ast_idx = sa_idx;
  127. soc->ast_table[sa_idx] = ase;
  128. if (ase->pdev_id != vdev->pdev->pdev_id) {
  129. qdf_spin_unlock_bh(&soc->ast_lock);
  130. QDF_TRACE(QDF_MODULE_ID_DP,
  131. QDF_TRACE_LEVEL_INFO,
  132. "Detected DBDC Root AP %pM, %d %d",
  133. &data[DP_MAC_ADDR_LEN], vdev->pdev->pdev_id,
  134. ase->pdev_id);
  135. return false;
  136. }
  137. if ((ase->type == CDP_TXRX_AST_TYPE_MEC) ||
  138. (ase->peer != peer)) {
  139. qdf_spin_unlock_bh(&soc->ast_lock);
  140. QDF_TRACE(QDF_MODULE_ID_DP,
  141. QDF_TRACE_LEVEL_INFO,
  142. "received pkt with same src mac %pM",
  143. &data[DP_MAC_ADDR_LEN]);
  144. return true;
  145. }
  146. }
  147. qdf_spin_unlock_bh(&soc->ast_lock);
  148. return false;
  149. }
  150. /**
  151. * dp_rx_link_desc_return_by_addr - Return a MPDU link descriptor to
  152. * (WBM) by address
  153. *
  154. * @soc: core DP main context
  155. * @link_desc_addr: link descriptor addr
  156. *
  157. * Return: QDF_STATUS
  158. */
  159. QDF_STATUS
  160. dp_rx_link_desc_return_by_addr(struct dp_soc *soc, void *link_desc_addr,
  161. uint8_t bm_action)
  162. {
  163. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  164. void *wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  165. void *hal_soc = soc->hal_soc;
  166. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  167. void *src_srng_desc;
  168. if (!wbm_rel_srng) {
  169. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  170. "WBM RELEASE RING not initialized");
  171. return status;
  172. }
  173. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  174. /* TODO */
  175. /*
  176. * Need API to convert from hal_ring pointer to
  177. * Ring Type / Ring Id combo
  178. */
  179. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  180. FL("HAL RING Access For WBM Release SRNG Failed - %pK"),
  181. wbm_rel_srng);
  182. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  183. goto done;
  184. }
  185. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  186. if (qdf_likely(src_srng_desc)) {
  187. /* Return link descriptor through WBM ring (SW2WBM)*/
  188. hal_rx_msdu_link_desc_set(hal_soc,
  189. src_srng_desc, link_desc_addr, bm_action);
  190. status = QDF_STATUS_SUCCESS;
  191. } else {
  192. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  193. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  194. FL("WBM Release Ring (Id %d) Full"), srng->ring_id);
  195. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  196. "HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  197. *srng->u.src_ring.hp_addr, srng->u.src_ring.reap_hp,
  198. *srng->u.src_ring.tp_addr, srng->u.src_ring.cached_tp);
  199. }
  200. done:
  201. hal_srng_access_end(hal_soc, wbm_rel_srng);
  202. return status;
  203. }
  204. /**
  205. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  206. * (WBM), following error handling
  207. *
  208. * @soc: core DP main context
  209. * @ring_desc: opaque pointer to the REO error ring descriptor
  210. *
  211. * Return: QDF_STATUS
  212. */
  213. QDF_STATUS
  214. dp_rx_link_desc_return(struct dp_soc *soc, void *ring_desc, uint8_t bm_action)
  215. {
  216. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  217. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  218. }
  219. /**
  220. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  221. *
  222. * @soc: core txrx main context
  223. * @ring_desc: opaque pointer to the REO error ring descriptor
  224. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  225. * @head: head of the local descriptor free-list
  226. * @tail: tail of the local descriptor free-list
  227. * @quota: No. of units (packets) that can be serviced in one shot.
  228. *
  229. * This function is used to drop all MSDU in an MPDU
  230. *
  231. * Return: uint32_t: No. of elements processed
  232. */
  233. static uint32_t dp_rx_msdus_drop(struct dp_soc *soc, void *ring_desc,
  234. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  235. union dp_rx_desc_list_elem_t **head,
  236. union dp_rx_desc_list_elem_t **tail,
  237. uint32_t quota)
  238. {
  239. uint32_t rx_bufs_used = 0;
  240. void *link_desc_va;
  241. struct hal_buf_info buf_info;
  242. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  243. int i;
  244. uint8_t *rx_tlv_hdr;
  245. uint32_t tid;
  246. hal_rx_reo_buf_paddr_get(ring_desc, &buf_info);
  247. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  248. /* No UNMAP required -- this is "malloc_consistent" memory */
  249. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  250. &mpdu_desc_info->msdu_count);
  251. for (i = 0; (i < mpdu_desc_info->msdu_count) && quota--; i++) {
  252. struct dp_rx_desc *rx_desc =
  253. dp_rx_cookie_2_va_rxdma_buf(soc,
  254. msdu_list.sw_cookie[i]);
  255. qdf_assert(rx_desc);
  256. if (!dp_rx_desc_check_magic(rx_desc)) {
  257. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  258. FL("Invalid rx_desc cookie=%d"),
  259. msdu_list.sw_cookie[i]);
  260. return rx_bufs_used;
  261. }
  262. rx_bufs_used++;
  263. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  264. rx_desc->rx_buf_start);
  265. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  266. "Packet received with PN error for tid :%d", tid);
  267. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  268. if (hal_rx_encryption_info_valid(rx_tlv_hdr))
  269. hal_rx_print_pn(rx_tlv_hdr);
  270. /* Just free the buffers */
  271. qdf_nbuf_free(rx_desc->nbuf);
  272. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  273. }
  274. /* Return link descriptor through WBM ring (SW2WBM)*/
  275. dp_rx_link_desc_return(soc, ring_desc, HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  276. return rx_bufs_used;
  277. }
  278. /**
  279. * dp_rx_pn_error_handle() - Handles PN check errors
  280. *
  281. * @soc: core txrx main context
  282. * @ring_desc: opaque pointer to the REO error ring descriptor
  283. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  284. * @head: head of the local descriptor free-list
  285. * @tail: tail of the local descriptor free-list
  286. * @quota: No. of units (packets) that can be serviced in one shot.
  287. *
  288. * This function implements PN error handling
  289. * If the peer is configured to ignore the PN check errors
  290. * or if DP feels, that this frame is still OK, the frame can be
  291. * re-injected back to REO to use some of the other features
  292. * of REO e.g. duplicate detection/routing to other cores
  293. *
  294. * Return: uint32_t: No. of elements processed
  295. */
  296. static uint32_t
  297. dp_rx_pn_error_handle(struct dp_soc *soc, void *ring_desc,
  298. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  299. union dp_rx_desc_list_elem_t **head,
  300. union dp_rx_desc_list_elem_t **tail,
  301. uint32_t quota)
  302. {
  303. uint16_t peer_id;
  304. uint32_t rx_bufs_used = 0;
  305. struct dp_peer *peer;
  306. bool peer_pn_policy = false;
  307. peer_id = DP_PEER_METADATA_PEER_ID_GET(
  308. mpdu_desc_info->peer_meta_data);
  309. peer = dp_peer_find_by_id(soc, peer_id);
  310. if (qdf_likely(peer)) {
  311. /*
  312. * TODO: Check for peer specific policies & set peer_pn_policy
  313. */
  314. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  315. "discard rx due to PN error for peer %pK "
  316. "(%02x:%02x:%02x:%02x:%02x:%02x)",
  317. peer,
  318. peer->mac_addr.raw[0], peer->mac_addr.raw[1],
  319. peer->mac_addr.raw[2], peer->mac_addr.raw[3],
  320. peer->mac_addr.raw[4], peer->mac_addr.raw[5]);
  321. }
  322. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  323. "Packet received with PN error");
  324. /* No peer PN policy -- definitely drop */
  325. if (!peer_pn_policy)
  326. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  327. mpdu_desc_info,
  328. head, tail, quota);
  329. return rx_bufs_used;
  330. }
  331. /**
  332. * dp_rx_2k_jump_handle() - Handles Sequence Number Jump by 2K
  333. *
  334. * @soc: core txrx main context
  335. * @ring_desc: opaque pointer to the REO error ring descriptor
  336. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  337. * @head: head of the local descriptor free-list
  338. * @tail: tail of the local descriptor free-list
  339. * @quota: No. of units (packets) that can be serviced in one shot.
  340. *
  341. * This function implements the error handling when sequence number
  342. * of the MPDU jumps suddenly by 2K.Today there are 2 cases that
  343. * need to be handled:
  344. * A) CSN (Current Sequence Number) = Last Valid SN (LSN) + 2K
  345. * B) CSN = LSN + 2K, but falls within a "BA sized window" of the SSN
  346. * For case A) the protocol stack is invoked to generate DELBA/DEAUTH frame
  347. * For case B), the frame is normally dropped, no more action is taken
  348. *
  349. * Return: uint32_t: No. of elements processed
  350. */
  351. static uint32_t
  352. dp_rx_2k_jump_handle(struct dp_soc *soc, void *ring_desc,
  353. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  354. union dp_rx_desc_list_elem_t **head,
  355. union dp_rx_desc_list_elem_t **tail,
  356. uint32_t quota)
  357. {
  358. return dp_rx_msdus_drop(soc, ring_desc, mpdu_desc_info,
  359. head, tail, quota);
  360. }
  361. /**
  362. * dp_rx_chain_msdus() - Function to chain all msdus of a mpdu
  363. * to pdev invalid peer list
  364. *
  365. * @soc: core DP main context
  366. * @nbuf: Buffer pointer
  367. * @rx_tlv_hdr: start of rx tlv header
  368. * @mac_id: mac id
  369. *
  370. * Return: bool: true for last msdu of mpdu
  371. */
  372. static bool
  373. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  374. uint8_t mac_id)
  375. {
  376. bool mpdu_done = false;
  377. qdf_nbuf_t curr_nbuf = NULL;
  378. qdf_nbuf_t tmp_nbuf = NULL;
  379. /* TODO: Currently only single radio is supported, hence
  380. * pdev hard coded to '0' index
  381. */
  382. struct dp_pdev *dp_pdev = soc->pdev_list[mac_id];
  383. if (!dp_pdev->first_nbuf) {
  384. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  385. dp_pdev->ppdu_id = HAL_RX_HW_DESC_GET_PPDUID_GET(rx_tlv_hdr);
  386. dp_pdev->first_nbuf = true;
  387. /* If the new nbuf received is the first msdu of the
  388. * amsdu and there are msdus in the invalid peer msdu
  389. * list, then let us free all the msdus of the invalid
  390. * peer msdu list.
  391. * This scenario can happen when we start receiving
  392. * new a-msdu even before the previous a-msdu is completely
  393. * received.
  394. */
  395. curr_nbuf = dp_pdev->invalid_peer_head_msdu;
  396. while (curr_nbuf) {
  397. tmp_nbuf = curr_nbuf->next;
  398. qdf_nbuf_free(curr_nbuf);
  399. curr_nbuf = tmp_nbuf;
  400. }
  401. dp_pdev->invalid_peer_head_msdu = NULL;
  402. dp_pdev->invalid_peer_tail_msdu = NULL;
  403. hal_rx_mon_hw_desc_get_mpdu_status(soc->hal_soc, rx_tlv_hdr,
  404. &(dp_pdev->ppdu_info.rx_status));
  405. }
  406. if (dp_pdev->ppdu_id == hal_rx_attn_phy_ppdu_id_get(rx_tlv_hdr) &&
  407. hal_rx_attn_msdu_done_get(rx_tlv_hdr)) {
  408. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  409. qdf_assert_always(dp_pdev->first_nbuf == true);
  410. dp_pdev->first_nbuf = false;
  411. mpdu_done = true;
  412. }
  413. DP_RX_LIST_APPEND(dp_pdev->invalid_peer_head_msdu,
  414. dp_pdev->invalid_peer_tail_msdu,
  415. nbuf);
  416. return mpdu_done;
  417. }
  418. /**
  419. * dp_2k_jump_handle() - Function to handle 2k jump exception
  420. * on WBM ring
  421. *
  422. * @soc: core DP main context
  423. * @nbuf: buffer pointer
  424. * @rx_tlv_hdr: start of rx tlv header
  425. * @peer_id: peer id of first msdu
  426. * @tid: Tid for which exception occurred
  427. *
  428. * This function handles 2k jump violations arising out
  429. * of receiving aggregates in non BA case. This typically
  430. * may happen if aggregates are received on a QOS enabled TID
  431. * while Rx window size is still initialized to value of 2. Or
  432. * it may also happen if negotiated window size is 1 but peer
  433. * sends aggregates.
  434. *
  435. */
  436. static void
  437. dp_2k_jump_handle(struct dp_soc *soc,
  438. qdf_nbuf_t nbuf,
  439. uint8_t *rx_tlv_hdr,
  440. uint16_t peer_id,
  441. uint8_t tid)
  442. {
  443. uint32_t ppdu_id;
  444. struct dp_peer *peer = NULL;
  445. struct dp_rx_tid *rx_tid = NULL;
  446. peer = dp_peer_find_by_id(soc, peer_id);
  447. if (!peer || peer->delete_in_progress) {
  448. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  449. "peer not found");
  450. goto free_nbuf;
  451. }
  452. rx_tid = &peer->rx_tid[tid];
  453. if (qdf_unlikely(rx_tid == NULL)) {
  454. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  455. "rx_tid is NULL!!");
  456. goto free_nbuf;
  457. }
  458. qdf_spin_lock_bh(&rx_tid->tid_lock);
  459. ppdu_id = hal_rx_attn_phy_ppdu_id_get(rx_tlv_hdr);
  460. if (rx_tid->ppdu_id_2k != ppdu_id) {
  461. rx_tid->ppdu_id_2k = ppdu_id;
  462. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  463. goto free_nbuf;
  464. }
  465. if (!rx_tid->delba_tx_status) {
  466. rx_tid->delba_tx_retry++;
  467. rx_tid->delba_tx_status = 1;
  468. rx_tid->delba_rcode =
  469. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  470. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  471. soc->cdp_soc.ol_ops->send_delba(peer->vdev->pdev->ctrl_pdev,
  472. peer->ctrl_peer,
  473. peer->mac_addr.raw,
  474. tid,
  475. peer->vdev->ctrl_vdev,
  476. rx_tid->delba_rcode);
  477. } else {
  478. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  479. }
  480. free_nbuf:
  481. qdf_nbuf_free(nbuf);
  482. return;
  483. }
  484. /**
  485. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  486. * descriptor violation on either a
  487. * REO or WBM ring
  488. *
  489. * @soc: core DP main context
  490. * @nbuf: buffer pointer
  491. * @rx_tlv_hdr: start of rx tlv header
  492. * @pool_id: mac id
  493. *
  494. * This function handles NULL queue descriptor violations arising out
  495. * a missing REO queue for a given peer or a given TID. This typically
  496. * may happen if a packet is received on a QOS enabled TID before the
  497. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  498. * it may also happen for MC/BC frames if they are not routed to the
  499. * non-QOS TID queue, in the absence of any other default TID queue.
  500. * This error can show up both in a REO destination or WBM release ring.
  501. *
  502. */
  503. static void
  504. dp_rx_null_q_desc_handle(struct dp_soc *soc,
  505. qdf_nbuf_t nbuf,
  506. uint8_t *rx_tlv_hdr,
  507. uint8_t pool_id)
  508. {
  509. uint32_t pkt_len, l2_hdr_offset;
  510. uint16_t msdu_len;
  511. struct dp_vdev *vdev;
  512. uint16_t peer_id = 0xFFFF;
  513. struct dp_peer *peer = NULL;
  514. uint8_t tid;
  515. struct ether_header *eh;
  516. qdf_nbuf_set_rx_chfrag_start(nbuf,
  517. hal_rx_msdu_end_first_msdu_get(rx_tlv_hdr));
  518. qdf_nbuf_set_rx_chfrag_end(nbuf,
  519. hal_rx_msdu_end_last_msdu_get(rx_tlv_hdr));
  520. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(rx_tlv_hdr);
  521. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  522. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  523. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  524. FL("Len %d Extn list %pK "),
  525. (uint32_t)qdf_nbuf_len(nbuf),
  526. qdf_nbuf_get_ext_list(nbuf));
  527. /* Set length in nbuf */
  528. if (!qdf_nbuf_get_ext_list(nbuf))
  529. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  530. /*
  531. * Check if DMA completed -- msdu_done is the last bit
  532. * to be written
  533. */
  534. if (!hal_rx_attn_msdu_done_get(rx_tlv_hdr)) {
  535. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  536. FL("MSDU DONE failure"));
  537. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  538. QDF_TRACE_LEVEL_INFO);
  539. qdf_assert(0);
  540. }
  541. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  542. peer = dp_peer_find_by_id(soc, peer_id);
  543. if (!peer) {
  544. bool mpdu_done = false;
  545. struct dp_pdev *pdev = soc->pdev_list[pool_id];
  546. QDF_TRACE_DEBUG_RL(QDF_MODULE_ID_DP, "peer is NULL");
  547. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_tlv_hdr, pool_id);
  548. /* Trigger invalid peer handler wrapper */
  549. dp_rx_process_invalid_peer_wrapper(soc, nbuf, mpdu_done);
  550. if (mpdu_done) {
  551. pdev->invalid_peer_head_msdu = NULL;
  552. pdev->invalid_peer_tail_msdu = NULL;
  553. }
  554. return;
  555. }
  556. vdev = peer->vdev;
  557. if (!vdev) {
  558. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  559. FL("INVALID vdev %pK OR osif_rx"), vdev);
  560. /* Drop & free packet */
  561. qdf_nbuf_free(nbuf);
  562. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  563. return;
  564. }
  565. /*
  566. * Advance the packet start pointer by total size of
  567. * pre-header TLV's
  568. */
  569. if (qdf_nbuf_get_ext_list(nbuf))
  570. qdf_nbuf_pull_head(nbuf, RX_PKT_TLVS_LEN);
  571. else
  572. qdf_nbuf_pull_head(nbuf, (l2_hdr_offset + RX_PKT_TLVS_LEN));
  573. if (dp_rx_mcast_echo_check(soc, peer, rx_tlv_hdr, nbuf)) {
  574. /* this is a looped back MCBC pkt, drop it */
  575. qdf_nbuf_free(nbuf);
  576. return;
  577. }
  578. /*
  579. * In qwrap mode if the received packet matches with any of the vdev
  580. * mac addresses, drop it. Donot receive multicast packets originated
  581. * from any proxysta.
  582. */
  583. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  584. qdf_nbuf_free(nbuf);
  585. return;
  586. }
  587. if (qdf_unlikely((peer->nawds_enabled == true) &&
  588. hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))) {
  589. QDF_TRACE(QDF_MODULE_ID_DP,
  590. QDF_TRACE_LEVEL_DEBUG,
  591. "%s free buffer for multicast packet",
  592. __func__);
  593. DP_STATS_INC(peer, rx.nawds_mcast_drop, 1);
  594. qdf_nbuf_free(nbuf);
  595. return;
  596. }
  597. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, peer,
  598. hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr))) {
  599. QDF_TRACE(QDF_MODULE_ID_DP,
  600. QDF_TRACE_LEVEL_ERROR,
  601. FL("mcast Policy Check Drop pkt"));
  602. /* Drop & free packet */
  603. qdf_nbuf_free(nbuf);
  604. return;
  605. }
  606. /* WDS Source Port Learning */
  607. if (qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  608. vdev->wds_enabled))
  609. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, peer, nbuf);
  610. if (hal_rx_mpdu_start_mpdu_qos_control_valid_get(rx_tlv_hdr)) {
  611. /* TODO: Assuming that qos_control_valid also indicates
  612. * unicast. Should we check this?
  613. */
  614. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  615. if (peer &&
  616. peer->rx_tid[tid].hw_qdesc_vaddr_unaligned == NULL) {
  617. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  618. dp_rx_tid_setup_wifi3(peer, tid, 1, IEEE80211_SEQ_MAX);
  619. }
  620. }
  621. #ifdef QCA_WIFI_NAPIER_EMULATION /* Debug code, remove later */
  622. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  623. "%s: p_id %d msdu_len %d hdr_off %d",
  624. __func__, peer_id, msdu_len, l2_hdr_offset);
  625. print_hex_dump(KERN_ERR, "\t Pkt Data:", DUMP_PREFIX_NONE, 32, 4,
  626. qdf_nbuf_data(nbuf), 128, false);
  627. #endif /* NAPIER_EMULATION */
  628. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  629. qdf_nbuf_set_next(nbuf, NULL);
  630. dp_rx_deliver_raw(vdev, nbuf, peer);
  631. } else {
  632. if (qdf_unlikely(peer->bss_peer)) {
  633. QDF_TRACE(QDF_MODULE_ID_DP,
  634. QDF_TRACE_LEVEL_INFO,
  635. FL("received pkt with same src MAC"));
  636. /* Drop & free packet */
  637. qdf_nbuf_free(nbuf);
  638. return;
  639. }
  640. if (vdev->osif_rx) {
  641. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  642. FL("vdev %pK osif_rx %pK"), vdev,
  643. vdev->osif_rx);
  644. qdf_nbuf_set_next(nbuf, NULL);
  645. vdev->osif_rx(vdev->osif_vdev, nbuf);
  646. DP_STATS_INC_PKT(peer, rx.to_stack, 1,
  647. qdf_nbuf_len(nbuf));
  648. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  649. rx_tlv_hdr) &&
  650. (vdev->rx_decap_type ==
  651. htt_cmn_pkt_type_ethernet))) {
  652. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  653. DP_STATS_INC_PKT(peer, rx.multicast, 1,
  654. qdf_nbuf_len(nbuf));
  655. if (IEEE80211_IS_BROADCAST(eh->ether_dhost)) {
  656. DP_STATS_INC_PKT(peer, rx.bcast, 1,
  657. qdf_nbuf_len(nbuf));
  658. }
  659. }
  660. } else {
  661. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  662. FL("INVALID vdev %pK OR osif_rx"), vdev);
  663. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  664. }
  665. }
  666. return;
  667. }
  668. /**
  669. * dp_rx_err_deliver() - Function to deliver error frames to OS
  670. *
  671. * @soc: core DP main context
  672. * @rx_desc : pointer to the sw rx descriptor
  673. * @head: pointer to head of rx descriptors to be added to free list
  674. * @tail: pointer to tail of rx descriptors to be added to free list
  675. * quota: upper limit of descriptors that can be reaped
  676. *
  677. * Return: uint32_t: No. of Rx buffers reaped
  678. */
  679. static void
  680. dp_rx_err_deliver(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  681. {
  682. uint32_t pkt_len, l2_hdr_offset;
  683. uint16_t msdu_len;
  684. struct dp_vdev *vdev;
  685. uint16_t peer_id = 0xFFFF;
  686. struct dp_peer *peer = NULL;
  687. struct ether_header *eh;
  688. bool isBroadcast;
  689. /*
  690. * Check if DMA completed -- msdu_done is the last bit
  691. * to be written
  692. */
  693. if (!hal_rx_attn_msdu_done_get(rx_tlv_hdr)) {
  694. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  695. FL("MSDU DONE failure"));
  696. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  697. QDF_TRACE_LEVEL_INFO);
  698. qdf_assert(0);
  699. }
  700. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  701. peer = dp_peer_find_by_id(soc, peer_id);
  702. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(rx_tlv_hdr);
  703. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_tlv_hdr);
  704. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  705. /* Set length in nbuf */
  706. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  707. qdf_nbuf_set_next(nbuf, NULL);
  708. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  709. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  710. if (!peer) {
  711. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "peer is NULL");
  712. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  713. qdf_nbuf_len(nbuf));
  714. /* Trigger invalid peer handler wrapper */
  715. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true);
  716. return;
  717. }
  718. vdev = peer->vdev;
  719. if (!vdev) {
  720. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  721. FL("INVALID vdev %pK OR osif_rx"), vdev);
  722. /* Drop & free packet */
  723. qdf_nbuf_free(nbuf);
  724. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  725. return;
  726. }
  727. /* Drop & free packet if mesh mode not enabled */
  728. if (!vdev->mesh_vdev) {
  729. qdf_nbuf_free(nbuf);
  730. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  731. return;
  732. }
  733. /*
  734. * Advance the packet start pointer by total size of
  735. * pre-header TLV's
  736. */
  737. qdf_nbuf_pull_head(nbuf, (l2_hdr_offset + RX_PKT_TLVS_LEN));
  738. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  739. == QDF_STATUS_SUCCESS) {
  740. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_MED,
  741. FL("mesh pkt filtered"));
  742. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  743. qdf_nbuf_free(nbuf);
  744. return;
  745. }
  746. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, peer);
  747. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(rx_tlv_hdr) &&
  748. (vdev->rx_decap_type ==
  749. htt_cmn_pkt_type_ethernet))) {
  750. eh = (struct ether_header *)qdf_nbuf_data(nbuf);
  751. isBroadcast = (IEEE80211_IS_BROADCAST
  752. (eh->ether_dhost)) ? 1 : 0 ;
  753. DP_STATS_INC_PKT(peer, rx.multicast, 1, qdf_nbuf_len(nbuf));
  754. if (isBroadcast) {
  755. DP_STATS_INC_PKT(peer, rx.bcast, 1,
  756. qdf_nbuf_len(nbuf));
  757. }
  758. }
  759. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  760. dp_rx_deliver_raw(vdev, nbuf, peer);
  761. } else {
  762. DP_STATS_INC(vdev->pdev, rx.to_stack.num, 1);
  763. vdev->osif_rx(vdev->osif_vdev, nbuf);
  764. }
  765. return;
  766. }
  767. /**
  768. * dp_rx_process_mic_error(): Function to pass mic error indication to umac
  769. * @soc: DP SOC handle
  770. * @rx_desc : pointer to the sw rx descriptor
  771. * @head: pointer to head of rx descriptors to be added to free list
  772. * @tail: pointer to tail of rx descriptors to be added to free list
  773. *
  774. * return: void
  775. */
  776. void
  777. dp_rx_process_mic_error(struct dp_soc *soc,
  778. qdf_nbuf_t nbuf,
  779. uint8_t *rx_tlv_hdr)
  780. {
  781. struct dp_vdev *vdev = NULL;
  782. struct dp_pdev *pdev = NULL;
  783. struct ol_if_ops *tops = NULL;
  784. struct ieee80211_frame *wh;
  785. uint8_t *rx_pkt_hdr;
  786. struct dp_peer *peer;
  787. uint16_t peer_id, rx_seq, fragno;
  788. unsigned int tid;
  789. QDF_STATUS status;
  790. if (!hal_rx_msdu_end_first_msdu_get(rx_tlv_hdr))
  791. return;
  792. rx_pkt_hdr = hal_rx_pkt_hdr_get(qdf_nbuf_data(nbuf));
  793. wh = (struct ieee80211_frame *)rx_pkt_hdr;
  794. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  795. peer = dp_peer_find_by_id(soc, peer_id);
  796. if (!peer) {
  797. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  798. "peer not found");
  799. goto fail;
  800. }
  801. vdev = peer->vdev;
  802. if (!vdev) {
  803. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  804. "VDEV not found");
  805. goto fail;
  806. }
  807. pdev = vdev->pdev;
  808. if (!pdev) {
  809. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  810. "PDEV not found");
  811. goto fail;
  812. }
  813. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, qdf_nbuf_data(nbuf));
  814. rx_seq = (((*(uint16_t *)wh->i_seq) &
  815. IEEE80211_SEQ_SEQ_MASK) >>
  816. IEEE80211_SEQ_SEQ_SHIFT);
  817. fragno = dp_rx_frag_get_mpdu_frag_number(qdf_nbuf_data(nbuf));
  818. /* Can get only last fragment */
  819. if (fragno) {
  820. status = dp_rx_defrag_add_last_frag(soc, peer,
  821. tid, rx_seq, nbuf);
  822. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  823. "%s: Frag pkt seq# %d frag# %d consumed status %d !",
  824. __func__, rx_seq, fragno, status);
  825. return;
  826. }
  827. tops = pdev->soc->cdp_soc.ol_ops;
  828. if (tops->rx_mic_error)
  829. tops->rx_mic_error(pdev->ctrl_pdev, vdev->vdev_id, wh);
  830. fail:
  831. qdf_nbuf_free(nbuf);
  832. return;
  833. }
  834. /**
  835. * dp_rx_err_process() - Processes error frames routed to REO error ring
  836. *
  837. * @soc: core txrx main context
  838. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  839. * @quota: No. of units (packets) that can be serviced in one shot.
  840. *
  841. * This function implements error processing and top level demultiplexer
  842. * for all the frames routed to REO error ring.
  843. *
  844. * Return: uint32_t: No. of elements processed
  845. */
  846. uint32_t
  847. dp_rx_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  848. {
  849. void *hal_soc;
  850. void *ring_desc;
  851. union dp_rx_desc_list_elem_t *head = NULL;
  852. union dp_rx_desc_list_elem_t *tail = NULL;
  853. uint32_t rx_bufs_used = 0;
  854. uint8_t buf_type;
  855. uint8_t error, rbm;
  856. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  857. struct hal_buf_info hbi;
  858. struct dp_pdev *dp_pdev;
  859. struct dp_srng *dp_rxdma_srng;
  860. struct rx_desc_pool *rx_desc_pool;
  861. uint32_t cookie = 0;
  862. void *link_desc_va;
  863. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  864. uint16_t num_msdus;
  865. /* Debug -- Remove later */
  866. qdf_assert(soc && hal_ring);
  867. hal_soc = soc->hal_soc;
  868. /* Debug -- Remove later */
  869. qdf_assert(hal_soc);
  870. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  871. /* TODO */
  872. /*
  873. * Need API to convert from hal_ring pointer to
  874. * Ring Type / Ring Id combo
  875. */
  876. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  877. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  878. FL("HAL RING Access Failed -- %pK"), hal_ring);
  879. goto done;
  880. }
  881. while (qdf_likely(quota-- && (ring_desc =
  882. hal_srng_dst_get_next(hal_soc, hal_ring)))) {
  883. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  884. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  885. qdf_assert(error == HAL_REO_ERROR_DETECTED);
  886. buf_type = HAL_RX_REO_BUF_TYPE_GET(ring_desc);
  887. /*
  888. * For REO error ring, expect only MSDU LINK DESC
  889. */
  890. qdf_assert_always(buf_type == HAL_RX_REO_MSDU_LINK_DESC_TYPE);
  891. cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  892. /*
  893. * check for the magic number in the sw cookie
  894. */
  895. qdf_assert_always((cookie >> LINK_DESC_ID_SHIFT) &
  896. LINK_DESC_ID_START);
  897. /*
  898. * Check if the buffer is to be processed on this processor
  899. */
  900. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  901. hal_rx_reo_buf_paddr_get(ring_desc, &hbi);
  902. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  903. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  904. &num_msdus);
  905. if (qdf_unlikely((msdu_list.rbm[0] != DP_WBM2SW_RBM) &&
  906. (msdu_list.rbm[0] !=
  907. HAL_RX_BUF_RBM_WBM_IDLE_DESC_LIST))) {
  908. /* TODO */
  909. /* Call appropriate handler */
  910. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  911. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  912. FL("Invalid RBM %d"), msdu_list.rbm[0]);
  913. /* Return link descriptor through WBM ring (SW2WBM)*/
  914. dp_rx_link_desc_return(soc, ring_desc,
  915. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  916. continue;
  917. }
  918. /* Get the MPDU DESC info */
  919. hal_rx_mpdu_desc_info_get(ring_desc, &mpdu_desc_info);
  920. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  921. /* TODO */
  922. rx_bufs_used += dp_rx_frag_handle(soc,
  923. ring_desc, &mpdu_desc_info,
  924. &head, &tail, quota);
  925. DP_STATS_INC(soc, rx.rx_frags, 1);
  926. continue;
  927. }
  928. if (hal_rx_reo_is_pn_error(ring_desc)) {
  929. /* TOD0 */
  930. DP_STATS_INC(soc,
  931. rx.err.
  932. reo_error[HAL_REO_ERR_PN_CHECK_FAILED],
  933. 1);
  934. rx_bufs_used += dp_rx_pn_error_handle(soc,
  935. ring_desc, &mpdu_desc_info,
  936. &head, &tail, quota);
  937. continue;
  938. }
  939. if (hal_rx_reo_is_2k_jump(ring_desc)) {
  940. /* TOD0 */
  941. DP_STATS_INC(soc,
  942. rx.err.
  943. reo_error[HAL_REO_ERR_REGULAR_FRAME_2K_JUMP],
  944. 1);
  945. rx_bufs_used += dp_rx_2k_jump_handle(soc,
  946. ring_desc, &mpdu_desc_info,
  947. &head, &tail, quota);
  948. continue;
  949. }
  950. }
  951. done:
  952. hal_srng_access_end(hal_soc, hal_ring);
  953. if (soc->rx.flags.defrag_timeout_check)
  954. dp_rx_defrag_waitlist_flush(soc);
  955. /* Assume MAC id = 0, owner = 0 */
  956. if (rx_bufs_used) {
  957. dp_pdev = soc->pdev_list[0];
  958. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  959. rx_desc_pool = &soc->rx_desc_buf[0];
  960. dp_rx_buffers_replenish(soc, 0, dp_rxdma_srng, rx_desc_pool,
  961. rx_bufs_used, &head, &tail);
  962. }
  963. return rx_bufs_used; /* Assume no scale factor for now */
  964. }
  965. /**
  966. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  967. *
  968. * @soc: core txrx main context
  969. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  970. * @quota: No. of units (packets) that can be serviced in one shot.
  971. *
  972. * This function implements error processing and top level demultiplexer
  973. * for all the frames routed to WBM2HOST sw release ring.
  974. *
  975. * Return: uint32_t: No. of elements processed
  976. */
  977. uint32_t
  978. dp_rx_wbm_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  979. {
  980. void *hal_soc;
  981. void *ring_desc;
  982. struct dp_rx_desc *rx_desc;
  983. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  984. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  985. uint32_t rx_bufs_used = 0;
  986. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  987. uint8_t buf_type, rbm;
  988. uint32_t rx_buf_cookie;
  989. uint8_t mac_id;
  990. struct dp_pdev *dp_pdev;
  991. struct dp_srng *dp_rxdma_srng;
  992. struct rx_desc_pool *rx_desc_pool;
  993. uint8_t *rx_tlv_hdr;
  994. qdf_nbuf_t nbuf_head = NULL;
  995. qdf_nbuf_t nbuf_tail = NULL;
  996. qdf_nbuf_t nbuf, next;
  997. struct hal_wbm_err_desc_info wbm_err_info = { 0 };
  998. uint8_t pool_id;
  999. uint16_t peer_id = 0xFFFF;
  1000. uint8_t tid = 0;
  1001. /* Debug -- Remove later */
  1002. qdf_assert(soc && hal_ring);
  1003. hal_soc = soc->hal_soc;
  1004. /* Debug -- Remove later */
  1005. qdf_assert(hal_soc);
  1006. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  1007. /* TODO */
  1008. /*
  1009. * Need API to convert from hal_ring pointer to
  1010. * Ring Type / Ring Id combo
  1011. */
  1012. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1013. FL("HAL RING Access Failed -- %pK"), hal_ring);
  1014. goto done;
  1015. }
  1016. while (qdf_likely(quota-- && (ring_desc =
  1017. hal_srng_dst_get_next(hal_soc, hal_ring)))) {
  1018. /* XXX */
  1019. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  1020. /*
  1021. * For WBM ring, expect only MSDU buffers
  1022. */
  1023. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  1024. qdf_assert((HAL_RX_WBM_ERR_SRC_GET(ring_desc)
  1025. == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  1026. (HAL_RX_WBM_ERR_SRC_GET(ring_desc)
  1027. == HAL_RX_WBM_ERR_SRC_REO));
  1028. /*
  1029. * Check if the buffer is to be processed on this processor
  1030. */
  1031. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  1032. if (qdf_unlikely(rbm != HAL_RX_BUF_RBM_SW3_BM)) {
  1033. /* TODO */
  1034. /* Call appropriate handler */
  1035. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  1036. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1037. FL("Invalid RBM %d"), rbm);
  1038. continue;
  1039. }
  1040. rx_buf_cookie = HAL_RX_WBM_BUF_COOKIE_GET(ring_desc);
  1041. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, rx_buf_cookie);
  1042. qdf_assert(rx_desc);
  1043. if (!dp_rx_desc_check_magic(rx_desc)) {
  1044. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1045. FL("Invalid rx_desc cookie=%d"),
  1046. rx_buf_cookie);
  1047. continue;
  1048. }
  1049. nbuf = rx_desc->nbuf;
  1050. qdf_nbuf_unmap_single(soc->osdev, nbuf, QDF_DMA_BIDIRECTIONAL);
  1051. /*
  1052. * save the wbm desc info in nbuf TLV. We will need this
  1053. * info when we do the actual nbuf processing
  1054. */
  1055. hal_rx_wbm_err_info_get(ring_desc, &wbm_err_info);
  1056. wbm_err_info.pool_id = rx_desc->pool_id;
  1057. hal_rx_wbm_err_info_set_in_tlv(qdf_nbuf_data(nbuf),
  1058. &wbm_err_info);
  1059. rx_bufs_reaped[rx_desc->pool_id]++;
  1060. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, rx_desc->nbuf);
  1061. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  1062. &tail[rx_desc->pool_id],
  1063. rx_desc);
  1064. }
  1065. done:
  1066. hal_srng_access_end(hal_soc, hal_ring);
  1067. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  1068. if (rx_bufs_reaped[mac_id]) {
  1069. dp_pdev = soc->pdev_list[mac_id];
  1070. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  1071. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  1072. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  1073. rx_desc_pool, rx_bufs_reaped[mac_id],
  1074. &head[mac_id], &tail[mac_id]);
  1075. rx_bufs_used += rx_bufs_reaped[mac_id];
  1076. }
  1077. }
  1078. nbuf = nbuf_head;
  1079. while (nbuf) {
  1080. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  1081. /*
  1082. * retrieve the wbm desc info from nbuf TLV, so we can
  1083. * handle error cases appropriately
  1084. */
  1085. hal_rx_wbm_err_info_get_from_tlv(rx_tlv_hdr, &wbm_err_info);
  1086. /* Set queue_mapping in nbuf to 0 */
  1087. dp_set_rx_queue(nbuf, 0);
  1088. next = nbuf->next;
  1089. if (wbm_err_info.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  1090. if (wbm_err_info.reo_psh_rsn
  1091. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  1092. DP_STATS_INC(soc,
  1093. rx.err.reo_error
  1094. [wbm_err_info.reo_err_code], 1);
  1095. switch (wbm_err_info.reo_err_code) {
  1096. /*
  1097. * Handling for packets which have NULL REO
  1098. * queue descriptor
  1099. */
  1100. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1101. pool_id = wbm_err_info.pool_id;
  1102. QDF_TRACE_DEBUG_RL(QDF_MODULE_ID_DP,
  1103. "Got pkt with REO ERROR: %d",
  1104. wbm_err_info.reo_err_code);
  1105. dp_rx_null_q_desc_handle(soc,
  1106. nbuf,
  1107. rx_tlv_hdr,
  1108. pool_id);
  1109. nbuf = next;
  1110. continue;
  1111. /* TODO */
  1112. /* Add per error code accounting */
  1113. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1114. pool_id = wbm_err_info.pool_id;
  1115. QDF_TRACE(QDF_MODULE_ID_DP,
  1116. QDF_TRACE_LEVEL_ERROR,
  1117. "Got pkt with REO ERROR: %d",
  1118. wbm_err_info.reo_err_code);
  1119. if (hal_rx_msdu_end_first_msdu_get(rx_tlv_hdr)) {
  1120. peer_id =
  1121. hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  1122. tid =
  1123. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  1124. }
  1125. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr,
  1126. peer_id, tid);
  1127. nbuf = next;
  1128. continue;
  1129. default:
  1130. QDF_TRACE(QDF_MODULE_ID_DP,
  1131. QDF_TRACE_LEVEL_ERROR,
  1132. "REO error %d detected",
  1133. wbm_err_info.reo_err_code);
  1134. }
  1135. }
  1136. } else if (wbm_err_info.wbm_err_src ==
  1137. HAL_RX_WBM_ERR_SRC_RXDMA) {
  1138. if (wbm_err_info.rxdma_psh_rsn
  1139. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  1140. struct dp_peer *peer = NULL;
  1141. uint16_t peer_id = 0xFFFF;
  1142. DP_STATS_INC(soc,
  1143. rx.err.rxdma_error
  1144. [wbm_err_info.rxdma_err_code], 1);
  1145. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_tlv_hdr);
  1146. peer = dp_peer_find_by_id(soc, peer_id);
  1147. switch (wbm_err_info.rxdma_err_code) {
  1148. case HAL_RXDMA_ERR_UNENCRYPTED:
  1149. dp_rx_err_deliver(soc,
  1150. nbuf,
  1151. rx_tlv_hdr);
  1152. nbuf = next;
  1153. continue;
  1154. case HAL_RXDMA_ERR_TKIP_MIC:
  1155. dp_rx_process_mic_error(soc,
  1156. nbuf,
  1157. rx_tlv_hdr);
  1158. nbuf = next;
  1159. if (peer)
  1160. DP_STATS_INC(peer, rx.err.mic_err, 1);
  1161. continue;
  1162. case HAL_RXDMA_ERR_DECRYPT:
  1163. if (peer)
  1164. DP_STATS_INC(peer, rx.err.decrypt_err, 1);
  1165. QDF_TRACE(QDF_MODULE_ID_DP,
  1166. QDF_TRACE_LEVEL_DEBUG,
  1167. "Packet received with Decrypt error");
  1168. break;
  1169. default:
  1170. QDF_TRACE(QDF_MODULE_ID_DP,
  1171. QDF_TRACE_LEVEL_DEBUG,
  1172. "RXDMA error %d",
  1173. wbm_err_info.
  1174. rxdma_err_code);
  1175. }
  1176. }
  1177. } else {
  1178. /* Should not come here */
  1179. qdf_assert(0);
  1180. }
  1181. hal_rx_dump_pkt_tlvs(hal_soc, rx_tlv_hdr,
  1182. QDF_TRACE_LEVEL_DEBUG);
  1183. qdf_nbuf_free(nbuf);
  1184. nbuf = next;
  1185. }
  1186. return rx_bufs_used; /* Assume no scale factor for now */
  1187. }
  1188. /**
  1189. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  1190. *
  1191. * @soc: core DP main context
  1192. * @mac_id: mac id which is one of 3 mac_ids
  1193. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  1194. * @head: head of descs list to be freed
  1195. * @tail: tail of decs list to be freed
  1196. * Return: number of msdu in MPDU to be popped
  1197. */
  1198. static inline uint32_t
  1199. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  1200. void *rxdma_dst_ring_desc,
  1201. union dp_rx_desc_list_elem_t **head,
  1202. union dp_rx_desc_list_elem_t **tail)
  1203. {
  1204. void *rx_msdu_link_desc;
  1205. qdf_nbuf_t msdu;
  1206. qdf_nbuf_t last;
  1207. struct hal_rx_msdu_list msdu_list;
  1208. uint16_t num_msdus;
  1209. struct hal_buf_info buf_info;
  1210. void *p_buf_addr_info;
  1211. void *p_last_buf_addr_info;
  1212. uint32_t rx_bufs_used = 0;
  1213. uint32_t msdu_cnt;
  1214. uint32_t i;
  1215. uint8_t push_reason;
  1216. uint8_t rxdma_error_code = 0;
  1217. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  1218. struct dp_pdev *pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  1219. msdu = 0;
  1220. last = NULL;
  1221. hal_rx_reo_ent_buf_paddr_get(rxdma_dst_ring_desc, &buf_info,
  1222. &p_last_buf_addr_info, &msdu_cnt);
  1223. push_reason =
  1224. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  1225. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  1226. rxdma_error_code =
  1227. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  1228. }
  1229. do {
  1230. rx_msdu_link_desc =
  1231. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1232. qdf_assert(rx_msdu_link_desc);
  1233. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  1234. &msdu_list, &num_msdus);
  1235. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  1236. /* if the msdus belongs to NSS offloaded radio &&
  1237. * the rbm is not SW1_BM then return the msdu_link
  1238. * descriptor without freeing the msdus (nbufs). let
  1239. * these buffers be given to NSS completion ring for
  1240. * NSS to free them.
  1241. * else iterate through the msdu link desc list and
  1242. * free each msdu in the list.
  1243. */
  1244. if (msdu_list.rbm[0] != HAL_RX_BUF_RBM_SW3_BM &&
  1245. wlan_cfg_get_dp_pdev_nss_enabled(
  1246. pdev->wlan_cfg_ctx))
  1247. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  1248. else {
  1249. for (i = 0; i < num_msdus; i++) {
  1250. struct dp_rx_desc *rx_desc =
  1251. dp_rx_cookie_2_va_rxdma_buf(soc,
  1252. msdu_list.sw_cookie[i]);
  1253. qdf_assert(rx_desc);
  1254. msdu = rx_desc->nbuf;
  1255. qdf_nbuf_unmap_single(soc->osdev, msdu,
  1256. QDF_DMA_FROM_DEVICE);
  1257. QDF_TRACE(QDF_MODULE_ID_DP,
  1258. QDF_TRACE_LEVEL_DEBUG,
  1259. "[%s][%d] msdu_nbuf=%pK ",
  1260. __func__, __LINE__, msdu);
  1261. qdf_nbuf_free(msdu);
  1262. rx_bufs_used++;
  1263. dp_rx_add_to_free_desc_list(head,
  1264. tail, rx_desc);
  1265. }
  1266. }
  1267. } else {
  1268. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  1269. }
  1270. hal_rx_mon_next_link_desc_get(rx_msdu_link_desc, &buf_info,
  1271. &p_buf_addr_info);
  1272. dp_rx_link_desc_return(soc, p_last_buf_addr_info, bm_action);
  1273. p_last_buf_addr_info = p_buf_addr_info;
  1274. } while (buf_info.paddr);
  1275. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  1276. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  1277. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1278. "Packet received with Decrypt error");
  1279. }
  1280. return rx_bufs_used;
  1281. }
  1282. /**
  1283. * dp_rxdma_err_process() - RxDMA error processing functionality
  1284. *
  1285. * @soc: core txrx main contex
  1286. * @mac_id: mac id which is one of 3 mac_ids
  1287. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  1288. * @quota: No. of units (packets) that can be serviced in one shot.
  1289. * Return: num of buffers processed
  1290. */
  1291. uint32_t
  1292. dp_rxdma_err_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota)
  1293. {
  1294. struct dp_pdev *pdev = dp_get_pdev_for_mac_id(soc, mac_id);
  1295. int mac_for_pdev = dp_get_mac_id_for_mac(soc, mac_id);
  1296. void *hal_soc;
  1297. void *rxdma_dst_ring_desc;
  1298. void *err_dst_srng;
  1299. union dp_rx_desc_list_elem_t *head = NULL;
  1300. union dp_rx_desc_list_elem_t *tail = NULL;
  1301. struct dp_srng *dp_rxdma_srng;
  1302. struct rx_desc_pool *rx_desc_pool;
  1303. uint32_t work_done = 0;
  1304. uint32_t rx_bufs_used = 0;
  1305. if (!pdev)
  1306. return 0;
  1307. err_dst_srng = pdev->rxdma_err_dst_ring[mac_for_pdev].hal_srng;
  1308. if (!err_dst_srng) {
  1309. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1310. "%s %d : HAL Monitor Destination Ring Init \
  1311. Failed -- %pK",
  1312. __func__, __LINE__, err_dst_srng);
  1313. return 0;
  1314. }
  1315. hal_soc = soc->hal_soc;
  1316. qdf_assert(hal_soc);
  1317. if (qdf_unlikely(hal_srng_access_start(hal_soc, err_dst_srng))) {
  1318. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1319. "%s %d : HAL Monitor Destination Ring Init \
  1320. Failed -- %pK",
  1321. __func__, __LINE__, err_dst_srng);
  1322. return 0;
  1323. }
  1324. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  1325. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  1326. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  1327. rxdma_dst_ring_desc,
  1328. &head, &tail);
  1329. }
  1330. hal_srng_access_end(hal_soc, err_dst_srng);
  1331. if (rx_bufs_used) {
  1332. dp_rxdma_srng = &pdev->rx_refill_buf_ring;
  1333. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  1334. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  1335. rx_desc_pool, rx_bufs_used, &head, &tail);
  1336. work_done += rx_bufs_used;
  1337. }
  1338. return work_done;
  1339. }