dp_main.c 234 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271327232733274327532763277327832793280328132823283328432853286328732883289329032913292329332943295329632973298329933003301330233033304330533063307330833093310331133123313331433153316331733183319332033213322332333243325332633273328332933303331333233333334333533363337333833393340334133423343334433453346334733483349335033513352335333543355335633573358335933603361336233633364336533663367336833693370337133723373337433753376337733783379338033813382338333843385338633873388338933903391339233933394339533963397339833993400340134023403340434053406340734083409341034113412341334143415341634173418341934203421342234233424342534263427342834293430343134323433343434353436343734383439344034413442344334443445344634473448344934503451345234533454345534563457345834593460346134623463346434653466346734683469347034713472347334743475347634773478347934803481348234833484348534863487348834893490349134923493349434953496349734983499350035013502350335043505350635073508350935103511351235133514351535163517351835193520352135223523352435253526352735283529353035313532353335343535353635373538353935403541354235433544354535463547354835493550355135523553355435553556355735583559356035613562356335643565356635673568356935703571357235733574357535763577357835793580358135823583358435853586358735883589359035913592359335943595359635973598359936003601360236033604360536063607360836093610361136123613361436153616361736183619362036213622362336243625362636273628362936303631363236333634363536363637363836393640364136423643364436453646364736483649365036513652365336543655365636573658365936603661366236633664366536663667366836693670367136723673367436753676367736783679368036813682368336843685368636873688368936903691369236933694369536963697369836993700370137023703370437053706370737083709371037113712371337143715371637173718371937203721372237233724372537263727372837293730373137323733373437353736373737383739374037413742374337443745374637473748374937503751375237533754375537563757375837593760376137623763376437653766376737683769377037713772377337743775377637773778377937803781378237833784378537863787378837893790379137923793379437953796379737983799380038013802380338043805380638073808380938103811381238133814381538163817381838193820382138223823382438253826382738283829383038313832383338343835383638373838383938403841384238433844384538463847384838493850385138523853385438553856385738583859386038613862386338643865386638673868386938703871387238733874387538763877387838793880388138823883388438853886388738883889389038913892389338943895389638973898389939003901390239033904390539063907390839093910391139123913391439153916391739183919392039213922392339243925392639273928392939303931393239333934393539363937393839393940394139423943394439453946394739483949395039513952395339543955395639573958395939603961396239633964396539663967396839693970397139723973397439753976397739783979398039813982398339843985398639873988398939903991399239933994399539963997399839994000400140024003400440054006400740084009401040114012401340144015401640174018401940204021402240234024402540264027402840294030403140324033403440354036403740384039404040414042404340444045404640474048404940504051405240534054405540564057405840594060406140624063406440654066406740684069407040714072407340744075407640774078407940804081408240834084408540864087408840894090409140924093409440954096409740984099410041014102410341044105410641074108410941104111411241134114411541164117411841194120412141224123412441254126412741284129413041314132413341344135413641374138413941404141414241434144414541464147414841494150415141524153415441554156415741584159416041614162416341644165416641674168416941704171417241734174417541764177417841794180418141824183418441854186418741884189419041914192419341944195419641974198419942004201420242034204420542064207420842094210421142124213421442154216421742184219422042214222422342244225422642274228422942304231423242334234423542364237423842394240424142424243424442454246424742484249425042514252425342544255425642574258425942604261426242634264426542664267426842694270427142724273427442754276427742784279428042814282428342844285428642874288428942904291429242934294429542964297429842994300430143024303430443054306430743084309431043114312431343144315431643174318431943204321432243234324432543264327432843294330433143324333433443354336433743384339434043414342434343444345434643474348434943504351435243534354435543564357435843594360436143624363436443654366436743684369437043714372437343744375437643774378437943804381438243834384438543864387438843894390439143924393439443954396439743984399440044014402440344044405440644074408440944104411441244134414441544164417441844194420442144224423442444254426442744284429443044314432443344344435443644374438443944404441444244434444444544464447444844494450445144524453445444554456445744584459446044614462446344644465446644674468446944704471447244734474447544764477447844794480448144824483448444854486448744884489449044914492449344944495449644974498449945004501450245034504450545064507450845094510451145124513451445154516451745184519452045214522452345244525452645274528452945304531453245334534453545364537453845394540454145424543454445454546454745484549455045514552455345544555455645574558455945604561456245634564456545664567456845694570457145724573457445754576457745784579458045814582458345844585458645874588458945904591459245934594459545964597459845994600460146024603460446054606460746084609461046114612461346144615461646174618461946204621462246234624462546264627462846294630463146324633463446354636463746384639464046414642464346444645464646474648464946504651465246534654465546564657465846594660466146624663466446654666466746684669467046714672467346744675467646774678467946804681468246834684468546864687468846894690469146924693469446954696469746984699470047014702470347044705470647074708470947104711471247134714471547164717471847194720472147224723472447254726472747284729473047314732473347344735473647374738473947404741474247434744474547464747474847494750475147524753475447554756475747584759476047614762476347644765476647674768476947704771477247734774477547764777477847794780478147824783478447854786478747884789479047914792479347944795479647974798479948004801480248034804480548064807480848094810481148124813481448154816481748184819482048214822482348244825482648274828482948304831483248334834483548364837483848394840484148424843484448454846484748484849485048514852485348544855485648574858485948604861486248634864486548664867486848694870487148724873487448754876487748784879488048814882488348844885488648874888488948904891489248934894489548964897489848994900490149024903490449054906490749084909491049114912491349144915491649174918491949204921492249234924492549264927492849294930493149324933493449354936493749384939494049414942494349444945494649474948494949504951495249534954495549564957495849594960496149624963496449654966496749684969497049714972497349744975497649774978497949804981498249834984498549864987498849894990499149924993499449954996499749984999500050015002500350045005500650075008500950105011501250135014501550165017501850195020502150225023502450255026502750285029503050315032503350345035503650375038503950405041504250435044504550465047504850495050505150525053505450555056505750585059506050615062506350645065506650675068506950705071507250735074507550765077507850795080508150825083508450855086508750885089509050915092509350945095509650975098509951005101510251035104510551065107510851095110511151125113511451155116511751185119512051215122512351245125512651275128512951305131513251335134513551365137513851395140514151425143514451455146514751485149515051515152515351545155515651575158515951605161516251635164516551665167516851695170517151725173517451755176517751785179518051815182518351845185518651875188518951905191519251935194519551965197519851995200520152025203520452055206520752085209521052115212521352145215521652175218521952205221522252235224522552265227522852295230523152325233523452355236523752385239524052415242524352445245524652475248524952505251525252535254525552565257525852595260526152625263526452655266526752685269527052715272527352745275527652775278527952805281528252835284528552865287528852895290529152925293529452955296529752985299530053015302530353045305530653075308530953105311531253135314531553165317531853195320532153225323532453255326532753285329533053315332533353345335533653375338533953405341534253435344534553465347534853495350535153525353535453555356535753585359536053615362536353645365536653675368536953705371537253735374537553765377537853795380538153825383538453855386538753885389539053915392539353945395539653975398539954005401540254035404540554065407540854095410541154125413541454155416541754185419542054215422542354245425542654275428542954305431543254335434543554365437543854395440544154425443544454455446544754485449545054515452545354545455545654575458545954605461546254635464546554665467546854695470547154725473547454755476547754785479548054815482548354845485548654875488548954905491549254935494549554965497549854995500550155025503550455055506550755085509551055115512551355145515551655175518551955205521552255235524552555265527552855295530553155325533553455355536553755385539554055415542554355445545554655475548554955505551555255535554555555565557555855595560556155625563556455655566556755685569557055715572557355745575557655775578557955805581558255835584558555865587558855895590559155925593559455955596559755985599560056015602560356045605560656075608560956105611561256135614561556165617561856195620562156225623562456255626562756285629563056315632563356345635563656375638563956405641564256435644564556465647564856495650565156525653565456555656565756585659566056615662566356645665566656675668566956705671567256735674567556765677567856795680568156825683568456855686568756885689569056915692569356945695569656975698569957005701570257035704570557065707570857095710571157125713571457155716571757185719572057215722572357245725572657275728572957305731573257335734573557365737573857395740574157425743574457455746574757485749575057515752575357545755575657575758575957605761576257635764576557665767576857695770577157725773577457755776577757785779578057815782578357845785578657875788578957905791579257935794579557965797579857995800580158025803580458055806580758085809581058115812581358145815581658175818581958205821582258235824582558265827582858295830583158325833583458355836583758385839584058415842584358445845584658475848584958505851585258535854585558565857585858595860586158625863586458655866586758685869587058715872587358745875587658775878587958805881588258835884588558865887588858895890589158925893589458955896589758985899590059015902590359045905590659075908590959105911591259135914591559165917591859195920592159225923592459255926592759285929593059315932593359345935593659375938593959405941594259435944594559465947594859495950595159525953595459555956595759585959596059615962596359645965596659675968596959705971597259735974597559765977597859795980598159825983598459855986598759885989599059915992599359945995599659975998599960006001600260036004600560066007600860096010601160126013601460156016601760186019602060216022602360246025602660276028602960306031603260336034603560366037603860396040604160426043604460456046604760486049605060516052605360546055605660576058605960606061606260636064606560666067606860696070607160726073607460756076607760786079608060816082608360846085608660876088608960906091609260936094609560966097609860996100610161026103610461056106610761086109611061116112611361146115611661176118611961206121612261236124612561266127612861296130613161326133613461356136613761386139614061416142614361446145614661476148614961506151615261536154615561566157615861596160616161626163616461656166616761686169617061716172617361746175617661776178617961806181618261836184618561866187618861896190619161926193619461956196619761986199620062016202620362046205620662076208620962106211621262136214621562166217621862196220622162226223622462256226622762286229623062316232623362346235623662376238623962406241624262436244624562466247624862496250625162526253625462556256625762586259626062616262626362646265626662676268626962706271627262736274627562766277627862796280628162826283628462856286628762886289629062916292629362946295629662976298629963006301630263036304630563066307630863096310631163126313631463156316631763186319632063216322632363246325632663276328632963306331633263336334633563366337633863396340634163426343634463456346634763486349635063516352635363546355635663576358635963606361636263636364636563666367636863696370637163726373637463756376637763786379638063816382638363846385638663876388638963906391639263936394639563966397639863996400640164026403640464056406640764086409641064116412641364146415641664176418641964206421642264236424642564266427642864296430643164326433643464356436643764386439644064416442644364446445644664476448644964506451645264536454645564566457645864596460646164626463646464656466646764686469647064716472647364746475647664776478647964806481648264836484648564866487648864896490649164926493649464956496649764986499650065016502650365046505650665076508650965106511651265136514651565166517651865196520652165226523652465256526652765286529653065316532653365346535653665376538653965406541654265436544654565466547654865496550655165526553655465556556655765586559656065616562656365646565656665676568656965706571657265736574657565766577657865796580658165826583658465856586658765886589659065916592659365946595659665976598659966006601660266036604660566066607660866096610661166126613661466156616661766186619662066216622662366246625662666276628662966306631663266336634663566366637663866396640664166426643664466456646664766486649665066516652665366546655665666576658665966606661666266636664666566666667666866696670667166726673667466756676667766786679668066816682668366846685668666876688668966906691669266936694669566966697669866996700670167026703670467056706670767086709671067116712671367146715671667176718671967206721672267236724672567266727672867296730673167326733673467356736673767386739674067416742674367446745674667476748674967506751675267536754675567566757675867596760676167626763676467656766676767686769677067716772677367746775677667776778677967806781678267836784678567866787678867896790679167926793679467956796679767986799680068016802680368046805680668076808680968106811681268136814681568166817681868196820682168226823682468256826682768286829683068316832683368346835683668376838683968406841684268436844684568466847684868496850685168526853685468556856685768586859686068616862686368646865686668676868686968706871687268736874687568766877687868796880688168826883688468856886688768886889689068916892689368946895689668976898689969006901690269036904690569066907690869096910691169126913691469156916691769186919692069216922692369246925692669276928692969306931693269336934693569366937693869396940694169426943694469456946694769486949695069516952695369546955695669576958695969606961696269636964696569666967696869696970697169726973697469756976697769786979698069816982698369846985698669876988698969906991699269936994699569966997699869997000700170027003700470057006700770087009701070117012701370147015701670177018701970207021702270237024702570267027702870297030703170327033703470357036703770387039704070417042704370447045704670477048704970507051705270537054705570567057705870597060706170627063706470657066706770687069707070717072707370747075707670777078707970807081708270837084708570867087708870897090709170927093709470957096709770987099710071017102710371047105710671077108710971107111711271137114711571167117711871197120712171227123712471257126712771287129713071317132713371347135713671377138713971407141714271437144714571467147714871497150715171527153715471557156715771587159716071617162716371647165716671677168716971707171717271737174717571767177717871797180718171827183718471857186718771887189719071917192719371947195719671977198719972007201720272037204720572067207720872097210721172127213721472157216721772187219722072217222722372247225722672277228722972307231723272337234723572367237723872397240724172427243724472457246724772487249725072517252725372547255725672577258725972607261726272637264726572667267726872697270727172727273727472757276727772787279728072817282728372847285728672877288728972907291729272937294729572967297729872997300730173027303730473057306730773087309731073117312731373147315731673177318731973207321732273237324732573267327732873297330733173327333733473357336733773387339734073417342734373447345734673477348734973507351735273537354735573567357735873597360736173627363736473657366736773687369737073717372737373747375737673777378737973807381738273837384738573867387738873897390739173927393739473957396739773987399740074017402740374047405740674077408740974107411741274137414741574167417741874197420742174227423742474257426742774287429743074317432743374347435743674377438743974407441744274437444744574467447744874497450745174527453745474557456745774587459746074617462746374647465746674677468746974707471747274737474747574767477747874797480748174827483748474857486748774887489749074917492749374947495749674977498749975007501750275037504750575067507750875097510751175127513751475157516751775187519752075217522752375247525752675277528752975307531753275337534753575367537753875397540754175427543754475457546754775487549755075517552755375547555755675577558755975607561756275637564756575667567756875697570757175727573757475757576757775787579758075817582758375847585758675877588758975907591759275937594759575967597759875997600760176027603760476057606760776087609761076117612761376147615761676177618761976207621762276237624762576267627762876297630763176327633763476357636763776387639764076417642764376447645764676477648764976507651765276537654765576567657765876597660766176627663766476657666766776687669767076717672767376747675767676777678767976807681768276837684768576867687768876897690769176927693769476957696769776987699770077017702770377047705770677077708770977107711771277137714771577167717771877197720772177227723772477257726772777287729773077317732773377347735773677377738773977407741774277437744774577467747774877497750775177527753775477557756775777587759776077617762776377647765776677677768776977707771777277737774777577767777777877797780778177827783778477857786778777887789779077917792779377947795779677977798779978007801780278037804780578067807780878097810781178127813781478157816781778187819782078217822782378247825782678277828782978307831783278337834783578367837783878397840784178427843784478457846784778487849785078517852785378547855785678577858785978607861786278637864786578667867786878697870787178727873787478757876787778787879788078817882788378847885788678877888788978907891789278937894789578967897789878997900790179027903790479057906790779087909791079117912791379147915791679177918791979207921792279237924792579267927792879297930793179327933793479357936793779387939794079417942794379447945794679477948794979507951795279537954795579567957795879597960796179627963796479657966796779687969797079717972797379747975797679777978797979807981798279837984798579867987798879897990799179927993799479957996799779987999800080018002800380048005800680078008800980108011801280138014801580168017801880198020802180228023802480258026802780288029803080318032803380348035803680378038803980408041804280438044804580468047804880498050805180528053805480558056805780588059806080618062806380648065806680678068806980708071807280738074807580768077807880798080808180828083808480858086808780888089809080918092809380948095809680978098809981008101810281038104810581068107810881098110811181128113811481158116811781188119812081218122812381248125812681278128812981308131813281338134813581368137813881398140814181428143814481458146814781488149815081518152815381548155815681578158815981608161816281638164816581668167816881698170817181728173817481758176817781788179818081818182818381848185818681878188818981908191819281938194819581968197819881998200820182028203820482058206820782088209821082118212821382148215821682178218821982208221822282238224822582268227822882298230823182328233823482358236823782388239824082418242824382448245824682478248824982508251825282538254825582568257825882598260826182628263826482658266826782688269827082718272827382748275827682778278827982808281828282838284828582868287828882898290829182928293829482958296829782988299830083018302830383048305830683078308830983108311831283138314831583168317831883198320832183228323832483258326832783288329833083318332833383348335833683378338833983408341834283438344834583468347834883498350835183528353835483558356835783588359836083618362836383648365836683678368836983708371837283738374837583768377837883798380838183828383838483858386838783888389839083918392839383948395839683978398839984008401840284038404840584068407840884098410841184128413841484158416841784188419842084218422842384248425842684278428842984308431843284338434843584368437843884398440844184428443844484458446844784488449845084518452845384548455845684578458845984608461846284638464846584668467846884698470847184728473847484758476847784788479848084818482848384848485848684878488848984908491849284938494849584968497849884998500850185028503850485058506850785088509851085118512851385148515851685178518851985208521852285238524852585268527852885298530853185328533853485358536853785388539854085418542854385448545854685478548854985508551855285538554855585568557
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. #ifndef REMOVE_PKT_LOG
  59. #include <pktlog_ac_api.h>
  60. #include <pktlog_ac.h>
  61. #endif
  62. #endif
  63. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  64. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  65. uint8_t *peer_mac_addr,
  66. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  67. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  68. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  69. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  70. #define DP_INTR_POLL_TIMER_MS 10
  71. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  72. #define DP_MCS_LENGTH (6*MAX_MCS)
  73. #define DP_NSS_LENGTH (6*SS_COUNT)
  74. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  75. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  76. #define DP_MAX_MCS_STRING_LEN 30
  77. #define DP_CURR_FW_STATS_AVAIL 19
  78. #define DP_HTT_DBG_EXT_STATS_MAX 256
  79. #define DP_MAX_SLEEP_TIME 100
  80. #ifdef IPA_OFFLOAD
  81. /* Exclude IPA rings from the interrupt context */
  82. #define TX_RING_MASK_VAL 0xb
  83. #define RX_RING_MASK_VAL 0x7
  84. #else
  85. #define TX_RING_MASK_VAL 0xF
  86. #define RX_RING_MASK_VAL 0xF
  87. #endif
  88. #define STR_MAXLEN 64
  89. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  90. /* PPDU stats mask sent to FW to enable enhanced stats */
  91. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  92. /* PPDU stats mask sent to FW to support debug sniffer feature */
  93. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  94. /* PPDU stats mask sent to FW to support BPR feature*/
  95. #define DP_PPDU_STATS_CFG_BPR 0x2000
  96. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  97. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  98. DP_PPDU_STATS_CFG_ENH_STATS)
  99. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  100. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  101. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  102. #define RNG_ERR "SRNG setup failed for"
  103. /**
  104. * default_dscp_tid_map - Default DSCP-TID mapping
  105. *
  106. * DSCP TID
  107. * 000000 0
  108. * 001000 1
  109. * 010000 2
  110. * 011000 3
  111. * 100000 4
  112. * 101000 5
  113. * 110000 6
  114. * 111000 7
  115. */
  116. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  117. 0, 0, 0, 0, 0, 0, 0, 0,
  118. 1, 1, 1, 1, 1, 1, 1, 1,
  119. 2, 2, 2, 2, 2, 2, 2, 2,
  120. 3, 3, 3, 3, 3, 3, 3, 3,
  121. 4, 4, 4, 4, 4, 4, 4, 4,
  122. 5, 5, 5, 5, 5, 5, 5, 5,
  123. 6, 6, 6, 6, 6, 6, 6, 6,
  124. 7, 7, 7, 7, 7, 7, 7, 7,
  125. };
  126. /*
  127. * struct dp_rate_debug
  128. *
  129. * @mcs_type: print string for a given mcs
  130. * @valid: valid mcs rate?
  131. */
  132. struct dp_rate_debug {
  133. char mcs_type[DP_MAX_MCS_STRING_LEN];
  134. uint8_t valid;
  135. };
  136. #define MCS_VALID 1
  137. #define MCS_INVALID 0
  138. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  139. {
  140. {"OFDM 48 Mbps", MCS_VALID},
  141. {"OFDM 24 Mbps", MCS_VALID},
  142. {"OFDM 12 Mbps", MCS_VALID},
  143. {"OFDM 6 Mbps ", MCS_VALID},
  144. {"OFDM 54 Mbps", MCS_VALID},
  145. {"OFDM 36 Mbps", MCS_VALID},
  146. {"OFDM 18 Mbps", MCS_VALID},
  147. {"OFDM 9 Mbps ", MCS_VALID},
  148. {"INVALID ", MCS_INVALID},
  149. {"INVALID ", MCS_INVALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_VALID},
  153. },
  154. {
  155. {"CCK 11 Mbps Long ", MCS_VALID},
  156. {"CCK 5.5 Mbps Long ", MCS_VALID},
  157. {"CCK 2 Mbps Long ", MCS_VALID},
  158. {"CCK 1 Mbps Long ", MCS_VALID},
  159. {"CCK 11 Mbps Short ", MCS_VALID},
  160. {"CCK 5.5 Mbps Short", MCS_VALID},
  161. {"CCK 2 Mbps Short ", MCS_VALID},
  162. {"INVALID ", MCS_INVALID},
  163. {"INVALID ", MCS_INVALID},
  164. {"INVALID ", MCS_INVALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_VALID},
  168. },
  169. {
  170. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  171. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  172. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  173. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  174. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  175. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  176. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  177. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  178. {"INVALID ", MCS_INVALID},
  179. {"INVALID ", MCS_INVALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_VALID},
  183. },
  184. {
  185. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  186. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  187. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  188. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  189. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  190. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  191. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  192. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  193. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  194. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  195. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  196. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  197. {"INVALID ", MCS_VALID},
  198. },
  199. {
  200. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  201. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  202. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  203. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  204. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  205. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  206. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  207. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  208. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  209. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  210. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  211. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  212. {"INVALID ", MCS_VALID},
  213. }
  214. };
  215. /**
  216. * @brief Cpu ring map types
  217. */
  218. enum dp_cpu_ring_map_types {
  219. DP_DEFAULT_MAP,
  220. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  221. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  222. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  223. DP_CPU_RING_MAP_MAX
  224. };
  225. /**
  226. * @brief Cpu to tx ring map
  227. */
  228. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  229. {0x0, 0x1, 0x2, 0x0},
  230. {0x1, 0x2, 0x1, 0x2},
  231. {0x0, 0x2, 0x0, 0x2},
  232. {0x2, 0x2, 0x2, 0x2}
  233. };
  234. /**
  235. * @brief Select the type of statistics
  236. */
  237. enum dp_stats_type {
  238. STATS_FW = 0,
  239. STATS_HOST = 1,
  240. STATS_TYPE_MAX = 2,
  241. };
  242. /**
  243. * @brief General Firmware statistics options
  244. *
  245. */
  246. enum dp_fw_stats {
  247. TXRX_FW_STATS_INVALID = -1,
  248. };
  249. /**
  250. * dp_stats_mapping_table - Firmware and Host statistics
  251. * currently supported
  252. */
  253. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  254. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  261. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  262. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  263. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  264. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  265. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  266. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  267. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  268. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  269. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  270. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  271. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  272. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  273. /* Last ENUM for HTT FW STATS */
  274. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  275. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  276. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  277. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  278. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  279. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  280. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  281. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  282. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  283. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  284. };
  285. /* MCL specific functions */
  286. #ifdef CONFIG_MCL
  287. /**
  288. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  289. * @soc: pointer to dp_soc handle
  290. * @intr_ctx_num: interrupt context number for which mon mask is needed
  291. *
  292. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  293. * This function is returning 0, since in interrupt mode(softirq based RX),
  294. * we donot want to process monitor mode rings in a softirq.
  295. *
  296. * So, in case packet log is enabled for SAP/STA/P2P modes,
  297. * regular interrupt processing will not process monitor mode rings. It would be
  298. * done in a separate timer context.
  299. *
  300. * Return: 0
  301. */
  302. static inline
  303. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  304. {
  305. return 0;
  306. }
  307. /*
  308. * dp_service_mon_rings()- timer to reap monitor rings
  309. * reqd as we are not getting ppdu end interrupts
  310. * @arg: SoC Handle
  311. *
  312. * Return:
  313. *
  314. */
  315. static void dp_service_mon_rings(void *arg)
  316. {
  317. struct dp_soc *soc = (struct dp_soc *)arg;
  318. int ring = 0, work_done, mac_id;
  319. struct dp_pdev *pdev = NULL;
  320. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  321. pdev = soc->pdev_list[ring];
  322. if (!pdev)
  323. continue;
  324. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  325. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  326. pdev->pdev_id);
  327. work_done = dp_mon_process(soc, mac_for_pdev,
  328. QCA_NAPI_BUDGET);
  329. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  330. FL("Reaped %d descs from Monitor rings"),
  331. work_done);
  332. }
  333. }
  334. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  335. }
  336. #ifndef REMOVE_PKT_LOG
  337. /**
  338. * dp_pkt_log_init() - API to initialize packet log
  339. * @ppdev: physical device handle
  340. * @scn: HIF context
  341. *
  342. * Return: none
  343. */
  344. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  345. {
  346. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  347. if (handle->pkt_log_init) {
  348. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  349. "%s: Packet log not initialized", __func__);
  350. return;
  351. }
  352. pktlog_sethandle(&handle->pl_dev, scn);
  353. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  354. if (pktlogmod_init(scn)) {
  355. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  356. "%s: pktlogmod_init failed", __func__);
  357. handle->pkt_log_init = false;
  358. } else {
  359. handle->pkt_log_init = true;
  360. }
  361. }
  362. /**
  363. * dp_pkt_log_con_service() - connect packet log service
  364. * @ppdev: physical device handle
  365. * @scn: device context
  366. *
  367. * Return: none
  368. */
  369. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  370. {
  371. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  372. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  373. pktlog_htc_attach();
  374. }
  375. /**
  376. * dp_pktlogmod_exit() - API to cleanup pktlog info
  377. * @handle: Pdev handle
  378. *
  379. * Return: none
  380. */
  381. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  382. {
  383. void *scn = (void *)handle->soc->hif_handle;
  384. if (!scn) {
  385. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  386. "%s: Invalid hif(scn) handle", __func__);
  387. return;
  388. }
  389. pktlogmod_exit(scn);
  390. handle->pkt_log_init = false;
  391. }
  392. #endif
  393. #else
  394. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  395. /**
  396. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  397. * @soc: pointer to dp_soc handle
  398. * @intr_ctx_num: interrupt context number for which mon mask is needed
  399. *
  400. * Return: mon mask value
  401. */
  402. static inline
  403. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  404. {
  405. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  406. }
  407. #endif
  408. /**
  409. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  410. * @cdp_opaque_vdev: pointer to cdp_vdev
  411. *
  412. * Return: pointer to dp_vdev
  413. */
  414. static
  415. struct dp_vdev * dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  416. {
  417. return (struct dp_vdev *)cdp_opaque_vdev;
  418. }
  419. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  420. struct cdp_peer *peer_hdl,
  421. uint8_t *mac_addr,
  422. enum cdp_txrx_ast_entry_type type,
  423. uint32_t flags)
  424. {
  425. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  426. (struct dp_peer *)peer_hdl,
  427. mac_addr,
  428. type,
  429. flags);
  430. }
  431. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  432. void *ast_entry_hdl)
  433. {
  434. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  435. qdf_spin_lock_bh(&soc->ast_lock);
  436. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  437. (struct dp_ast_entry *)ast_entry_hdl);
  438. qdf_spin_unlock_bh(&soc->ast_lock);
  439. }
  440. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  441. struct cdp_peer *peer_hdl,
  442. uint8_t *wds_macaddr,
  443. uint32_t flags)
  444. {
  445. int status = -1;
  446. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  447. struct dp_ast_entry *ast_entry = NULL;
  448. qdf_spin_lock_bh(&soc->ast_lock);
  449. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  450. if (ast_entry) {
  451. status = dp_peer_update_ast(soc,
  452. (struct dp_peer *)peer_hdl,
  453. ast_entry, flags);
  454. }
  455. qdf_spin_unlock_bh(&soc->ast_lock);
  456. return status;
  457. }
  458. /*
  459. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  460. * @soc_handle: Datapath SOC handle
  461. * @wds_macaddr: WDS entry MAC Address
  462. * Return: None
  463. */
  464. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  465. uint8_t *wds_macaddr, void *vdev_handle)
  466. {
  467. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  468. struct dp_ast_entry *ast_entry = NULL;
  469. qdf_spin_lock_bh(&soc->ast_lock);
  470. ast_entry = dp_peer_ast_hash_find(soc, wds_macaddr);
  471. if (ast_entry) {
  472. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  473. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  474. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  475. ast_entry->is_active = TRUE;
  476. }
  477. }
  478. qdf_spin_unlock_bh(&soc->ast_lock);
  479. }
  480. /*
  481. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  482. * @soc: Datapath SOC handle
  483. *
  484. * Return: None
  485. */
  486. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  487. void *vdev_hdl)
  488. {
  489. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  490. struct dp_pdev *pdev;
  491. struct dp_vdev *vdev;
  492. struct dp_peer *peer;
  493. struct dp_ast_entry *ase, *temp_ase;
  494. int i;
  495. qdf_spin_lock_bh(&soc->ast_lock);
  496. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  497. pdev = soc->pdev_list[i];
  498. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  499. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  500. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  501. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  502. if ((ase->type ==
  503. CDP_TXRX_AST_TYPE_STATIC) ||
  504. (ase->type ==
  505. CDP_TXRX_AST_TYPE_SELF) ||
  506. (ase->type ==
  507. CDP_TXRX_AST_TYPE_STA_BSS))
  508. continue;
  509. ase->is_active = TRUE;
  510. }
  511. }
  512. }
  513. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  514. }
  515. qdf_spin_unlock_bh(&soc->ast_lock);
  516. }
  517. /*
  518. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  519. * @soc: Datapath SOC handle
  520. *
  521. * Return: None
  522. */
  523. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  524. {
  525. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  526. struct dp_pdev *pdev;
  527. struct dp_vdev *vdev;
  528. struct dp_peer *peer;
  529. struct dp_ast_entry *ase, *temp_ase;
  530. int i;
  531. qdf_spin_lock_bh(&soc->ast_lock);
  532. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  533. pdev = soc->pdev_list[i];
  534. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  535. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  536. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  537. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  538. if ((ase->type ==
  539. CDP_TXRX_AST_TYPE_STATIC) ||
  540. (ase->type ==
  541. CDP_TXRX_AST_TYPE_SELF) ||
  542. (ase->type ==
  543. CDP_TXRX_AST_TYPE_STA_BSS))
  544. continue;
  545. dp_peer_del_ast(soc, ase);
  546. }
  547. }
  548. }
  549. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  550. }
  551. qdf_spin_unlock_bh(&soc->ast_lock);
  552. }
  553. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  554. uint8_t *ast_mac_addr)
  555. {
  556. struct dp_ast_entry *ast_entry;
  557. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  558. qdf_spin_lock_bh(&soc->ast_lock);
  559. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  560. qdf_spin_unlock_bh(&soc->ast_lock);
  561. return (void *)ast_entry;
  562. }
  563. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  564. void *ast_entry_hdl)
  565. {
  566. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  567. (struct dp_ast_entry *)ast_entry_hdl);
  568. }
  569. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  570. void *ast_entry_hdl)
  571. {
  572. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  573. (struct dp_ast_entry *)ast_entry_hdl);
  574. }
  575. static void dp_peer_ast_set_type_wifi3(
  576. struct cdp_soc_t *soc_hdl,
  577. void *ast_entry_hdl,
  578. enum cdp_txrx_ast_entry_type type)
  579. {
  580. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  581. (struct dp_ast_entry *)ast_entry_hdl,
  582. type);
  583. }
  584. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  585. struct cdp_soc_t *soc_hdl,
  586. void *ast_entry_hdl)
  587. {
  588. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  589. }
  590. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  591. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  592. void *ast_entry,
  593. void *cp_ctx)
  594. {
  595. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  596. qdf_spin_lock_bh(&soc->ast_lock);
  597. dp_peer_ast_set_cp_ctx(soc,
  598. (struct dp_ast_entry *)ast_entry, cp_ctx);
  599. qdf_spin_unlock_bh(&soc->ast_lock);
  600. }
  601. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  602. void *ast_entry)
  603. {
  604. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  605. void *cp_ctx = NULL;
  606. qdf_spin_lock_bh(&soc->ast_lock);
  607. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  608. (struct dp_ast_entry *)ast_entry);
  609. qdf_spin_unlock_bh(&soc->ast_lock);
  610. return cp_ctx;
  611. }
  612. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  613. void *ast_entry)
  614. {
  615. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  616. bool wmi_sent = false;
  617. qdf_spin_lock_bh(&soc->ast_lock);
  618. wmi_sent = dp_peer_ast_get_wmi_sent(soc,
  619. (struct dp_ast_entry *)ast_entry);
  620. qdf_spin_unlock_bh(&soc->ast_lock);
  621. return wmi_sent;
  622. }
  623. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  624. void *ast_entry)
  625. {
  626. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  627. qdf_spin_lock_bh(&soc->ast_lock);
  628. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  629. qdf_spin_unlock_bh(&soc->ast_lock);
  630. }
  631. #endif
  632. /**
  633. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  634. * @ring_num: ring num of the ring being queried
  635. * @grp_mask: the grp_mask array for the ring type in question.
  636. *
  637. * The grp_mask array is indexed by group number and the bit fields correspond
  638. * to ring numbers. We are finding which interrupt group a ring belongs to.
  639. *
  640. * Return: the index in the grp_mask array with the ring number.
  641. * -QDF_STATUS_E_NOENT if no entry is found
  642. */
  643. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  644. {
  645. int ext_group_num;
  646. int mask = 1 << ring_num;
  647. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  648. ext_group_num++) {
  649. if (mask & grp_mask[ext_group_num])
  650. return ext_group_num;
  651. }
  652. return -QDF_STATUS_E_NOENT;
  653. }
  654. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  655. enum hal_ring_type ring_type,
  656. int ring_num)
  657. {
  658. int *grp_mask;
  659. switch (ring_type) {
  660. case WBM2SW_RELEASE:
  661. /* dp_tx_comp_handler - soc->tx_comp_ring */
  662. if (ring_num < 3)
  663. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  664. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  665. else if (ring_num == 3) {
  666. /* sw treats this as a separate ring type */
  667. grp_mask = &soc->wlan_cfg_ctx->
  668. int_rx_wbm_rel_ring_mask[0];
  669. ring_num = 0;
  670. } else {
  671. qdf_assert(0);
  672. return -QDF_STATUS_E_NOENT;
  673. }
  674. break;
  675. case REO_EXCEPTION:
  676. /* dp_rx_err_process - &soc->reo_exception_ring */
  677. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  678. break;
  679. case REO_DST:
  680. /* dp_rx_process - soc->reo_dest_ring */
  681. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  682. break;
  683. case REO_STATUS:
  684. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  685. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  686. break;
  687. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  688. case RXDMA_MONITOR_STATUS:
  689. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  690. case RXDMA_MONITOR_DST:
  691. /* dp_mon_process */
  692. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  693. break;
  694. case RXDMA_DST:
  695. /* dp_rxdma_err_process */
  696. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  697. break;
  698. case RXDMA_BUF:
  699. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  700. break;
  701. case RXDMA_MONITOR_BUF:
  702. /* TODO: support low_thresh interrupt */
  703. return -QDF_STATUS_E_NOENT;
  704. break;
  705. case TCL_DATA:
  706. case TCL_CMD:
  707. case REO_CMD:
  708. case SW2WBM_RELEASE:
  709. case WBM_IDLE_LINK:
  710. /* normally empty SW_TO_HW rings */
  711. return -QDF_STATUS_E_NOENT;
  712. break;
  713. case TCL_STATUS:
  714. case REO_REINJECT:
  715. /* misc unused rings */
  716. return -QDF_STATUS_E_NOENT;
  717. break;
  718. case CE_SRC:
  719. case CE_DST:
  720. case CE_DST_STATUS:
  721. /* CE_rings - currently handled by hif */
  722. default:
  723. return -QDF_STATUS_E_NOENT;
  724. break;
  725. }
  726. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  727. }
  728. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  729. *ring_params, int ring_type, int ring_num)
  730. {
  731. int msi_group_number;
  732. int msi_data_count;
  733. int ret;
  734. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  735. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  736. &msi_data_count, &msi_data_start,
  737. &msi_irq_start);
  738. if (ret)
  739. return;
  740. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  741. ring_num);
  742. if (msi_group_number < 0) {
  743. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  744. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  745. ring_type, ring_num);
  746. ring_params->msi_addr = 0;
  747. ring_params->msi_data = 0;
  748. return;
  749. }
  750. if (msi_group_number > msi_data_count) {
  751. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  752. FL("2 msi_groups will share an msi; msi_group_num %d"),
  753. msi_group_number);
  754. QDF_ASSERT(0);
  755. }
  756. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  757. ring_params->msi_addr = addr_low;
  758. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  759. ring_params->msi_data = (msi_group_number % msi_data_count)
  760. + msi_data_start;
  761. ring_params->flags |= HAL_SRNG_MSI_INTR;
  762. }
  763. /**
  764. * dp_print_ast_stats() - Dump AST table contents
  765. * @soc: Datapath soc handle
  766. *
  767. * return void
  768. */
  769. #ifdef FEATURE_AST
  770. static void dp_print_ast_stats(struct dp_soc *soc)
  771. {
  772. uint8_t i;
  773. uint8_t num_entries = 0;
  774. struct dp_vdev *vdev;
  775. struct dp_pdev *pdev;
  776. struct dp_peer *peer;
  777. struct dp_ast_entry *ase, *tmp_ase;
  778. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  779. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS"};
  780. DP_PRINT_STATS("AST Stats:");
  781. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  782. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  783. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  784. DP_PRINT_STATS("AST Table:");
  785. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  786. pdev = soc->pdev_list[i];
  787. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  788. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  789. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  790. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  791. DP_PRINT_STATS("%6d mac_addr = %pM"
  792. " peer_mac_addr = %pM"
  793. " type = %s"
  794. " next_hop = %d"
  795. " is_active = %d"
  796. " is_bss = %d"
  797. " ast_idx = %d"
  798. " pdev_id = %d"
  799. " vdev_id = %d",
  800. ++num_entries,
  801. ase->mac_addr.raw,
  802. ase->peer->mac_addr.raw,
  803. type[ase->type],
  804. ase->next_hop,
  805. ase->is_active,
  806. ase->is_bss,
  807. ase->ast_idx,
  808. ase->pdev_id,
  809. ase->vdev_id);
  810. }
  811. }
  812. }
  813. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  814. }
  815. }
  816. #else
  817. static void dp_print_ast_stats(struct dp_soc *soc)
  818. {
  819. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  820. return;
  821. }
  822. #endif
  823. static void dp_print_peer_table(struct dp_vdev *vdev)
  824. {
  825. struct dp_peer *peer = NULL;
  826. DP_PRINT_STATS("Dumping Peer Table Stats:");
  827. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  828. if (!peer) {
  829. DP_PRINT_STATS("Invalid Peer");
  830. return;
  831. }
  832. DP_PRINT_STATS(" peer_mac_addr = %pM"
  833. " nawds_enabled = %d"
  834. " bss_peer = %d"
  835. " wapi = %d"
  836. " wds_enabled = %d"
  837. " delete in progress = %d",
  838. peer->mac_addr.raw,
  839. peer->nawds_enabled,
  840. peer->bss_peer,
  841. peer->wapi,
  842. peer->wds_enabled,
  843. peer->delete_in_progress);
  844. }
  845. }
  846. /*
  847. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  848. */
  849. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  850. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  851. {
  852. void *hal_soc = soc->hal_soc;
  853. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  854. /* TODO: See if we should get align size from hal */
  855. uint32_t ring_base_align = 8;
  856. struct hal_srng_params ring_params;
  857. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  858. /* TODO: Currently hal layer takes care of endianness related settings.
  859. * See if these settings need to passed from DP layer
  860. */
  861. ring_params.flags = 0;
  862. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  863. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  864. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  865. srng->hal_srng = NULL;
  866. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  867. srng->num_entries = num_entries;
  868. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  869. soc->osdev, soc->osdev->dev, srng->alloc_size,
  870. &(srng->base_paddr_unaligned));
  871. if (!srng->base_vaddr_unaligned) {
  872. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  873. FL("alloc failed - ring_type: %d, ring_num %d"),
  874. ring_type, ring_num);
  875. return QDF_STATUS_E_NOMEM;
  876. }
  877. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  878. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  879. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  880. ((unsigned long)(ring_params.ring_base_vaddr) -
  881. (unsigned long)srng->base_vaddr_unaligned);
  882. ring_params.num_entries = num_entries;
  883. if (soc->intr_mode == DP_INTR_MSI) {
  884. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  885. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  886. FL("Using MSI for ring_type: %d, ring_num %d"),
  887. ring_type, ring_num);
  888. } else {
  889. ring_params.msi_data = 0;
  890. ring_params.msi_addr = 0;
  891. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  892. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  893. ring_type, ring_num);
  894. }
  895. /*
  896. * Setup interrupt timer and batch counter thresholds for
  897. * interrupt mitigation based on ring type
  898. */
  899. if (ring_type == REO_DST) {
  900. ring_params.intr_timer_thres_us =
  901. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  902. ring_params.intr_batch_cntr_thres_entries =
  903. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  904. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  905. ring_params.intr_timer_thres_us =
  906. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  907. ring_params.intr_batch_cntr_thres_entries =
  908. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  909. } else {
  910. ring_params.intr_timer_thres_us =
  911. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  912. ring_params.intr_batch_cntr_thres_entries =
  913. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  914. }
  915. /* Enable low threshold interrupts for rx buffer rings (regular and
  916. * monitor buffer rings.
  917. * TODO: See if this is required for any other ring
  918. */
  919. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  920. (ring_type == RXDMA_MONITOR_STATUS)) {
  921. /* TODO: Setting low threshold to 1/8th of ring size
  922. * see if this needs to be configurable
  923. */
  924. ring_params.low_threshold = num_entries >> 3;
  925. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  926. ring_params.intr_timer_thres_us =
  927. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  928. ring_params.intr_batch_cntr_thres_entries = 0;
  929. }
  930. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  931. mac_id, &ring_params);
  932. if (!srng->hal_srng) {
  933. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  934. srng->alloc_size,
  935. srng->base_vaddr_unaligned,
  936. srng->base_paddr_unaligned, 0);
  937. }
  938. return 0;
  939. }
  940. /**
  941. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  942. * Any buffers allocated and attached to ring entries are expected to be freed
  943. * before calling this function.
  944. */
  945. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  946. int ring_type, int ring_num)
  947. {
  948. if (!srng->hal_srng) {
  949. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  950. FL("Ring type: %d, num:%d not setup"),
  951. ring_type, ring_num);
  952. return;
  953. }
  954. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  955. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  956. srng->alloc_size,
  957. srng->base_vaddr_unaligned,
  958. srng->base_paddr_unaligned, 0);
  959. srng->hal_srng = NULL;
  960. }
  961. /* TODO: Need this interface from HIF */
  962. void *hif_get_hal_handle(void *hif_handle);
  963. /*
  964. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  965. * @dp_ctx: DP SOC handle
  966. * @budget: Number of frames/descriptors that can be processed in one shot
  967. *
  968. * Return: remaining budget/quota for the soc device
  969. */
  970. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  971. {
  972. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  973. struct dp_soc *soc = int_ctx->soc;
  974. int ring = 0;
  975. uint32_t work_done = 0;
  976. int budget = dp_budget;
  977. uint8_t tx_mask = int_ctx->tx_ring_mask;
  978. uint8_t rx_mask = int_ctx->rx_ring_mask;
  979. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  980. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  981. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  982. uint32_t remaining_quota = dp_budget;
  983. struct dp_pdev *pdev = NULL;
  984. int mac_id;
  985. /* Process Tx completion interrupts first to return back buffers */
  986. while (tx_mask) {
  987. if (tx_mask & 0x1) {
  988. work_done = dp_tx_comp_handler(soc,
  989. soc->tx_comp_ring[ring].hal_srng,
  990. remaining_quota);
  991. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  992. "tx mask 0x%x ring %d, budget %d, work_done %d",
  993. tx_mask, ring, budget, work_done);
  994. budget -= work_done;
  995. if (budget <= 0)
  996. goto budget_done;
  997. remaining_quota = budget;
  998. }
  999. tx_mask = tx_mask >> 1;
  1000. ring++;
  1001. }
  1002. /* Process REO Exception ring interrupt */
  1003. if (rx_err_mask) {
  1004. work_done = dp_rx_err_process(soc,
  1005. soc->reo_exception_ring.hal_srng,
  1006. remaining_quota);
  1007. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1008. "REO Exception Ring: work_done %d budget %d",
  1009. work_done, budget);
  1010. budget -= work_done;
  1011. if (budget <= 0) {
  1012. goto budget_done;
  1013. }
  1014. remaining_quota = budget;
  1015. }
  1016. /* Process Rx WBM release ring interrupt */
  1017. if (rx_wbm_rel_mask) {
  1018. work_done = dp_rx_wbm_err_process(soc,
  1019. soc->rx_rel_ring.hal_srng, remaining_quota);
  1020. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1021. "WBM Release Ring: work_done %d budget %d",
  1022. work_done, budget);
  1023. budget -= work_done;
  1024. if (budget <= 0) {
  1025. goto budget_done;
  1026. }
  1027. remaining_quota = budget;
  1028. }
  1029. /* Process Rx interrupts */
  1030. if (rx_mask) {
  1031. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1032. if (rx_mask & (1 << ring)) {
  1033. work_done = dp_rx_process(int_ctx,
  1034. soc->reo_dest_ring[ring].hal_srng,
  1035. ring,
  1036. remaining_quota);
  1037. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1038. "rx mask 0x%x ring %d, work_done %d budget %d",
  1039. rx_mask, ring, work_done, budget);
  1040. budget -= work_done;
  1041. if (budget <= 0)
  1042. goto budget_done;
  1043. remaining_quota = budget;
  1044. }
  1045. }
  1046. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  1047. work_done = dp_rxdma_err_process(soc, ring,
  1048. remaining_quota);
  1049. budget -= work_done;
  1050. }
  1051. }
  1052. if (reo_status_mask)
  1053. dp_reo_status_ring_handler(soc);
  1054. /* Process LMAC interrupts */
  1055. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1056. pdev = soc->pdev_list[ring];
  1057. if (pdev == NULL)
  1058. continue;
  1059. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1060. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1061. pdev->pdev_id);
  1062. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1063. work_done = dp_mon_process(soc, mac_for_pdev,
  1064. remaining_quota);
  1065. budget -= work_done;
  1066. if (budget <= 0)
  1067. goto budget_done;
  1068. remaining_quota = budget;
  1069. }
  1070. if (int_ctx->rxdma2host_ring_mask &
  1071. (1 << mac_for_pdev)) {
  1072. work_done = dp_rxdma_err_process(soc,
  1073. mac_for_pdev,
  1074. remaining_quota);
  1075. budget -= work_done;
  1076. if (budget <= 0)
  1077. goto budget_done;
  1078. remaining_quota = budget;
  1079. }
  1080. if (int_ctx->host2rxdma_ring_mask &
  1081. (1 << mac_for_pdev)) {
  1082. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1083. union dp_rx_desc_list_elem_t *tail = NULL;
  1084. struct dp_srng *rx_refill_buf_ring =
  1085. &pdev->rx_refill_buf_ring;
  1086. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1087. 1);
  1088. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1089. rx_refill_buf_ring,
  1090. &soc->rx_desc_buf[mac_for_pdev], 0,
  1091. &desc_list, &tail);
  1092. }
  1093. }
  1094. }
  1095. qdf_lro_flush(int_ctx->lro_ctx);
  1096. budget_done:
  1097. return dp_budget - budget;
  1098. }
  1099. /* dp_interrupt_timer()- timer poll for interrupts
  1100. *
  1101. * @arg: SoC Handle
  1102. *
  1103. * Return:
  1104. *
  1105. */
  1106. static void dp_interrupt_timer(void *arg)
  1107. {
  1108. struct dp_soc *soc = (struct dp_soc *) arg;
  1109. int i;
  1110. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1111. for (i = 0;
  1112. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1113. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1114. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1115. }
  1116. }
  1117. /*
  1118. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  1119. * @txrx_soc: DP SOC handle
  1120. *
  1121. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1122. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1123. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1124. *
  1125. * Return: 0 for success. nonzero for failure.
  1126. */
  1127. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1128. {
  1129. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1130. int i;
  1131. soc->intr_mode = DP_INTR_POLL;
  1132. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1133. soc->intr_ctx[i].dp_intr_id = i;
  1134. soc->intr_ctx[i].tx_ring_mask =
  1135. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1136. soc->intr_ctx[i].rx_ring_mask =
  1137. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1138. soc->intr_ctx[i].rx_mon_ring_mask =
  1139. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1140. soc->intr_ctx[i].rx_err_ring_mask =
  1141. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1142. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1143. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1144. soc->intr_ctx[i].reo_status_ring_mask =
  1145. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1146. soc->intr_ctx[i].rxdma2host_ring_mask =
  1147. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1148. soc->intr_ctx[i].soc = soc;
  1149. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1150. }
  1151. qdf_timer_init(soc->osdev, &soc->int_timer,
  1152. dp_interrupt_timer, (void *)soc,
  1153. QDF_TIMER_TYPE_WAKE_APPS);
  1154. return QDF_STATUS_SUCCESS;
  1155. }
  1156. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1157. #if defined(CONFIG_MCL)
  1158. extern int con_mode_monitor;
  1159. /*
  1160. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1161. * @txrx_soc: DP SOC handle
  1162. *
  1163. * Call the appropriate attach function based on the mode of operation.
  1164. * This is a WAR for enabling monitor mode.
  1165. *
  1166. * Return: 0 for success. nonzero for failure.
  1167. */
  1168. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1169. {
  1170. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1171. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1172. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1173. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1174. "%s: Poll mode", __func__);
  1175. return dp_soc_attach_poll(txrx_soc);
  1176. } else {
  1177. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1178. "%s: Interrupt mode", __func__);
  1179. return dp_soc_interrupt_attach(txrx_soc);
  1180. }
  1181. }
  1182. #else
  1183. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1184. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1185. {
  1186. return dp_soc_attach_poll(txrx_soc);
  1187. }
  1188. #else
  1189. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1190. {
  1191. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1192. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1193. return dp_soc_attach_poll(txrx_soc);
  1194. else
  1195. return dp_soc_interrupt_attach(txrx_soc);
  1196. }
  1197. #endif
  1198. #endif
  1199. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1200. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1201. {
  1202. int j;
  1203. int num_irq = 0;
  1204. int tx_mask =
  1205. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1206. int rx_mask =
  1207. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1208. int rx_mon_mask =
  1209. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1210. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1211. soc->wlan_cfg_ctx, intr_ctx_num);
  1212. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1213. soc->wlan_cfg_ctx, intr_ctx_num);
  1214. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1215. soc->wlan_cfg_ctx, intr_ctx_num);
  1216. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1217. soc->wlan_cfg_ctx, intr_ctx_num);
  1218. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1219. soc->wlan_cfg_ctx, intr_ctx_num);
  1220. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1221. if (tx_mask & (1 << j)) {
  1222. irq_id_map[num_irq++] =
  1223. (wbm2host_tx_completions_ring1 - j);
  1224. }
  1225. if (rx_mask & (1 << j)) {
  1226. irq_id_map[num_irq++] =
  1227. (reo2host_destination_ring1 - j);
  1228. }
  1229. if (rxdma2host_ring_mask & (1 << j)) {
  1230. irq_id_map[num_irq++] =
  1231. rxdma2host_destination_ring_mac1 -
  1232. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1233. }
  1234. if (host2rxdma_ring_mask & (1 << j)) {
  1235. irq_id_map[num_irq++] =
  1236. host2rxdma_host_buf_ring_mac1 -
  1237. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1238. }
  1239. if (rx_mon_mask & (1 << j)) {
  1240. irq_id_map[num_irq++] =
  1241. ppdu_end_interrupts_mac1 -
  1242. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1243. irq_id_map[num_irq++] =
  1244. rxdma2host_monitor_status_ring_mac1 -
  1245. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1246. }
  1247. if (rx_wbm_rel_ring_mask & (1 << j))
  1248. irq_id_map[num_irq++] = wbm2host_rx_release;
  1249. if (rx_err_ring_mask & (1 << j))
  1250. irq_id_map[num_irq++] = reo2host_exception;
  1251. if (reo_status_ring_mask & (1 << j))
  1252. irq_id_map[num_irq++] = reo2host_status;
  1253. }
  1254. *num_irq_r = num_irq;
  1255. }
  1256. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1257. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1258. int msi_vector_count, int msi_vector_start)
  1259. {
  1260. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1261. soc->wlan_cfg_ctx, intr_ctx_num);
  1262. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1263. soc->wlan_cfg_ctx, intr_ctx_num);
  1264. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1265. soc->wlan_cfg_ctx, intr_ctx_num);
  1266. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1267. soc->wlan_cfg_ctx, intr_ctx_num);
  1268. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1269. soc->wlan_cfg_ctx, intr_ctx_num);
  1270. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1271. soc->wlan_cfg_ctx, intr_ctx_num);
  1272. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1273. soc->wlan_cfg_ctx, intr_ctx_num);
  1274. unsigned int vector =
  1275. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1276. int num_irq = 0;
  1277. soc->intr_mode = DP_INTR_MSI;
  1278. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1279. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1280. irq_id_map[num_irq++] =
  1281. pld_get_msi_irq(soc->osdev->dev, vector);
  1282. *num_irq_r = num_irq;
  1283. }
  1284. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1285. int *irq_id_map, int *num_irq)
  1286. {
  1287. int msi_vector_count, ret;
  1288. uint32_t msi_base_data, msi_vector_start;
  1289. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1290. &msi_vector_count,
  1291. &msi_base_data,
  1292. &msi_vector_start);
  1293. if (ret)
  1294. return dp_soc_interrupt_map_calculate_integrated(soc,
  1295. intr_ctx_num, irq_id_map, num_irq);
  1296. else
  1297. dp_soc_interrupt_map_calculate_msi(soc,
  1298. intr_ctx_num, irq_id_map, num_irq,
  1299. msi_vector_count, msi_vector_start);
  1300. }
  1301. /*
  1302. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1303. * @txrx_soc: DP SOC handle
  1304. *
  1305. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1306. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1307. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1308. *
  1309. * Return: 0 for success. nonzero for failure.
  1310. */
  1311. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1312. {
  1313. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1314. int i = 0;
  1315. int num_irq = 0;
  1316. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1317. int ret = 0;
  1318. /* Map of IRQ ids registered with one interrupt context */
  1319. int irq_id_map[HIF_MAX_GRP_IRQ];
  1320. int tx_mask =
  1321. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1322. int rx_mask =
  1323. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1324. int rx_mon_mask =
  1325. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1326. int rx_err_ring_mask =
  1327. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1328. int rx_wbm_rel_ring_mask =
  1329. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1330. int reo_status_ring_mask =
  1331. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1332. int rxdma2host_ring_mask =
  1333. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1334. int host2rxdma_ring_mask =
  1335. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1336. soc->intr_ctx[i].dp_intr_id = i;
  1337. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1338. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1339. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1340. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1341. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1342. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1343. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1344. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1345. soc->intr_ctx[i].soc = soc;
  1346. num_irq = 0;
  1347. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1348. &num_irq);
  1349. ret = hif_register_ext_group(soc->hif_handle,
  1350. num_irq, irq_id_map, dp_service_srngs,
  1351. &soc->intr_ctx[i], "dp_intr",
  1352. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1353. if (ret) {
  1354. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1355. FL("failed, ret = %d"), ret);
  1356. return QDF_STATUS_E_FAILURE;
  1357. }
  1358. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1359. }
  1360. hif_configure_ext_group_interrupts(soc->hif_handle);
  1361. return QDF_STATUS_SUCCESS;
  1362. }
  1363. /*
  1364. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1365. * @txrx_soc: DP SOC handle
  1366. *
  1367. * Return: void
  1368. */
  1369. static void dp_soc_interrupt_detach(void *txrx_soc)
  1370. {
  1371. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1372. int i;
  1373. if (soc->intr_mode == DP_INTR_POLL) {
  1374. qdf_timer_stop(&soc->int_timer);
  1375. qdf_timer_free(&soc->int_timer);
  1376. } else {
  1377. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1378. }
  1379. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1380. soc->intr_ctx[i].tx_ring_mask = 0;
  1381. soc->intr_ctx[i].rx_ring_mask = 0;
  1382. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1383. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1384. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1385. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1386. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1387. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1388. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1389. }
  1390. }
  1391. #define AVG_MAX_MPDUS_PER_TID 128
  1392. #define AVG_TIDS_PER_CLIENT 2
  1393. #define AVG_FLOWS_PER_TID 2
  1394. #define AVG_MSDUS_PER_FLOW 128
  1395. #define AVG_MSDUS_PER_MPDU 4
  1396. /*
  1397. * Allocate and setup link descriptor pool that will be used by HW for
  1398. * various link and queue descriptors and managed by WBM
  1399. */
  1400. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1401. {
  1402. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1403. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1404. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1405. uint32_t num_mpdus_per_link_desc =
  1406. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1407. uint32_t num_msdus_per_link_desc =
  1408. hal_num_msdus_per_link_desc(soc->hal_soc);
  1409. uint32_t num_mpdu_links_per_queue_desc =
  1410. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1411. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1412. uint32_t total_link_descs, total_mem_size;
  1413. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1414. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1415. uint32_t num_link_desc_banks;
  1416. uint32_t last_bank_size = 0;
  1417. uint32_t entry_size, num_entries;
  1418. int i;
  1419. uint32_t desc_id = 0;
  1420. /* Only Tx queue descriptors are allocated from common link descriptor
  1421. * pool Rx queue descriptors are not included in this because (REO queue
  1422. * extension descriptors) they are expected to be allocated contiguously
  1423. * with REO queue descriptors
  1424. */
  1425. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1426. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1427. num_mpdu_queue_descs = num_mpdu_link_descs /
  1428. num_mpdu_links_per_queue_desc;
  1429. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1430. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1431. num_msdus_per_link_desc;
  1432. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1433. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1434. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1435. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1436. /* Round up to power of 2 */
  1437. total_link_descs = 1;
  1438. while (total_link_descs < num_entries)
  1439. total_link_descs <<= 1;
  1440. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1441. FL("total_link_descs: %u, link_desc_size: %d"),
  1442. total_link_descs, link_desc_size);
  1443. total_mem_size = total_link_descs * link_desc_size;
  1444. total_mem_size += link_desc_align;
  1445. if (total_mem_size <= max_alloc_size) {
  1446. num_link_desc_banks = 0;
  1447. last_bank_size = total_mem_size;
  1448. } else {
  1449. num_link_desc_banks = (total_mem_size) /
  1450. (max_alloc_size - link_desc_align);
  1451. last_bank_size = total_mem_size %
  1452. (max_alloc_size - link_desc_align);
  1453. }
  1454. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1455. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1456. total_mem_size, num_link_desc_banks);
  1457. for (i = 0; i < num_link_desc_banks; i++) {
  1458. soc->link_desc_banks[i].base_vaddr_unaligned =
  1459. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1460. max_alloc_size,
  1461. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1462. soc->link_desc_banks[i].size = max_alloc_size;
  1463. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1464. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1465. ((unsigned long)(
  1466. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1467. link_desc_align));
  1468. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1469. soc->link_desc_banks[i].base_paddr_unaligned) +
  1470. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1471. (unsigned long)(
  1472. soc->link_desc_banks[i].base_vaddr_unaligned));
  1473. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1474. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1475. FL("Link descriptor memory alloc failed"));
  1476. goto fail;
  1477. }
  1478. }
  1479. if (last_bank_size) {
  1480. /* Allocate last bank in case total memory required is not exact
  1481. * multiple of max_alloc_size
  1482. */
  1483. soc->link_desc_banks[i].base_vaddr_unaligned =
  1484. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1485. last_bank_size,
  1486. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1487. soc->link_desc_banks[i].size = last_bank_size;
  1488. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1489. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1490. ((unsigned long)(
  1491. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1492. link_desc_align));
  1493. soc->link_desc_banks[i].base_paddr =
  1494. (unsigned long)(
  1495. soc->link_desc_banks[i].base_paddr_unaligned) +
  1496. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1497. (unsigned long)(
  1498. soc->link_desc_banks[i].base_vaddr_unaligned));
  1499. }
  1500. /* Allocate and setup link descriptor idle list for HW internal use */
  1501. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1502. total_mem_size = entry_size * total_link_descs;
  1503. if (total_mem_size <= max_alloc_size) {
  1504. void *desc;
  1505. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1506. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1507. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1508. FL("Link desc idle ring setup failed"));
  1509. goto fail;
  1510. }
  1511. hal_srng_access_start_unlocked(soc->hal_soc,
  1512. soc->wbm_idle_link_ring.hal_srng);
  1513. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1514. soc->link_desc_banks[i].base_paddr; i++) {
  1515. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1516. ((unsigned long)(
  1517. soc->link_desc_banks[i].base_vaddr) -
  1518. (unsigned long)(
  1519. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1520. / link_desc_size;
  1521. unsigned long paddr = (unsigned long)(
  1522. soc->link_desc_banks[i].base_paddr);
  1523. while (num_entries && (desc = hal_srng_src_get_next(
  1524. soc->hal_soc,
  1525. soc->wbm_idle_link_ring.hal_srng))) {
  1526. hal_set_link_desc_addr(desc,
  1527. LINK_DESC_COOKIE(desc_id, i), paddr);
  1528. num_entries--;
  1529. desc_id++;
  1530. paddr += link_desc_size;
  1531. }
  1532. }
  1533. hal_srng_access_end_unlocked(soc->hal_soc,
  1534. soc->wbm_idle_link_ring.hal_srng);
  1535. } else {
  1536. uint32_t num_scatter_bufs;
  1537. uint32_t num_entries_per_buf;
  1538. uint32_t rem_entries;
  1539. uint8_t *scatter_buf_ptr;
  1540. uint16_t scatter_buf_num;
  1541. soc->wbm_idle_scatter_buf_size =
  1542. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1543. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1544. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1545. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1546. soc->hal_soc, total_mem_size,
  1547. soc->wbm_idle_scatter_buf_size);
  1548. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1549. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1550. FL("scatter bufs size out of bounds"));
  1551. goto fail;
  1552. }
  1553. for (i = 0; i < num_scatter_bufs; i++) {
  1554. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1555. qdf_mem_alloc_consistent(soc->osdev,
  1556. soc->osdev->dev,
  1557. soc->wbm_idle_scatter_buf_size,
  1558. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1559. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1560. QDF_TRACE(QDF_MODULE_ID_DP,
  1561. QDF_TRACE_LEVEL_ERROR,
  1562. FL("Scatter list memory alloc failed"));
  1563. goto fail;
  1564. }
  1565. }
  1566. /* Populate idle list scatter buffers with link descriptor
  1567. * pointers
  1568. */
  1569. scatter_buf_num = 0;
  1570. scatter_buf_ptr = (uint8_t *)(
  1571. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1572. rem_entries = num_entries_per_buf;
  1573. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1574. soc->link_desc_banks[i].base_paddr; i++) {
  1575. uint32_t num_link_descs =
  1576. (soc->link_desc_banks[i].size -
  1577. ((unsigned long)(
  1578. soc->link_desc_banks[i].base_vaddr) -
  1579. (unsigned long)(
  1580. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1581. / link_desc_size;
  1582. unsigned long paddr = (unsigned long)(
  1583. soc->link_desc_banks[i].base_paddr);
  1584. while (num_link_descs) {
  1585. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1586. LINK_DESC_COOKIE(desc_id, i), paddr);
  1587. num_link_descs--;
  1588. desc_id++;
  1589. paddr += link_desc_size;
  1590. rem_entries--;
  1591. if (rem_entries) {
  1592. scatter_buf_ptr += entry_size;
  1593. } else {
  1594. rem_entries = num_entries_per_buf;
  1595. scatter_buf_num++;
  1596. if (scatter_buf_num >= num_scatter_bufs)
  1597. break;
  1598. scatter_buf_ptr = (uint8_t *)(
  1599. soc->wbm_idle_scatter_buf_base_vaddr[
  1600. scatter_buf_num]);
  1601. }
  1602. }
  1603. }
  1604. /* Setup link descriptor idle list in HW */
  1605. hal_setup_link_idle_list(soc->hal_soc,
  1606. soc->wbm_idle_scatter_buf_base_paddr,
  1607. soc->wbm_idle_scatter_buf_base_vaddr,
  1608. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1609. (uint32_t)(scatter_buf_ptr -
  1610. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1611. scatter_buf_num-1])), total_link_descs);
  1612. }
  1613. return 0;
  1614. fail:
  1615. if (soc->wbm_idle_link_ring.hal_srng) {
  1616. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1617. WBM_IDLE_LINK, 0);
  1618. }
  1619. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1620. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1621. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1622. soc->wbm_idle_scatter_buf_size,
  1623. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1624. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1625. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1626. }
  1627. }
  1628. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1629. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1630. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1631. soc->link_desc_banks[i].size,
  1632. soc->link_desc_banks[i].base_vaddr_unaligned,
  1633. soc->link_desc_banks[i].base_paddr_unaligned,
  1634. 0);
  1635. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1636. }
  1637. }
  1638. return QDF_STATUS_E_FAILURE;
  1639. }
  1640. /*
  1641. * Free link descriptor pool that was setup HW
  1642. */
  1643. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1644. {
  1645. int i;
  1646. if (soc->wbm_idle_link_ring.hal_srng) {
  1647. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1648. WBM_IDLE_LINK, 0);
  1649. }
  1650. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1651. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1652. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1653. soc->wbm_idle_scatter_buf_size,
  1654. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1655. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1656. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1657. }
  1658. }
  1659. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1660. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1661. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1662. soc->link_desc_banks[i].size,
  1663. soc->link_desc_banks[i].base_vaddr_unaligned,
  1664. soc->link_desc_banks[i].base_paddr_unaligned,
  1665. 0);
  1666. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1667. }
  1668. }
  1669. }
  1670. #define REO_DST_RING_SIZE_QCA6290 1024
  1671. #ifndef QCA_WIFI_QCA8074_VP
  1672. #define REO_DST_RING_SIZE_QCA8074 2048
  1673. #else
  1674. #define REO_DST_RING_SIZE_QCA8074 8
  1675. #endif
  1676. /*
  1677. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1678. * @soc: Datapath SOC handle
  1679. *
  1680. * This is a timer function used to age out stale AST nodes from
  1681. * AST table
  1682. */
  1683. #ifdef FEATURE_WDS
  1684. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1685. {
  1686. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1687. struct dp_pdev *pdev;
  1688. struct dp_vdev *vdev;
  1689. struct dp_peer *peer;
  1690. struct dp_ast_entry *ase, *temp_ase;
  1691. int i;
  1692. qdf_spin_lock_bh(&soc->ast_lock);
  1693. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1694. pdev = soc->pdev_list[i];
  1695. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1696. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1697. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1698. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1699. /*
  1700. * Do not expire static ast entries
  1701. * and HM WDS entries
  1702. */
  1703. if (ase->type != CDP_TXRX_AST_TYPE_WDS)
  1704. continue;
  1705. if (ase->is_active) {
  1706. ase->is_active = FALSE;
  1707. continue;
  1708. }
  1709. DP_STATS_INC(soc, ast.aged_out, 1);
  1710. dp_peer_del_ast(soc, ase);
  1711. }
  1712. }
  1713. }
  1714. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1715. }
  1716. qdf_spin_unlock_bh(&soc->ast_lock);
  1717. if (qdf_atomic_read(&soc->cmn_init_done))
  1718. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1719. }
  1720. /*
  1721. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1722. * @soc: Datapath SOC handle
  1723. *
  1724. * Return: None
  1725. */
  1726. static void dp_soc_wds_attach(struct dp_soc *soc)
  1727. {
  1728. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1729. dp_wds_aging_timer_fn, (void *)soc,
  1730. QDF_TIMER_TYPE_WAKE_APPS);
  1731. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1732. }
  1733. /*
  1734. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1735. * @txrx_soc: DP SOC handle
  1736. *
  1737. * Return: None
  1738. */
  1739. static void dp_soc_wds_detach(struct dp_soc *soc)
  1740. {
  1741. qdf_timer_stop(&soc->wds_aging_timer);
  1742. qdf_timer_free(&soc->wds_aging_timer);
  1743. }
  1744. #else
  1745. static void dp_soc_wds_attach(struct dp_soc *soc)
  1746. {
  1747. }
  1748. static void dp_soc_wds_detach(struct dp_soc *soc)
  1749. {
  1750. }
  1751. #endif
  1752. /*
  1753. * dp_soc_reset_ring_map() - Reset cpu ring map
  1754. * @soc: Datapath soc handler
  1755. *
  1756. * This api resets the default cpu ring map
  1757. */
  1758. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1759. {
  1760. uint8_t i;
  1761. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1762. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1763. if (nss_config == 1) {
  1764. /*
  1765. * Setting Tx ring map for one nss offloaded radio
  1766. */
  1767. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1768. } else if (nss_config == 2) {
  1769. /*
  1770. * Setting Tx ring for two nss offloaded radios
  1771. */
  1772. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1773. } else {
  1774. /*
  1775. * Setting Tx ring map for all nss offloaded radios
  1776. */
  1777. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1778. }
  1779. }
  1780. }
  1781. /*
  1782. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1783. * @dp_soc - DP soc handle
  1784. * @ring_type - ring type
  1785. * @ring_num - ring_num
  1786. *
  1787. * return 0 or 1
  1788. */
  1789. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1790. {
  1791. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1792. uint8_t status = 0;
  1793. switch (ring_type) {
  1794. case WBM2SW_RELEASE:
  1795. case REO_DST:
  1796. case RXDMA_BUF:
  1797. status = ((nss_config) & (1 << ring_num));
  1798. break;
  1799. default:
  1800. break;
  1801. }
  1802. return status;
  1803. }
  1804. /*
  1805. * dp_soc_reset_intr_mask() - reset interrupt mask
  1806. * @dp_soc - DP Soc handle
  1807. *
  1808. * Return: Return void
  1809. */
  1810. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1811. {
  1812. uint8_t j;
  1813. int *grp_mask = NULL;
  1814. int group_number, mask, num_ring;
  1815. /* number of tx ring */
  1816. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1817. /*
  1818. * group mask for tx completion ring.
  1819. */
  1820. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1821. /* loop and reset the mask for only offloaded ring */
  1822. for (j = 0; j < num_ring; j++) {
  1823. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1824. continue;
  1825. }
  1826. /*
  1827. * Group number corresponding to tx offloaded ring.
  1828. */
  1829. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1830. if (group_number < 0) {
  1831. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1832. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1833. WBM2SW_RELEASE, j);
  1834. return;
  1835. }
  1836. /* reset the tx mask for offloaded ring */
  1837. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1838. mask &= (~(1 << j));
  1839. /*
  1840. * reset the interrupt mask for offloaded ring.
  1841. */
  1842. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1843. }
  1844. /* number of rx rings */
  1845. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1846. /*
  1847. * group mask for reo destination ring.
  1848. */
  1849. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1850. /* loop and reset the mask for only offloaded ring */
  1851. for (j = 0; j < num_ring; j++) {
  1852. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1853. continue;
  1854. }
  1855. /*
  1856. * Group number corresponding to rx offloaded ring.
  1857. */
  1858. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1859. if (group_number < 0) {
  1860. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1861. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1862. REO_DST, j);
  1863. return;
  1864. }
  1865. /* set the interrupt mask for offloaded ring */
  1866. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1867. mask &= (~(1 << j));
  1868. /*
  1869. * set the interrupt mask to zero for rx offloaded radio.
  1870. */
  1871. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1872. }
  1873. /*
  1874. * group mask for Rx buffer refill ring
  1875. */
  1876. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1877. /* loop and reset the mask for only offloaded ring */
  1878. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1879. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1880. continue;
  1881. }
  1882. /*
  1883. * Group number corresponding to rx offloaded ring.
  1884. */
  1885. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1886. if (group_number < 0) {
  1887. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1888. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1889. REO_DST, j);
  1890. return;
  1891. }
  1892. /* set the interrupt mask for offloaded ring */
  1893. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1894. group_number);
  1895. mask &= (~(1 << j));
  1896. /*
  1897. * set the interrupt mask to zero for rx offloaded radio.
  1898. */
  1899. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1900. group_number, mask);
  1901. }
  1902. }
  1903. #ifdef IPA_OFFLOAD
  1904. /**
  1905. * dp_reo_remap_config() - configure reo remap register value based
  1906. * nss configuration.
  1907. * based on offload_radio value below remap configuration
  1908. * get applied.
  1909. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1910. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1911. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1912. * 3 - both Radios handled by NSS (remap not required)
  1913. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1914. *
  1915. * @remap1: output parameter indicates reo remap 1 register value
  1916. * @remap2: output parameter indicates reo remap 2 register value
  1917. * Return: bool type, true if remap is configured else false.
  1918. */
  1919. static bool dp_reo_remap_config(struct dp_soc *soc,
  1920. uint32_t *remap1,
  1921. uint32_t *remap2)
  1922. {
  1923. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1924. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1925. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1926. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1927. return true;
  1928. }
  1929. #else
  1930. static bool dp_reo_remap_config(struct dp_soc *soc,
  1931. uint32_t *remap1,
  1932. uint32_t *remap2)
  1933. {
  1934. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1935. switch (offload_radio) {
  1936. case 0:
  1937. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1938. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1939. (0x3 << 18) | (0x4 << 21)) << 8;
  1940. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1941. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1942. (0x3 << 18) | (0x4 << 21)) << 8;
  1943. break;
  1944. case 1:
  1945. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1946. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1947. (0x2 << 18) | (0x3 << 21)) << 8;
  1948. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1949. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1950. (0x4 << 18) | (0x2 << 21)) << 8;
  1951. break;
  1952. case 2:
  1953. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1954. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1955. (0x1 << 18) | (0x3 << 21)) << 8;
  1956. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1957. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1958. (0x4 << 18) | (0x1 << 21)) << 8;
  1959. break;
  1960. case 3:
  1961. /* return false if both radios are offloaded to NSS */
  1962. return false;
  1963. }
  1964. return true;
  1965. }
  1966. #endif
  1967. /*
  1968. * dp_reo_frag_dst_set() - configure reo register to set the
  1969. * fragment destination ring
  1970. * @soc : Datapath soc
  1971. * @frag_dst_ring : output parameter to set fragment destination ring
  1972. *
  1973. * Based on offload_radio below fragment destination rings is selected
  1974. * 0 - TCL
  1975. * 1 - SW1
  1976. * 2 - SW2
  1977. * 3 - SW3
  1978. * 4 - SW4
  1979. * 5 - Release
  1980. * 6 - FW
  1981. * 7 - alternate select
  1982. *
  1983. * return: void
  1984. */
  1985. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1986. {
  1987. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1988. switch (offload_radio) {
  1989. case 0:
  1990. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1991. break;
  1992. case 3:
  1993. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1994. break;
  1995. default:
  1996. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1997. FL("dp_reo_frag_dst_set invalid offload radio config"));
  1998. break;
  1999. }
  2000. }
  2001. /*
  2002. * dp_soc_cmn_setup() - Common SoC level initializion
  2003. * @soc: Datapath SOC handle
  2004. *
  2005. * This is an internal function used to setup common SOC data structures,
  2006. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2007. */
  2008. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2009. {
  2010. int i;
  2011. struct hal_reo_params reo_params;
  2012. int tx_ring_size;
  2013. int tx_comp_ring_size;
  2014. int reo_dst_ring_size;
  2015. uint32_t entries;
  2016. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2017. if (qdf_atomic_read(&soc->cmn_init_done))
  2018. return 0;
  2019. if (dp_hw_link_desc_pool_setup(soc))
  2020. goto fail1;
  2021. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2022. /* Setup SRNG rings */
  2023. /* Common rings */
  2024. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2025. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2026. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2027. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2028. goto fail1;
  2029. }
  2030. soc->num_tcl_data_rings = 0;
  2031. /* Tx data rings */
  2032. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2033. soc->num_tcl_data_rings =
  2034. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2035. tx_comp_ring_size =
  2036. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2037. tx_ring_size =
  2038. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2039. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2040. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2041. TCL_DATA, i, 0, tx_ring_size)) {
  2042. QDF_TRACE(QDF_MODULE_ID_DP,
  2043. QDF_TRACE_LEVEL_ERROR,
  2044. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2045. goto fail1;
  2046. }
  2047. /*
  2048. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2049. * count
  2050. */
  2051. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2052. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2053. QDF_TRACE(QDF_MODULE_ID_DP,
  2054. QDF_TRACE_LEVEL_ERROR,
  2055. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2056. goto fail1;
  2057. }
  2058. }
  2059. } else {
  2060. /* This will be incremented during per pdev ring setup */
  2061. soc->num_tcl_data_rings = 0;
  2062. }
  2063. if (dp_tx_soc_attach(soc)) {
  2064. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2065. FL("dp_tx_soc_attach failed"));
  2066. goto fail1;
  2067. }
  2068. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2069. /* TCL command and status rings */
  2070. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2071. entries)) {
  2072. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2073. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2074. goto fail1;
  2075. }
  2076. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2077. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2078. entries)) {
  2079. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2080. FL("dp_srng_setup failed for tcl_status_ring"));
  2081. goto fail1;
  2082. }
  2083. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2084. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2085. * descriptors
  2086. */
  2087. /* Rx data rings */
  2088. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2089. soc->num_reo_dest_rings =
  2090. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2091. QDF_TRACE(QDF_MODULE_ID_DP,
  2092. QDF_TRACE_LEVEL_INFO,
  2093. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2094. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2095. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2096. i, 0, reo_dst_ring_size)) {
  2097. QDF_TRACE(QDF_MODULE_ID_DP,
  2098. QDF_TRACE_LEVEL_ERROR,
  2099. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2100. goto fail1;
  2101. }
  2102. }
  2103. } else {
  2104. /* This will be incremented during per pdev ring setup */
  2105. soc->num_reo_dest_rings = 0;
  2106. }
  2107. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2108. /* LMAC RxDMA to SW Rings configuration */
  2109. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2110. /* Only valid for MCL */
  2111. struct dp_pdev *pdev = soc->pdev_list[0];
  2112. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2113. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2114. RXDMA_DST, 0, i,
  2115. entries)) {
  2116. QDF_TRACE(QDF_MODULE_ID_DP,
  2117. QDF_TRACE_LEVEL_ERROR,
  2118. FL(RNG_ERR "rxdma_err_dst_ring"));
  2119. goto fail1;
  2120. }
  2121. }
  2122. }
  2123. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2124. /* REO reinjection ring */
  2125. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2126. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2127. entries)) {
  2128. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2129. FL("dp_srng_setup failed for reo_reinject_ring"));
  2130. goto fail1;
  2131. }
  2132. /* Rx release ring */
  2133. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2134. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2135. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2136. FL("dp_srng_setup failed for rx_rel_ring"));
  2137. goto fail1;
  2138. }
  2139. /* Rx exception ring */
  2140. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2141. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2142. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2143. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2144. FL("dp_srng_setup failed for reo_exception_ring"));
  2145. goto fail1;
  2146. }
  2147. /* REO command and status rings */
  2148. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2149. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2150. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2151. FL("dp_srng_setup failed for reo_cmd_ring"));
  2152. goto fail1;
  2153. }
  2154. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2155. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2156. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2157. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2158. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2159. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2160. FL("dp_srng_setup failed for reo_status_ring"));
  2161. goto fail1;
  2162. }
  2163. qdf_spinlock_create(&soc->ast_lock);
  2164. dp_soc_wds_attach(soc);
  2165. /* Reset the cpu ring map if radio is NSS offloaded */
  2166. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2167. dp_soc_reset_cpu_ring_map(soc);
  2168. dp_soc_reset_intr_mask(soc);
  2169. }
  2170. /* Setup HW REO */
  2171. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2172. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2173. /*
  2174. * Reo ring remap is not required if both radios
  2175. * are offloaded to NSS
  2176. */
  2177. if (!dp_reo_remap_config(soc,
  2178. &reo_params.remap1,
  2179. &reo_params.remap2))
  2180. goto out;
  2181. reo_params.rx_hash_enabled = true;
  2182. }
  2183. /* setup the global rx defrag waitlist */
  2184. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2185. soc->rx.defrag.timeout_ms =
  2186. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2187. soc->rx.flags.defrag_timeout_check =
  2188. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2189. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2190. out:
  2191. /*
  2192. * set the fragment destination ring
  2193. */
  2194. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2195. hal_reo_setup(soc->hal_soc, &reo_params);
  2196. qdf_atomic_set(&soc->cmn_init_done, 1);
  2197. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2198. return 0;
  2199. fail1:
  2200. /*
  2201. * Cleanup will be done as part of soc_detach, which will
  2202. * be called on pdev attach failure
  2203. */
  2204. return QDF_STATUS_E_FAILURE;
  2205. }
  2206. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2207. static void dp_lro_hash_setup(struct dp_soc *soc)
  2208. {
  2209. struct cdp_lro_hash_config lro_hash;
  2210. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2211. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2212. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2213. FL("LRO disabled RX hash disabled"));
  2214. return;
  2215. }
  2216. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2217. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2218. lro_hash.lro_enable = 1;
  2219. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2220. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2221. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2222. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2223. }
  2224. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2225. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2226. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2227. LRO_IPV4_SEED_ARR_SZ));
  2228. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2229. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2230. LRO_IPV6_SEED_ARR_SZ));
  2231. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2232. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2233. lro_hash.lro_enable, lro_hash.tcp_flag,
  2234. lro_hash.tcp_flag_mask);
  2235. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2236. QDF_TRACE_LEVEL_ERROR,
  2237. (void *)lro_hash.toeplitz_hash_ipv4,
  2238. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2239. LRO_IPV4_SEED_ARR_SZ));
  2240. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2241. QDF_TRACE_LEVEL_ERROR,
  2242. (void *)lro_hash.toeplitz_hash_ipv6,
  2243. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2244. LRO_IPV6_SEED_ARR_SZ));
  2245. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2246. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2247. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2248. (soc->ctrl_psoc, &lro_hash);
  2249. }
  2250. /*
  2251. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2252. * @soc: data path SoC handle
  2253. * @pdev: Physical device handle
  2254. *
  2255. * Return: 0 - success, > 0 - failure
  2256. */
  2257. #ifdef QCA_HOST2FW_RXBUF_RING
  2258. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2259. struct dp_pdev *pdev)
  2260. {
  2261. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2262. int max_mac_rings;
  2263. int i;
  2264. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2265. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2266. for (i = 0; i < max_mac_rings; i++) {
  2267. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2268. "%s: pdev_id %d mac_id %d",
  2269. __func__, pdev->pdev_id, i);
  2270. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2271. RXDMA_BUF, 1, i,
  2272. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2273. QDF_TRACE(QDF_MODULE_ID_DP,
  2274. QDF_TRACE_LEVEL_ERROR,
  2275. FL("failed rx mac ring setup"));
  2276. return QDF_STATUS_E_FAILURE;
  2277. }
  2278. }
  2279. return QDF_STATUS_SUCCESS;
  2280. }
  2281. #else
  2282. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2283. struct dp_pdev *pdev)
  2284. {
  2285. return QDF_STATUS_SUCCESS;
  2286. }
  2287. #endif
  2288. /**
  2289. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2290. * @pdev - DP_PDEV handle
  2291. *
  2292. * Return: void
  2293. */
  2294. static inline void
  2295. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2296. {
  2297. uint8_t map_id;
  2298. struct dp_soc *soc = pdev->soc;
  2299. if (!soc)
  2300. return;
  2301. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2302. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2303. default_dscp_tid_map,
  2304. sizeof(default_dscp_tid_map));
  2305. }
  2306. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2307. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2308. default_dscp_tid_map,
  2309. map_id);
  2310. }
  2311. }
  2312. #ifdef QCA_SUPPORT_SON
  2313. /**
  2314. * dp_mark_peer_inact(): Update peer inactivity status
  2315. * @peer_handle - datapath peer handle
  2316. *
  2317. * Return: void
  2318. */
  2319. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  2320. {
  2321. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2322. struct dp_pdev *pdev;
  2323. struct dp_soc *soc;
  2324. bool inactive_old;
  2325. if (!peer)
  2326. return;
  2327. pdev = peer->vdev->pdev;
  2328. soc = pdev->soc;
  2329. inactive_old = peer->peer_bs_inact_flag == 1;
  2330. if (!inactive)
  2331. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2332. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  2333. if (inactive_old != inactive) {
  2334. /**
  2335. * Note: a node lookup can happen in RX datapath context
  2336. * when a node changes from inactive to active (at most once
  2337. * per inactivity timeout threshold)
  2338. */
  2339. if (soc->cdp_soc.ol_ops->record_act_change) {
  2340. soc->cdp_soc.ol_ops->record_act_change(
  2341. (void *)pdev->ctrl_pdev,
  2342. peer->mac_addr.raw, !inactive);
  2343. }
  2344. }
  2345. }
  2346. /**
  2347. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  2348. *
  2349. * Periodically checks the inactivity status
  2350. */
  2351. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2352. {
  2353. struct dp_pdev *pdev;
  2354. struct dp_vdev *vdev;
  2355. struct dp_peer *peer;
  2356. struct dp_soc *soc;
  2357. int i;
  2358. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2359. qdf_spin_lock(&soc->peer_ref_mutex);
  2360. for (i = 0; i < soc->pdev_count; i++) {
  2361. pdev = soc->pdev_list[i];
  2362. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  2363. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2364. if (vdev->opmode != wlan_op_mode_ap)
  2365. continue;
  2366. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2367. if (!peer->authorize) {
  2368. /**
  2369. * Inactivity check only interested in
  2370. * connected node
  2371. */
  2372. continue;
  2373. }
  2374. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2375. /**
  2376. * This check ensures we do not wait extra long
  2377. * due to the potential race condition
  2378. */
  2379. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2380. }
  2381. if (peer->peer_bs_inact > 0) {
  2382. /* Do not let it wrap around */
  2383. peer->peer_bs_inact--;
  2384. }
  2385. if (peer->peer_bs_inact == 0)
  2386. dp_mark_peer_inact(peer, true);
  2387. }
  2388. }
  2389. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  2390. }
  2391. qdf_spin_unlock(&soc->peer_ref_mutex);
  2392. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2393. soc->pdev_bs_inact_interval * 1000);
  2394. }
  2395. /**
  2396. * dp_free_inact_timer(): free inact timer
  2397. * @timer - inact timer handle
  2398. *
  2399. * Return: bool
  2400. */
  2401. void dp_free_inact_timer(struct dp_soc *soc)
  2402. {
  2403. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2404. }
  2405. #else
  2406. void dp_mark_peer_inact(void *peer, bool inactive)
  2407. {
  2408. return;
  2409. }
  2410. void dp_free_inact_timer(struct dp_soc *soc)
  2411. {
  2412. return;
  2413. }
  2414. #endif
  2415. #ifdef IPA_OFFLOAD
  2416. /**
  2417. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2418. * @soc: data path instance
  2419. * @pdev: core txrx pdev context
  2420. *
  2421. * Return: QDF_STATUS_SUCCESS: success
  2422. * QDF_STATUS_E_RESOURCES: Error return
  2423. */
  2424. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2425. struct dp_pdev *pdev)
  2426. {
  2427. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2428. int entries;
  2429. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2430. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2431. /* Setup second Rx refill buffer ring */
  2432. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2433. IPA_RX_REFILL_BUF_RING_IDX,
  2434. pdev->pdev_id,
  2435. entries)) {
  2436. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2437. FL("dp_srng_setup failed second rx refill ring"));
  2438. return QDF_STATUS_E_FAILURE;
  2439. }
  2440. return QDF_STATUS_SUCCESS;
  2441. }
  2442. /**
  2443. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2444. * @soc: data path instance
  2445. * @pdev: core txrx pdev context
  2446. *
  2447. * Return: void
  2448. */
  2449. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2450. struct dp_pdev *pdev)
  2451. {
  2452. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2453. IPA_RX_REFILL_BUF_RING_IDX);
  2454. }
  2455. #else
  2456. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2457. struct dp_pdev *pdev)
  2458. {
  2459. return QDF_STATUS_SUCCESS;
  2460. }
  2461. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2462. struct dp_pdev *pdev)
  2463. {
  2464. }
  2465. #endif
  2466. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2467. static
  2468. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2469. {
  2470. int mac_id = 0;
  2471. int pdev_id = pdev->pdev_id;
  2472. int entries;
  2473. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2474. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2475. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2476. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2477. entries = wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2478. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2479. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2480. entries)) {
  2481. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2482. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2483. return QDF_STATUS_E_NOMEM;
  2484. }
  2485. entries = wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2486. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2487. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2488. entries)) {
  2489. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2490. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2491. return QDF_STATUS_E_NOMEM;
  2492. }
  2493. entries = wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2494. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2495. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2496. entries)) {
  2497. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2498. FL(RNG_ERR "rxdma_mon_status_ring"));
  2499. return QDF_STATUS_E_NOMEM;
  2500. }
  2501. entries = wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2502. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2503. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2504. entries)) {
  2505. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2506. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2507. return QDF_STATUS_E_NOMEM;
  2508. }
  2509. }
  2510. return QDF_STATUS_SUCCESS;
  2511. }
  2512. #else
  2513. static QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2514. {
  2515. return QDF_STATUS_SUCCESS;
  2516. }
  2517. #endif
  2518. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2519. * @pdev_hdl: pdev handle
  2520. */
  2521. #ifdef ATH_SUPPORT_EXT_STAT
  2522. void dp_iterate_update_peer_list(void *pdev_hdl)
  2523. {
  2524. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2525. struct dp_vdev *vdev = NULL;
  2526. struct dp_peer *peer = NULL;
  2527. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2528. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2529. dp_cal_client_update_peer_stats(&peer->stats);
  2530. }
  2531. }
  2532. }
  2533. #else
  2534. void dp_iterate_update_peer_list(void *pdev_hdl)
  2535. {
  2536. }
  2537. #endif
  2538. /*
  2539. * dp_pdev_attach_wifi3() - attach txrx pdev
  2540. * @ctrl_pdev: Opaque PDEV object
  2541. * @txrx_soc: Datapath SOC handle
  2542. * @htc_handle: HTC handle for host-target interface
  2543. * @qdf_osdev: QDF OS device
  2544. * @pdev_id: PDEV ID
  2545. *
  2546. * Return: DP PDEV handle on success, NULL on failure
  2547. */
  2548. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2549. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2550. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2551. {
  2552. int tx_ring_size;
  2553. int tx_comp_ring_size;
  2554. int reo_dst_ring_size;
  2555. int entries;
  2556. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2557. int nss_cfg;
  2558. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2559. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2560. if (!pdev) {
  2561. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2562. FL("DP PDEV memory allocation failed"));
  2563. goto fail0;
  2564. }
  2565. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2566. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2567. if (!pdev->wlan_cfg_ctx) {
  2568. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2569. FL("pdev cfg_attach failed"));
  2570. qdf_mem_free(pdev);
  2571. goto fail0;
  2572. }
  2573. /*
  2574. * set nss pdev config based on soc config
  2575. */
  2576. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2577. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2578. (nss_cfg & (1 << pdev_id)));
  2579. pdev->soc = soc;
  2580. pdev->ctrl_pdev = ctrl_pdev;
  2581. pdev->pdev_id = pdev_id;
  2582. soc->pdev_list[pdev_id] = pdev;
  2583. soc->pdev_count++;
  2584. TAILQ_INIT(&pdev->vdev_list);
  2585. qdf_spinlock_create(&pdev->vdev_list_lock);
  2586. pdev->vdev_count = 0;
  2587. qdf_spinlock_create(&pdev->tx_mutex);
  2588. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2589. TAILQ_INIT(&pdev->neighbour_peers_list);
  2590. pdev->neighbour_peers_added = false;
  2591. if (dp_soc_cmn_setup(soc)) {
  2592. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2593. FL("dp_soc_cmn_setup failed"));
  2594. goto fail1;
  2595. }
  2596. /* Setup per PDEV TCL rings if configured */
  2597. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2598. tx_ring_size =
  2599. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2600. tx_comp_ring_size =
  2601. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2602. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2603. pdev_id, pdev_id, tx_ring_size)) {
  2604. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2605. FL("dp_srng_setup failed for tcl_data_ring"));
  2606. goto fail1;
  2607. }
  2608. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2609. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2610. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2611. FL("dp_srng_setup failed for tx_comp_ring"));
  2612. goto fail1;
  2613. }
  2614. soc->num_tcl_data_rings++;
  2615. }
  2616. /* Tx specific init */
  2617. if (dp_tx_pdev_attach(pdev)) {
  2618. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2619. FL("dp_tx_pdev_attach failed"));
  2620. goto fail1;
  2621. }
  2622. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2623. /* Setup per PDEV REO rings if configured */
  2624. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2625. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2626. pdev_id, pdev_id, reo_dst_ring_size)) {
  2627. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2628. FL("dp_srng_setup failed for reo_dest_ringn"));
  2629. goto fail1;
  2630. }
  2631. soc->num_reo_dest_rings++;
  2632. }
  2633. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2634. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2635. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2636. FL("dp_srng_setup failed rx refill ring"));
  2637. goto fail1;
  2638. }
  2639. if (dp_rxdma_ring_setup(soc, pdev)) {
  2640. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2641. FL("RXDMA ring config failed"));
  2642. goto fail1;
  2643. }
  2644. if (dp_mon_rings_setup(soc, pdev)) {
  2645. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2646. FL("MONITOR rings setup failed"));
  2647. goto fail1;
  2648. }
  2649. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2650. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2651. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2652. 0, pdev_id,
  2653. entries)) {
  2654. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2655. FL(RNG_ERR "rxdma_err_dst_ring"));
  2656. goto fail1;
  2657. }
  2658. }
  2659. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2660. goto fail1;
  2661. if (dp_ipa_ring_resource_setup(soc, pdev))
  2662. goto fail1;
  2663. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2664. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2665. FL("dp_ipa_uc_attach failed"));
  2666. goto fail1;
  2667. }
  2668. /* Rx specific init */
  2669. if (dp_rx_pdev_attach(pdev)) {
  2670. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2671. FL("dp_rx_pdev_attach failed"));
  2672. goto fail0;
  2673. }
  2674. DP_STATS_INIT(pdev);
  2675. /* Monitor filter init */
  2676. pdev->mon_filter_mode = MON_FILTER_ALL;
  2677. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2678. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2679. pdev->fp_data_filter = FILTER_DATA_ALL;
  2680. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2681. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2682. pdev->mo_data_filter = FILTER_DATA_ALL;
  2683. dp_local_peer_id_pool_init(pdev);
  2684. dp_dscp_tid_map_setup(pdev);
  2685. /* Rx monitor mode specific init */
  2686. if (dp_rx_pdev_mon_attach(pdev)) {
  2687. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2688. "dp_rx_pdev_attach failed");
  2689. goto fail1;
  2690. }
  2691. if (dp_wdi_event_attach(pdev)) {
  2692. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2693. "dp_wdi_evet_attach failed");
  2694. goto fail1;
  2695. }
  2696. /* set the reo destination during initialization */
  2697. pdev->reo_dest = pdev->pdev_id + 1;
  2698. /*
  2699. * initialize ppdu tlv list
  2700. */
  2701. TAILQ_INIT(&pdev->ppdu_info_list);
  2702. pdev->tlv_count = 0;
  2703. pdev->list_depth = 0;
  2704. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2705. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2706. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2707. TRUE);
  2708. /* initlialize cal client timer */
  2709. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2710. &dp_iterate_update_peer_list);
  2711. return (struct cdp_pdev *)pdev;
  2712. fail1:
  2713. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2714. fail0:
  2715. return NULL;
  2716. }
  2717. /*
  2718. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2719. * @soc: data path SoC handle
  2720. * @pdev: Physical device handle
  2721. *
  2722. * Return: void
  2723. */
  2724. #ifdef QCA_HOST2FW_RXBUF_RING
  2725. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2726. struct dp_pdev *pdev)
  2727. {
  2728. int max_mac_rings =
  2729. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2730. int i;
  2731. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2732. max_mac_rings : MAX_RX_MAC_RINGS;
  2733. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2734. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2735. RXDMA_BUF, 1);
  2736. qdf_timer_free(&soc->mon_reap_timer);
  2737. }
  2738. #else
  2739. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2740. struct dp_pdev *pdev)
  2741. {
  2742. }
  2743. #endif
  2744. /*
  2745. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2746. * @pdev: device object
  2747. *
  2748. * Return: void
  2749. */
  2750. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2751. {
  2752. struct dp_neighbour_peer *peer = NULL;
  2753. struct dp_neighbour_peer *temp_peer = NULL;
  2754. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2755. neighbour_peer_list_elem, temp_peer) {
  2756. /* delete this peer from the list */
  2757. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2758. peer, neighbour_peer_list_elem);
  2759. qdf_mem_free(peer);
  2760. }
  2761. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2762. }
  2763. /**
  2764. * dp_htt_ppdu_stats_detach() - detach stats resources
  2765. * @pdev: Datapath PDEV handle
  2766. *
  2767. * Return: void
  2768. */
  2769. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2770. {
  2771. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2772. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2773. ppdu_info_list_elem, ppdu_info_next) {
  2774. if (!ppdu_info)
  2775. break;
  2776. qdf_assert_always(ppdu_info->nbuf);
  2777. qdf_nbuf_free(ppdu_info->nbuf);
  2778. qdf_mem_free(ppdu_info);
  2779. }
  2780. }
  2781. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2782. static
  2783. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2784. int mac_id)
  2785. {
  2786. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring[mac_id],
  2787. RXDMA_MONITOR_BUF, 0);
  2788. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring[mac_id],
  2789. RXDMA_MONITOR_DST, 0);
  2790. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring[mac_id],
  2791. RXDMA_MONITOR_STATUS, 0);
  2792. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring[mac_id],
  2793. RXDMA_MONITOR_DESC, 0);
  2794. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2795. RXDMA_DST, 0);
  2796. }
  2797. #else
  2798. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2799. int mac_id)
  2800. {
  2801. }
  2802. #endif
  2803. /*
  2804. * dp_pdev_detach_wifi3() - detach txrx pdev
  2805. * @txrx_pdev: Datapath PDEV handle
  2806. * @force: Force detach
  2807. *
  2808. */
  2809. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2810. {
  2811. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2812. struct dp_soc *soc = pdev->soc;
  2813. qdf_nbuf_t curr_nbuf, next_nbuf;
  2814. int mac_id;
  2815. dp_wdi_event_detach(pdev);
  2816. dp_tx_pdev_detach(pdev);
  2817. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2818. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2819. TCL_DATA, pdev->pdev_id);
  2820. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2821. WBM2SW_RELEASE, pdev->pdev_id);
  2822. }
  2823. dp_pktlogmod_exit(pdev);
  2824. dp_rx_pdev_detach(pdev);
  2825. dp_rx_pdev_mon_detach(pdev);
  2826. dp_neighbour_peers_detach(pdev);
  2827. qdf_spinlock_destroy(&pdev->tx_mutex);
  2828. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2829. dp_ipa_uc_detach(soc, pdev);
  2830. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2831. /* Cleanup per PDEV REO rings if configured */
  2832. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2833. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2834. REO_DST, pdev->pdev_id);
  2835. }
  2836. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2837. dp_rxdma_ring_cleanup(soc, pdev);
  2838. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2839. dp_mon_ring_deinit(soc, pdev, mac_id);
  2840. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2841. RXDMA_DST, 0);
  2842. }
  2843. curr_nbuf = pdev->invalid_peer_head_msdu;
  2844. while (curr_nbuf) {
  2845. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2846. qdf_nbuf_free(curr_nbuf);
  2847. curr_nbuf = next_nbuf;
  2848. }
  2849. dp_htt_ppdu_stats_detach(pdev);
  2850. qdf_nbuf_free(pdev->sojourn_buf);
  2851. dp_cal_client_detach(&pdev->cal_client_ctx);
  2852. soc->pdev_list[pdev->pdev_id] = NULL;
  2853. soc->pdev_count--;
  2854. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2855. qdf_mem_free(pdev->dp_txrx_handle);
  2856. qdf_mem_free(pdev);
  2857. }
  2858. /*
  2859. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2860. * @soc: DP SOC handle
  2861. */
  2862. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2863. {
  2864. struct reo_desc_list_node *desc;
  2865. struct dp_rx_tid *rx_tid;
  2866. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2867. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2868. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2869. rx_tid = &desc->rx_tid;
  2870. qdf_mem_unmap_nbytes_single(soc->osdev,
  2871. rx_tid->hw_qdesc_paddr,
  2872. QDF_DMA_BIDIRECTIONAL,
  2873. rx_tid->hw_qdesc_alloc_size);
  2874. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2875. qdf_mem_free(desc);
  2876. }
  2877. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2878. qdf_list_destroy(&soc->reo_desc_freelist);
  2879. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2880. }
  2881. /*
  2882. * dp_soc_detach_wifi3() - Detach txrx SOC
  2883. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2884. */
  2885. static void dp_soc_detach_wifi3(void *txrx_soc)
  2886. {
  2887. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2888. int i;
  2889. qdf_atomic_set(&soc->cmn_init_done, 0);
  2890. qdf_flush_work(&soc->htt_stats.work);
  2891. qdf_disable_work(&soc->htt_stats.work);
  2892. /* Free pending htt stats messages */
  2893. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2894. dp_free_inact_timer(soc);
  2895. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2896. if (soc->pdev_list[i])
  2897. dp_pdev_detach_wifi3(
  2898. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2899. }
  2900. dp_peer_find_detach(soc);
  2901. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2902. * SW descriptors
  2903. */
  2904. /* Free the ring memories */
  2905. /* Common rings */
  2906. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2907. dp_tx_soc_detach(soc);
  2908. /* Tx data rings */
  2909. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2910. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2911. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2912. TCL_DATA, i);
  2913. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2914. WBM2SW_RELEASE, i);
  2915. }
  2916. }
  2917. /* TCL command and status rings */
  2918. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2919. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2920. /* Rx data rings */
  2921. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2922. soc->num_reo_dest_rings =
  2923. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2924. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2925. /* TODO: Get number of rings and ring sizes
  2926. * from wlan_cfg
  2927. */
  2928. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2929. REO_DST, i);
  2930. }
  2931. }
  2932. /* REO reinjection ring */
  2933. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2934. /* Rx release ring */
  2935. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2936. /* Rx exception ring */
  2937. /* TODO: Better to store ring_type and ring_num in
  2938. * dp_srng during setup
  2939. */
  2940. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2941. /* REO command and status rings */
  2942. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2943. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2944. dp_hw_link_desc_pool_cleanup(soc);
  2945. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2946. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2947. htt_soc_detach(soc->htt_handle);
  2948. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2949. dp_reo_cmdlist_destroy(soc);
  2950. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2951. dp_reo_desc_freelist_destroy(soc);
  2952. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2953. dp_soc_wds_detach(soc);
  2954. qdf_spinlock_destroy(&soc->ast_lock);
  2955. qdf_mem_free(soc);
  2956. }
  2957. #if !defined(QCA_WIFI_QCA6390) && !defined(DISABLE_MON_CONFIG)
  2958. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2959. struct dp_pdev *pdev,
  2960. int mac_id,
  2961. int mac_for_pdev)
  2962. {
  2963. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2964. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  2965. RXDMA_MONITOR_BUF);
  2966. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2967. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  2968. RXDMA_MONITOR_DST);
  2969. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2970. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  2971. RXDMA_MONITOR_STATUS);
  2972. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2973. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  2974. RXDMA_MONITOR_DESC);
  2975. }
  2976. #else
  2977. static void dp_mon_htt_srng_setup(struct dp_soc *soc,
  2978. struct dp_pdev *pdev,
  2979. int mac_id,
  2980. int mac_for_pdev)
  2981. {
  2982. }
  2983. #endif
  2984. /*
  2985. * dp_rxdma_ring_config() - configure the RX DMA rings
  2986. *
  2987. * This function is used to configure the MAC rings.
  2988. * On MCL host provides buffers in Host2FW ring
  2989. * FW refills (copies) buffers to the ring and updates
  2990. * ring_idx in register
  2991. *
  2992. * @soc: data path SoC handle
  2993. *
  2994. * Return: void
  2995. */
  2996. #ifdef QCA_HOST2FW_RXBUF_RING
  2997. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2998. {
  2999. int i;
  3000. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3001. struct dp_pdev *pdev = soc->pdev_list[i];
  3002. if (pdev) {
  3003. int mac_id;
  3004. bool dbs_enable = 0;
  3005. int max_mac_rings =
  3006. wlan_cfg_get_num_mac_rings
  3007. (pdev->wlan_cfg_ctx);
  3008. htt_srng_setup(soc->htt_handle, 0,
  3009. pdev->rx_refill_buf_ring.hal_srng,
  3010. RXDMA_BUF);
  3011. if (pdev->rx_refill_buf_ring2.hal_srng)
  3012. htt_srng_setup(soc->htt_handle, 0,
  3013. pdev->rx_refill_buf_ring2.hal_srng,
  3014. RXDMA_BUF);
  3015. if (soc->cdp_soc.ol_ops->
  3016. is_hw_dbs_2x2_capable) {
  3017. dbs_enable = soc->cdp_soc.ol_ops->
  3018. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3019. }
  3020. if (dbs_enable) {
  3021. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3022. QDF_TRACE_LEVEL_ERROR,
  3023. FL("DBS enabled max_mac_rings %d"),
  3024. max_mac_rings);
  3025. } else {
  3026. max_mac_rings = 1;
  3027. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3028. QDF_TRACE_LEVEL_ERROR,
  3029. FL("DBS disabled, max_mac_rings %d"),
  3030. max_mac_rings);
  3031. }
  3032. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3033. FL("pdev_id %d max_mac_rings %d"),
  3034. pdev->pdev_id, max_mac_rings);
  3035. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3036. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3037. mac_id, pdev->pdev_id);
  3038. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3039. QDF_TRACE_LEVEL_ERROR,
  3040. FL("mac_id %d"), mac_for_pdev);
  3041. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3042. pdev->rx_mac_buf_ring[mac_id]
  3043. .hal_srng,
  3044. RXDMA_BUF);
  3045. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3046. pdev->rxdma_err_dst_ring[mac_id]
  3047. .hal_srng,
  3048. RXDMA_DST);
  3049. /* Configure monitor mode rings */
  3050. dp_mon_htt_srng_setup(soc, pdev, mac_id,
  3051. mac_for_pdev);
  3052. }
  3053. }
  3054. }
  3055. /*
  3056. * Timer to reap rxdma status rings.
  3057. * Needed until we enable ppdu end interrupts
  3058. */
  3059. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3060. dp_service_mon_rings, (void *)soc,
  3061. QDF_TIMER_TYPE_WAKE_APPS);
  3062. soc->reap_timer_init = 1;
  3063. }
  3064. #else
  3065. /* This is only for WIN */
  3066. static void dp_rxdma_ring_config(struct dp_soc *soc)
  3067. {
  3068. int i;
  3069. int mac_id;
  3070. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3071. struct dp_pdev *pdev = soc->pdev_list[i];
  3072. if (pdev == NULL)
  3073. continue;
  3074. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3075. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3076. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3077. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3078. #ifndef DISABLE_MON_CONFIG
  3079. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3080. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3081. RXDMA_MONITOR_BUF);
  3082. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3083. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3084. RXDMA_MONITOR_DST);
  3085. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3086. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3087. RXDMA_MONITOR_STATUS);
  3088. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3089. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3090. RXDMA_MONITOR_DESC);
  3091. #endif
  3092. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3093. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3094. RXDMA_DST);
  3095. }
  3096. }
  3097. }
  3098. #endif
  3099. /*
  3100. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3101. * @txrx_soc: Datapath SOC handle
  3102. */
  3103. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3104. {
  3105. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3106. htt_soc_attach_target(soc->htt_handle);
  3107. dp_rxdma_ring_config(soc);
  3108. DP_STATS_INIT(soc);
  3109. /* initialize work queue for stats processing */
  3110. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3111. return 0;
  3112. }
  3113. /*
  3114. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3115. * @txrx_soc: Datapath SOC handle
  3116. */
  3117. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3118. {
  3119. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3120. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3121. }
  3122. /*
  3123. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3124. * @txrx_soc: Datapath SOC handle
  3125. * @nss_cfg: nss config
  3126. */
  3127. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3128. {
  3129. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3130. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3131. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3132. /*
  3133. * TODO: masked out based on the per offloaded radio
  3134. */
  3135. if (config == dp_nss_cfg_dbdc) {
  3136. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3137. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3138. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3139. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3140. }
  3141. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3142. FL("nss-wifi<0> nss config is enabled"));
  3143. }
  3144. /*
  3145. * dp_vdev_attach_wifi3() - attach txrx vdev
  3146. * @txrx_pdev: Datapath PDEV handle
  3147. * @vdev_mac_addr: MAC address of the virtual interface
  3148. * @vdev_id: VDEV Id
  3149. * @wlan_op_mode: VDEV operating mode
  3150. *
  3151. * Return: DP VDEV handle on success, NULL on failure
  3152. */
  3153. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3154. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3155. {
  3156. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3157. struct dp_soc *soc = pdev->soc;
  3158. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3159. if (!vdev) {
  3160. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3161. FL("DP VDEV memory allocation failed"));
  3162. goto fail0;
  3163. }
  3164. vdev->pdev = pdev;
  3165. vdev->vdev_id = vdev_id;
  3166. vdev->opmode = op_mode;
  3167. vdev->osdev = soc->osdev;
  3168. vdev->osif_rx = NULL;
  3169. vdev->osif_rsim_rx_decap = NULL;
  3170. vdev->osif_get_key = NULL;
  3171. vdev->osif_rx_mon = NULL;
  3172. vdev->osif_tx_free_ext = NULL;
  3173. vdev->osif_vdev = NULL;
  3174. vdev->delete.pending = 0;
  3175. vdev->safemode = 0;
  3176. vdev->drop_unenc = 1;
  3177. vdev->sec_type = cdp_sec_type_none;
  3178. #ifdef notyet
  3179. vdev->filters_num = 0;
  3180. #endif
  3181. qdf_mem_copy(
  3182. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3183. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3184. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3185. vdev->dscp_tid_map_id = 0;
  3186. vdev->mcast_enhancement_en = 0;
  3187. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3188. /* TODO: Initialize default HTT meta data that will be used in
  3189. * TCL descriptors for packets transmitted from this VDEV
  3190. */
  3191. TAILQ_INIT(&vdev->peer_list);
  3192. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3193. /* add this vdev into the pdev's list */
  3194. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3195. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3196. pdev->vdev_count++;
  3197. dp_tx_vdev_attach(vdev);
  3198. if ((soc->intr_mode == DP_INTR_POLL) &&
  3199. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3200. if (pdev->vdev_count == 1)
  3201. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3202. }
  3203. dp_lro_hash_setup(soc);
  3204. /* LRO */
  3205. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3206. wlan_op_mode_sta == vdev->opmode)
  3207. vdev->lro_enable = true;
  3208. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3209. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3210. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3211. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3212. DP_STATS_INIT(vdev);
  3213. if (wlan_op_mode_sta == vdev->opmode)
  3214. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3215. vdev->mac_addr.raw,
  3216. NULL);
  3217. return (struct cdp_vdev *)vdev;
  3218. fail0:
  3219. return NULL;
  3220. }
  3221. /**
  3222. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3223. * @vdev: Datapath VDEV handle
  3224. * @osif_vdev: OSIF vdev handle
  3225. * @ctrl_vdev: UMAC vdev handle
  3226. * @txrx_ops: Tx and Rx operations
  3227. *
  3228. * Return: DP VDEV handle on success, NULL on failure
  3229. */
  3230. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3231. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3232. struct ol_txrx_ops *txrx_ops)
  3233. {
  3234. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3235. vdev->osif_vdev = osif_vdev;
  3236. vdev->ctrl_vdev = ctrl_vdev;
  3237. vdev->osif_rx = txrx_ops->rx.rx;
  3238. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3239. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3240. vdev->osif_get_key = txrx_ops->get_key;
  3241. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3242. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3243. #ifdef notyet
  3244. #if ATH_SUPPORT_WAPI
  3245. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3246. #endif
  3247. #endif
  3248. #ifdef UMAC_SUPPORT_PROXY_ARP
  3249. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3250. #endif
  3251. vdev->me_convert = txrx_ops->me_convert;
  3252. /* TODO: Enable the following once Tx code is integrated */
  3253. if (vdev->mesh_vdev)
  3254. txrx_ops->tx.tx = dp_tx_send_mesh;
  3255. else
  3256. txrx_ops->tx.tx = dp_tx_send;
  3257. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3258. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3259. "DP Vdev Register success");
  3260. }
  3261. /**
  3262. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3263. * @vdev: Datapath VDEV handle
  3264. *
  3265. * Return: void
  3266. */
  3267. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3268. {
  3269. struct dp_pdev *pdev = vdev->pdev;
  3270. struct dp_soc *soc = pdev->soc;
  3271. struct dp_peer *peer;
  3272. uint16_t *peer_ids;
  3273. uint8_t i = 0, j = 0;
  3274. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3275. if (!peer_ids) {
  3276. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3277. "DP alloc failure - unable to flush peers");
  3278. return;
  3279. }
  3280. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3281. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3282. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3283. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3284. if (j < soc->max_peers)
  3285. peer_ids[j++] = peer->peer_ids[i];
  3286. }
  3287. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3288. for (i = 0; i < j ; i++)
  3289. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3290. NULL, 0);
  3291. qdf_mem_free(peer_ids);
  3292. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3293. FL("Flushed peers for vdev object %pK "), vdev);
  3294. }
  3295. /*
  3296. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3297. * @txrx_vdev: Datapath VDEV handle
  3298. * @callback: Callback OL_IF on completion of detach
  3299. * @cb_context: Callback context
  3300. *
  3301. */
  3302. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3303. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3304. {
  3305. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3306. struct dp_pdev *pdev = vdev->pdev;
  3307. struct dp_soc *soc = pdev->soc;
  3308. struct dp_neighbour_peer *peer = NULL;
  3309. /* preconditions */
  3310. qdf_assert(vdev);
  3311. if (wlan_op_mode_sta == vdev->opmode)
  3312. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3313. /*
  3314. * If Target is hung, flush all peers before detaching vdev
  3315. * this will free all references held due to missing
  3316. * unmap commands from Target
  3317. */
  3318. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3319. dp_vdev_flush_peers(vdev);
  3320. /*
  3321. * Use peer_ref_mutex while accessing peer_list, in case
  3322. * a peer is in the process of being removed from the list.
  3323. */
  3324. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3325. /* check that the vdev has no peers allocated */
  3326. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3327. /* debug print - will be removed later */
  3328. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3329. FL("not deleting vdev object %pK (%pM)"
  3330. "until deletion finishes for all its peers"),
  3331. vdev, vdev->mac_addr.raw);
  3332. /* indicate that the vdev needs to be deleted */
  3333. vdev->delete.pending = 1;
  3334. vdev->delete.callback = callback;
  3335. vdev->delete.context = cb_context;
  3336. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3337. return;
  3338. }
  3339. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3340. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3341. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3342. neighbour_peer_list_elem) {
  3343. QDF_ASSERT(peer->vdev != vdev);
  3344. }
  3345. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3346. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3347. dp_tx_vdev_detach(vdev);
  3348. /* remove the vdev from its parent pdev's list */
  3349. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3350. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3351. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3352. qdf_mem_free(vdev);
  3353. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3354. if (callback)
  3355. callback(cb_context);
  3356. }
  3357. /*
  3358. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3359. * @soc - datapath soc handle
  3360. * @peer - datapath peer handle
  3361. *
  3362. * Delete the AST entries belonging to a peer
  3363. */
  3364. #ifdef FEATURE_AST
  3365. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3366. struct dp_peer *peer)
  3367. {
  3368. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3369. qdf_spin_lock_bh(&soc->ast_lock);
  3370. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3371. dp_peer_del_ast(soc, ast_entry);
  3372. peer->self_ast_entry = NULL;
  3373. TAILQ_INIT(&peer->ast_entry_list);
  3374. qdf_spin_unlock_bh(&soc->ast_lock);
  3375. }
  3376. #else
  3377. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3378. struct dp_peer *peer)
  3379. {
  3380. }
  3381. #endif
  3382. #if ATH_SUPPORT_WRAP
  3383. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3384. uint8_t *peer_mac_addr)
  3385. {
  3386. struct dp_peer *peer;
  3387. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3388. 0, vdev->vdev_id);
  3389. if (!peer)
  3390. return NULL;
  3391. if (peer->bss_peer)
  3392. return peer;
  3393. qdf_atomic_dec(&peer->ref_cnt);
  3394. return NULL;
  3395. }
  3396. #else
  3397. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3398. uint8_t *peer_mac_addr)
  3399. {
  3400. struct dp_peer *peer;
  3401. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3402. 0, vdev->vdev_id);
  3403. if (!peer)
  3404. return NULL;
  3405. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3406. return peer;
  3407. qdf_atomic_dec(&peer->ref_cnt);
  3408. return NULL;
  3409. }
  3410. #endif
  3411. /*
  3412. * dp_peer_create_wifi3() - attach txrx peer
  3413. * @txrx_vdev: Datapath VDEV handle
  3414. * @peer_mac_addr: Peer MAC address
  3415. *
  3416. * Return: DP peeer handle on success, NULL on failure
  3417. */
  3418. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3419. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3420. {
  3421. struct dp_peer *peer;
  3422. int i;
  3423. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3424. struct dp_pdev *pdev;
  3425. struct dp_soc *soc;
  3426. struct dp_ast_entry *ast_entry;
  3427. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3428. /* preconditions */
  3429. qdf_assert(vdev);
  3430. qdf_assert(peer_mac_addr);
  3431. pdev = vdev->pdev;
  3432. soc = pdev->soc;
  3433. /*
  3434. * If a peer entry with given MAC address already exists,
  3435. * reuse the peer and reset the state of peer.
  3436. */
  3437. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3438. if (peer) {
  3439. peer->delete_in_progress = false;
  3440. dp_peer_delete_ast_entries(soc, peer);
  3441. if ((vdev->opmode == wlan_op_mode_sta) &&
  3442. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3443. DP_MAC_ADDR_LEN)) {
  3444. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3445. }
  3446. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3447. /*
  3448. * Control path maintains a node count which is incremented
  3449. * for every new peer create command. Since new peer is not being
  3450. * created and earlier reference is reused here,
  3451. * peer_unref_delete event is sent to control path to
  3452. * increment the count back.
  3453. */
  3454. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3455. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3456. vdev->vdev_id, peer->mac_addr.raw);
  3457. }
  3458. peer->ctrl_peer = ctrl_peer;
  3459. dp_local_peer_id_alloc(pdev, peer);
  3460. DP_STATS_INIT(peer);
  3461. return (void *)peer;
  3462. } else {
  3463. /*
  3464. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3465. * need to remove the AST entry which was earlier added as a WDS
  3466. * entry.
  3467. * If an AST entry exists, but no peer entry exists with a given
  3468. * MAC addresses, we could deduce it as a WDS entry
  3469. */
  3470. qdf_spin_lock_bh(&soc->ast_lock);
  3471. ast_entry = dp_peer_ast_hash_find(soc, peer_mac_addr);
  3472. if (ast_entry)
  3473. dp_peer_del_ast(soc, ast_entry);
  3474. qdf_spin_unlock_bh(&soc->ast_lock);
  3475. }
  3476. #ifdef notyet
  3477. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3478. soc->mempool_ol_ath_peer);
  3479. #else
  3480. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3481. #endif
  3482. if (!peer)
  3483. return NULL; /* failure */
  3484. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3485. TAILQ_INIT(&peer->ast_entry_list);
  3486. /* store provided params */
  3487. peer->vdev = vdev;
  3488. peer->ctrl_peer = ctrl_peer;
  3489. if ((vdev->opmode == wlan_op_mode_sta) &&
  3490. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3491. DP_MAC_ADDR_LEN)) {
  3492. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3493. }
  3494. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3495. qdf_spinlock_create(&peer->peer_info_lock);
  3496. qdf_mem_copy(
  3497. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3498. /* TODO: See of rx_opt_proc is really required */
  3499. peer->rx_opt_proc = soc->rx_opt_proc;
  3500. /* initialize the peer_id */
  3501. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3502. peer->peer_ids[i] = HTT_INVALID_PEER;
  3503. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3504. qdf_atomic_init(&peer->ref_cnt);
  3505. /* keep one reference for attach */
  3506. qdf_atomic_inc(&peer->ref_cnt);
  3507. /* add this peer into the vdev's list */
  3508. if (wlan_op_mode_sta == vdev->opmode)
  3509. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3510. else
  3511. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3512. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3513. /* TODO: See if hash based search is required */
  3514. dp_peer_find_hash_add(soc, peer);
  3515. /* Initialize the peer state */
  3516. peer->state = OL_TXRX_PEER_STATE_DISC;
  3517. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3518. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3519. vdev, peer, peer->mac_addr.raw,
  3520. qdf_atomic_read(&peer->ref_cnt));
  3521. /*
  3522. * For every peer MAp message search and set if bss_peer
  3523. */
  3524. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3525. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3526. "vdev bss_peer!!!!");
  3527. peer->bss_peer = 1;
  3528. vdev->vap_bss_peer = peer;
  3529. }
  3530. for (i = 0; i < DP_MAX_TIDS; i++)
  3531. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3532. dp_local_peer_id_alloc(pdev, peer);
  3533. DP_STATS_INIT(peer);
  3534. return (void *)peer;
  3535. }
  3536. /*
  3537. * dp_peer_setup_wifi3() - initialize the peer
  3538. * @vdev_hdl: virtual device object
  3539. * @peer: Peer object
  3540. *
  3541. * Return: void
  3542. */
  3543. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3544. {
  3545. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3546. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3547. struct dp_pdev *pdev;
  3548. struct dp_soc *soc;
  3549. bool hash_based = 0;
  3550. enum cdp_host_reo_dest_ring reo_dest;
  3551. /* preconditions */
  3552. qdf_assert(vdev);
  3553. qdf_assert(peer);
  3554. pdev = vdev->pdev;
  3555. soc = pdev->soc;
  3556. peer->last_assoc_rcvd = 0;
  3557. peer->last_disassoc_rcvd = 0;
  3558. peer->last_deauth_rcvd = 0;
  3559. /*
  3560. * hash based steering is disabled for Radios which are offloaded
  3561. * to NSS
  3562. */
  3563. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3564. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3565. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3566. FL("hash based steering for pdev: %d is %d"),
  3567. pdev->pdev_id, hash_based);
  3568. /*
  3569. * Below line of code will ensure the proper reo_dest ring is chosen
  3570. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3571. */
  3572. reo_dest = pdev->reo_dest;
  3573. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3574. /* TODO: Check the destination ring number to be passed to FW */
  3575. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3576. pdev->ctrl_pdev, peer->mac_addr.raw,
  3577. peer->vdev->vdev_id, hash_based, reo_dest);
  3578. }
  3579. dp_peer_rx_init(pdev, peer);
  3580. return;
  3581. }
  3582. /*
  3583. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3584. * @vdev_handle: virtual device object
  3585. * @htt_pkt_type: type of pkt
  3586. *
  3587. * Return: void
  3588. */
  3589. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3590. enum htt_cmn_pkt_type val)
  3591. {
  3592. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3593. vdev->tx_encap_type = val;
  3594. }
  3595. /*
  3596. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3597. * @vdev_handle: virtual device object
  3598. * @htt_pkt_type: type of pkt
  3599. *
  3600. * Return: void
  3601. */
  3602. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3603. enum htt_cmn_pkt_type val)
  3604. {
  3605. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3606. vdev->rx_decap_type = val;
  3607. }
  3608. /*
  3609. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  3610. * @txrx_soc: cdp soc handle
  3611. * @ac: Access category
  3612. * @value: timeout value in millisec
  3613. *
  3614. * Return: void
  3615. */
  3616. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3617. uint8_t ac, uint32_t value)
  3618. {
  3619. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3620. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  3621. }
  3622. /*
  3623. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  3624. * @txrx_soc: cdp soc handle
  3625. * @ac: access category
  3626. * @value: timeout value in millisec
  3627. *
  3628. * Return: void
  3629. */
  3630. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3631. uint8_t ac, uint32_t *value)
  3632. {
  3633. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3634. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  3635. }
  3636. /*
  3637. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3638. * @pdev_handle: physical device object
  3639. * @val: reo destination ring index (1 - 4)
  3640. *
  3641. * Return: void
  3642. */
  3643. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3644. enum cdp_host_reo_dest_ring val)
  3645. {
  3646. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3647. if (pdev)
  3648. pdev->reo_dest = val;
  3649. }
  3650. /*
  3651. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3652. * @pdev_handle: physical device object
  3653. *
  3654. * Return: reo destination ring index
  3655. */
  3656. static enum cdp_host_reo_dest_ring
  3657. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3658. {
  3659. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3660. if (pdev)
  3661. return pdev->reo_dest;
  3662. else
  3663. return cdp_host_reo_dest_ring_unknown;
  3664. }
  3665. #ifdef QCA_SUPPORT_SON
  3666. static void dp_son_peer_authorize(struct dp_peer *peer)
  3667. {
  3668. struct dp_soc *soc;
  3669. soc = peer->vdev->pdev->soc;
  3670. peer->peer_bs_inact_flag = 0;
  3671. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3672. return;
  3673. }
  3674. #else
  3675. static void dp_son_peer_authorize(struct dp_peer *peer)
  3676. {
  3677. return;
  3678. }
  3679. #endif
  3680. /*
  3681. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3682. * @pdev_handle: device object
  3683. * @val: value to be set
  3684. *
  3685. * Return: void
  3686. */
  3687. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3688. uint32_t val)
  3689. {
  3690. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3691. /* Enable/Disable smart mesh filtering. This flag will be checked
  3692. * during rx processing to check if packets are from NAC clients.
  3693. */
  3694. pdev->filter_neighbour_peers = val;
  3695. return 0;
  3696. }
  3697. /*
  3698. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3699. * address for smart mesh filtering
  3700. * @vdev_handle: virtual device object
  3701. * @cmd: Add/Del command
  3702. * @macaddr: nac client mac address
  3703. *
  3704. * Return: void
  3705. */
  3706. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3707. uint32_t cmd, uint8_t *macaddr)
  3708. {
  3709. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3710. struct dp_pdev *pdev = vdev->pdev;
  3711. struct dp_neighbour_peer *peer = NULL;
  3712. if (!macaddr)
  3713. goto fail0;
  3714. /* Store address of NAC (neighbour peer) which will be checked
  3715. * against TA of received packets.
  3716. */
  3717. if (cmd == DP_NAC_PARAM_ADD) {
  3718. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3719. sizeof(*peer));
  3720. if (!peer) {
  3721. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3722. FL("DP neighbour peer node memory allocation failed"));
  3723. goto fail0;
  3724. }
  3725. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3726. macaddr, DP_MAC_ADDR_LEN);
  3727. peer->vdev = vdev;
  3728. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3729. /* add this neighbour peer into the list */
  3730. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3731. neighbour_peer_list_elem);
  3732. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3733. /* first neighbour */
  3734. if (!pdev->neighbour_peers_added) {
  3735. pdev->neighbour_peers_added = true;
  3736. dp_ppdu_ring_cfg(pdev);
  3737. }
  3738. return 1;
  3739. } else if (cmd == DP_NAC_PARAM_DEL) {
  3740. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3741. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3742. neighbour_peer_list_elem) {
  3743. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3744. macaddr, DP_MAC_ADDR_LEN)) {
  3745. /* delete this peer from the list */
  3746. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3747. peer, neighbour_peer_list_elem);
  3748. qdf_mem_free(peer);
  3749. break;
  3750. }
  3751. }
  3752. /* last neighbour deleted */
  3753. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  3754. pdev->neighbour_peers_added = false;
  3755. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3756. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  3757. !pdev->enhanced_stats_en)
  3758. dp_ppdu_ring_reset(pdev);
  3759. return 1;
  3760. }
  3761. fail0:
  3762. return 0;
  3763. }
  3764. /*
  3765. * dp_get_sec_type() - Get the security type
  3766. * @peer: Datapath peer handle
  3767. * @sec_idx: Security id (mcast, ucast)
  3768. *
  3769. * return sec_type: Security type
  3770. */
  3771. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3772. {
  3773. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3774. return dpeer->security[sec_idx].sec_type;
  3775. }
  3776. /*
  3777. * dp_peer_authorize() - authorize txrx peer
  3778. * @peer_handle: Datapath peer handle
  3779. * @authorize
  3780. *
  3781. */
  3782. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3783. {
  3784. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3785. struct dp_soc *soc;
  3786. if (peer != NULL) {
  3787. soc = peer->vdev->pdev->soc;
  3788. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3789. dp_son_peer_authorize(peer);
  3790. peer->authorize = authorize ? 1 : 0;
  3791. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3792. }
  3793. }
  3794. #ifdef QCA_SUPPORT_SON
  3795. /*
  3796. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3797. * @pdev_handle: Device handle
  3798. * @new_threshold : updated threshold value
  3799. *
  3800. */
  3801. static void
  3802. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3803. u_int16_t new_threshold)
  3804. {
  3805. struct dp_vdev *vdev;
  3806. struct dp_peer *peer;
  3807. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3808. struct dp_soc *soc = pdev->soc;
  3809. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3810. if (old_threshold == new_threshold)
  3811. return;
  3812. soc->pdev_bs_inact_reload = new_threshold;
  3813. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3814. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3815. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3816. if (vdev->opmode != wlan_op_mode_ap)
  3817. continue;
  3818. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3819. if (!peer->authorize)
  3820. continue;
  3821. if (old_threshold - peer->peer_bs_inact >=
  3822. new_threshold) {
  3823. dp_mark_peer_inact((void *)peer, true);
  3824. peer->peer_bs_inact = 0;
  3825. } else {
  3826. peer->peer_bs_inact = new_threshold -
  3827. (old_threshold - peer->peer_bs_inact);
  3828. }
  3829. }
  3830. }
  3831. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3832. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3833. }
  3834. /**
  3835. * dp_txrx_reset_inact_count(): Reset inact count
  3836. * @pdev_handle - device handle
  3837. *
  3838. * Return: void
  3839. */
  3840. static void
  3841. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3842. {
  3843. struct dp_vdev *vdev = NULL;
  3844. struct dp_peer *peer = NULL;
  3845. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3846. struct dp_soc *soc = pdev->soc;
  3847. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3848. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3849. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3850. if (vdev->opmode != wlan_op_mode_ap)
  3851. continue;
  3852. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3853. if (!peer->authorize)
  3854. continue;
  3855. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3856. }
  3857. }
  3858. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3859. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3860. }
  3861. /**
  3862. * dp_set_inact_params(): set inactivity params
  3863. * @pdev_handle - device handle
  3864. * @inact_check_interval - inactivity interval
  3865. * @inact_normal - Inactivity normal
  3866. * @inact_overload - Inactivity overload
  3867. *
  3868. * Return: bool
  3869. */
  3870. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3871. u_int16_t inact_check_interval,
  3872. u_int16_t inact_normal, u_int16_t inact_overload)
  3873. {
  3874. struct dp_soc *soc;
  3875. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3876. if (!pdev)
  3877. return false;
  3878. soc = pdev->soc;
  3879. if (!soc)
  3880. return false;
  3881. soc->pdev_bs_inact_interval = inact_check_interval;
  3882. soc->pdev_bs_inact_normal = inact_normal;
  3883. soc->pdev_bs_inact_overload = inact_overload;
  3884. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3885. soc->pdev_bs_inact_normal);
  3886. return true;
  3887. }
  3888. /**
  3889. * dp_start_inact_timer(): Inactivity timer start
  3890. * @pdev_handle - device handle
  3891. * @enable - Inactivity timer start/stop
  3892. *
  3893. * Return: bool
  3894. */
  3895. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3896. {
  3897. struct dp_soc *soc;
  3898. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3899. if (!pdev)
  3900. return false;
  3901. soc = pdev->soc;
  3902. if (!soc)
  3903. return false;
  3904. if (enable) {
  3905. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3906. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3907. soc->pdev_bs_inact_interval * 1000);
  3908. } else {
  3909. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3910. }
  3911. return true;
  3912. }
  3913. /**
  3914. * dp_set_overload(): Set inactivity overload
  3915. * @pdev_handle - device handle
  3916. * @overload - overload status
  3917. *
  3918. * Return: void
  3919. */
  3920. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3921. {
  3922. struct dp_soc *soc;
  3923. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3924. if (!pdev)
  3925. return;
  3926. soc = pdev->soc;
  3927. if (!soc)
  3928. return;
  3929. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3930. overload ? soc->pdev_bs_inact_overload :
  3931. soc->pdev_bs_inact_normal);
  3932. }
  3933. /**
  3934. * dp_peer_is_inact(): check whether peer is inactive
  3935. * @peer_handle - datapath peer handle
  3936. *
  3937. * Return: bool
  3938. */
  3939. bool dp_peer_is_inact(void *peer_handle)
  3940. {
  3941. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3942. if (!peer)
  3943. return false;
  3944. return peer->peer_bs_inact_flag == 1;
  3945. }
  3946. /**
  3947. * dp_init_inact_timer: initialize the inact timer
  3948. * @soc - SOC handle
  3949. *
  3950. * Return: void
  3951. */
  3952. void dp_init_inact_timer(struct dp_soc *soc)
  3953. {
  3954. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3955. dp_txrx_peer_find_inact_timeout_handler,
  3956. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3957. }
  3958. #else
  3959. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3960. u_int16_t inact_normal, u_int16_t inact_overload)
  3961. {
  3962. return false;
  3963. }
  3964. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3965. {
  3966. return false;
  3967. }
  3968. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3969. {
  3970. return;
  3971. }
  3972. void dp_init_inact_timer(struct dp_soc *soc)
  3973. {
  3974. return;
  3975. }
  3976. bool dp_peer_is_inact(void *peer)
  3977. {
  3978. return false;
  3979. }
  3980. #endif
  3981. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  3982. struct dp_pdev *pdev,
  3983. struct dp_peer *peer,
  3984. uint32_t vdev_id)
  3985. {
  3986. struct dp_vdev *vdev = NULL;
  3987. struct dp_peer *bss_peer = NULL;
  3988. uint8_t *m_addr = NULL;
  3989. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3990. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3991. if (vdev->vdev_id == vdev_id)
  3992. break;
  3993. }
  3994. if (!vdev) {
  3995. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3996. "vdev is NULL");
  3997. } else {
  3998. if (vdev->vap_bss_peer == peer)
  3999. vdev->vap_bss_peer = NULL;
  4000. m_addr = peer->mac_addr.raw;
  4001. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  4002. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  4003. vdev_id, m_addr);
  4004. if (vdev && vdev->vap_bss_peer) {
  4005. bss_peer = vdev->vap_bss_peer;
  4006. DP_UPDATE_STATS(vdev, peer);
  4007. }
  4008. }
  4009. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4010. qdf_mem_free(peer);
  4011. }
  4012. static void dp_delete_pending_vdev(struct dp_pdev *pdev, uint32_t vdev_id)
  4013. {
  4014. struct dp_vdev *vdev = NULL;
  4015. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4016. void *vdev_delete_context = NULL;
  4017. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4018. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4019. if (vdev->vdev_id == vdev_id)
  4020. break;
  4021. }
  4022. if (!vdev) {
  4023. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4024. "vdev is NULL");
  4025. } else if (vdev->delete.pending) {
  4026. vdev_delete_cb = vdev->delete.callback;
  4027. vdev_delete_context = vdev->delete.context;
  4028. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4029. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4030. vdev, vdev->mac_addr.raw);
  4031. /* all peers are gone, go ahead and delete it */
  4032. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4033. FLOW_TYPE_VDEV, vdev_id);
  4034. dp_tx_vdev_detach(vdev);
  4035. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4036. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4037. FL("deleting vdev object %pK (%pM)"),
  4038. vdev, vdev->mac_addr.raw);
  4039. qdf_mem_free(vdev);
  4040. vdev = NULL;
  4041. }
  4042. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4043. if (vdev_delete_cb)
  4044. vdev_delete_cb(vdev_delete_context);
  4045. }
  4046. /*
  4047. * dp_peer_unref_delete() - unref and delete peer
  4048. * @peer_handle: Datapath peer handle
  4049. *
  4050. */
  4051. void dp_peer_unref_delete(void *peer_handle)
  4052. {
  4053. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4054. struct dp_vdev *vdev = peer->vdev;
  4055. struct dp_pdev *pdev = vdev->pdev;
  4056. struct dp_soc *soc = pdev->soc;
  4057. struct dp_peer *tmppeer;
  4058. int found = 0;
  4059. uint16_t peer_id;
  4060. uint16_t vdev_id;
  4061. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4062. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  4063. peer, qdf_atomic_read(&peer->ref_cnt));
  4064. /*
  4065. * Hold the lock all the way from checking if the peer ref count
  4066. * is zero until the peer references are removed from the hash
  4067. * table and vdev list (if the peer ref count is zero).
  4068. * This protects against a new HL tx operation starting to use the
  4069. * peer object just after this function concludes it's done being used.
  4070. * Furthermore, the lock needs to be held while checking whether the
  4071. * vdev's list of peers is empty, to make sure that list is not modified
  4072. * concurrently with the empty check.
  4073. */
  4074. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4075. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4076. peer_id = peer->peer_ids[0];
  4077. vdev_id = vdev->vdev_id;
  4078. /*
  4079. * Make sure that the reference to the peer in
  4080. * peer object map is removed
  4081. */
  4082. if (peer_id != HTT_INVALID_PEER)
  4083. soc->peer_id_to_obj_map[peer_id] = NULL;
  4084. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4085. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4086. /* remove the reference to the peer from the hash table */
  4087. dp_peer_find_hash_remove(soc, peer);
  4088. qdf_spin_lock_bh(&soc->ast_lock);
  4089. if (peer->self_ast_entry) {
  4090. dp_peer_del_ast(soc, peer->self_ast_entry);
  4091. peer->self_ast_entry = NULL;
  4092. }
  4093. qdf_spin_unlock_bh(&soc->ast_lock);
  4094. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4095. if (tmppeer == peer) {
  4096. found = 1;
  4097. break;
  4098. }
  4099. }
  4100. if (found) {
  4101. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4102. peer_list_elem);
  4103. } else {
  4104. /*Ignoring the remove operation as peer not found*/
  4105. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4106. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4107. peer, vdev, &peer->vdev->peer_list);
  4108. }
  4109. /* cleanup the peer data */
  4110. dp_peer_cleanup(vdev, peer);
  4111. /* check whether the parent vdev has no peers left */
  4112. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4113. /*
  4114. * Now that there are no references to the peer, we can
  4115. * release the peer reference lock.
  4116. */
  4117. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4118. /*
  4119. * Check if the parent vdev was waiting for its peers
  4120. * to be deleted, in order for it to be deleted too.
  4121. */
  4122. dp_delete_pending_vdev(pdev, vdev_id);
  4123. } else {
  4124. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4125. }
  4126. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4127. } else {
  4128. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4129. }
  4130. }
  4131. /*
  4132. * dp_peer_detach_wifi3() – Detach txrx peer
  4133. * @peer_handle: Datapath peer handle
  4134. * @bitmap: bitmap indicating special handling of request.
  4135. *
  4136. */
  4137. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4138. {
  4139. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4140. /* redirect the peer's rx delivery function to point to a
  4141. * discard func
  4142. */
  4143. peer->rx_opt_proc = dp_rx_discard;
  4144. peer->ctrl_peer = NULL;
  4145. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4146. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4147. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4148. qdf_spinlock_destroy(&peer->peer_info_lock);
  4149. /*
  4150. * Remove the reference added during peer_attach.
  4151. * The peer will still be left allocated until the
  4152. * PEER_UNMAP message arrives to remove the other
  4153. * reference, added by the PEER_MAP message.
  4154. */
  4155. dp_peer_unref_delete(peer_handle);
  4156. }
  4157. /*
  4158. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4159. * @peer_handle: Datapath peer handle
  4160. *
  4161. */
  4162. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4163. {
  4164. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4165. return vdev->mac_addr.raw;
  4166. }
  4167. /*
  4168. * dp_vdev_set_wds() - Enable per packet stats
  4169. * @vdev_handle: DP VDEV handle
  4170. * @val: value
  4171. *
  4172. * Return: none
  4173. */
  4174. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4175. {
  4176. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4177. vdev->wds_enabled = val;
  4178. return 0;
  4179. }
  4180. /*
  4181. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4182. * @peer_handle: Datapath peer handle
  4183. *
  4184. */
  4185. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4186. uint8_t vdev_id)
  4187. {
  4188. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4189. struct dp_vdev *vdev = NULL;
  4190. if (qdf_unlikely(!pdev))
  4191. return NULL;
  4192. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4193. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4194. if (vdev->vdev_id == vdev_id)
  4195. break;
  4196. }
  4197. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4198. return (struct cdp_vdev *)vdev;
  4199. }
  4200. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4201. {
  4202. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4203. return vdev->opmode;
  4204. }
  4205. static
  4206. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4207. ol_txrx_rx_fp *stack_fn_p,
  4208. ol_osif_vdev_handle *osif_vdev_p)
  4209. {
  4210. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4211. qdf_assert(vdev);
  4212. *stack_fn_p = vdev->osif_rx_stack;
  4213. *osif_vdev_p = vdev->osif_vdev;
  4214. }
  4215. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4216. {
  4217. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4218. struct dp_pdev *pdev = vdev->pdev;
  4219. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4220. }
  4221. /**
  4222. * dp_reset_monitor_mode() - Disable monitor mode
  4223. * @pdev_handle: Datapath PDEV handle
  4224. *
  4225. * Return: 0 on success, not 0 on failure
  4226. */
  4227. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4228. {
  4229. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4230. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4231. struct dp_soc *soc = pdev->soc;
  4232. uint8_t pdev_id;
  4233. int mac_id;
  4234. pdev_id = pdev->pdev_id;
  4235. soc = pdev->soc;
  4236. qdf_spin_lock_bh(&pdev->mon_lock);
  4237. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4238. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4239. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4240. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4241. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4242. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4243. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4244. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4245. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4246. }
  4247. pdev->monitor_vdev = NULL;
  4248. qdf_spin_unlock_bh(&pdev->mon_lock);
  4249. return 0;
  4250. }
  4251. /**
  4252. * dp_set_nac() - set peer_nac
  4253. * @peer_handle: Datapath PEER handle
  4254. *
  4255. * Return: void
  4256. */
  4257. static void dp_set_nac(struct cdp_peer *peer_handle)
  4258. {
  4259. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4260. peer->nac = 1;
  4261. }
  4262. /**
  4263. * dp_get_tx_pending() - read pending tx
  4264. * @pdev_handle: Datapath PDEV handle
  4265. *
  4266. * Return: outstanding tx
  4267. */
  4268. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4269. {
  4270. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4271. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4272. }
  4273. /**
  4274. * dp_get_peer_mac_from_peer_id() - get peer mac
  4275. * @pdev_handle: Datapath PDEV handle
  4276. * @peer_id: Peer ID
  4277. * @peer_mac: MAC addr of PEER
  4278. *
  4279. * Return: void
  4280. */
  4281. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4282. uint32_t peer_id, uint8_t *peer_mac)
  4283. {
  4284. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4285. struct dp_peer *peer;
  4286. if (pdev && peer_mac) {
  4287. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4288. if (peer && peer->mac_addr.raw) {
  4289. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4290. DP_MAC_ADDR_LEN);
  4291. }
  4292. }
  4293. }
  4294. /**
  4295. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4296. * @vdev_handle: Datapath VDEV handle
  4297. * @smart_monitor: Flag to denote if its smart monitor mode
  4298. *
  4299. * Return: 0 on success, not 0 on failure
  4300. */
  4301. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4302. uint8_t smart_monitor)
  4303. {
  4304. /* Many monitor VAPs can exists in a system but only one can be up at
  4305. * anytime
  4306. */
  4307. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4308. struct dp_pdev *pdev;
  4309. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4310. struct dp_soc *soc;
  4311. uint8_t pdev_id;
  4312. int mac_id;
  4313. qdf_assert(vdev);
  4314. pdev = vdev->pdev;
  4315. pdev_id = pdev->pdev_id;
  4316. soc = pdev->soc;
  4317. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4318. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4319. pdev, pdev_id, soc, vdev);
  4320. /*Check if current pdev's monitor_vdev exists */
  4321. if (pdev->monitor_vdev) {
  4322. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4323. "vdev=%pK", vdev);
  4324. qdf_assert(vdev);
  4325. }
  4326. pdev->monitor_vdev = vdev;
  4327. /* If smart monitor mode, do not configure monitor ring */
  4328. if (smart_monitor)
  4329. return QDF_STATUS_SUCCESS;
  4330. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4331. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4332. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4333. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4334. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4335. pdev->mo_data_filter);
  4336. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4337. htt_tlv_filter.mpdu_start = 1;
  4338. htt_tlv_filter.msdu_start = 1;
  4339. htt_tlv_filter.packet = 1;
  4340. htt_tlv_filter.msdu_end = 1;
  4341. htt_tlv_filter.mpdu_end = 1;
  4342. htt_tlv_filter.packet_header = 1;
  4343. htt_tlv_filter.attention = 1;
  4344. htt_tlv_filter.ppdu_start = 0;
  4345. htt_tlv_filter.ppdu_end = 0;
  4346. htt_tlv_filter.ppdu_end_user_stats = 0;
  4347. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4348. htt_tlv_filter.ppdu_end_status_done = 0;
  4349. htt_tlv_filter.header_per_msdu = 1;
  4350. htt_tlv_filter.enable_fp =
  4351. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4352. htt_tlv_filter.enable_md = 0;
  4353. htt_tlv_filter.enable_mo =
  4354. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4355. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4356. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4357. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4358. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4359. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4360. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4361. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4362. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4363. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4364. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4365. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4366. }
  4367. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4368. htt_tlv_filter.mpdu_start = 1;
  4369. htt_tlv_filter.msdu_start = 0;
  4370. htt_tlv_filter.packet = 0;
  4371. htt_tlv_filter.msdu_end = 0;
  4372. htt_tlv_filter.mpdu_end = 0;
  4373. htt_tlv_filter.attention = 0;
  4374. htt_tlv_filter.ppdu_start = 1;
  4375. htt_tlv_filter.ppdu_end = 1;
  4376. htt_tlv_filter.ppdu_end_user_stats = 1;
  4377. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4378. htt_tlv_filter.ppdu_end_status_done = 1;
  4379. htt_tlv_filter.enable_fp = 1;
  4380. htt_tlv_filter.enable_md = 0;
  4381. htt_tlv_filter.enable_mo = 1;
  4382. if (pdev->mcopy_mode) {
  4383. htt_tlv_filter.packet_header = 1;
  4384. }
  4385. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4386. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4387. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4388. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4389. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4390. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4391. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4392. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4393. pdev->pdev_id);
  4394. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4395. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4396. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4397. }
  4398. return QDF_STATUS_SUCCESS;
  4399. }
  4400. /**
  4401. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4402. * @pdev_handle: Datapath PDEV handle
  4403. * @filter_val: Flag to select Filter for monitor mode
  4404. * Return: 0 on success, not 0 on failure
  4405. */
  4406. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4407. struct cdp_monitor_filter *filter_val)
  4408. {
  4409. /* Many monitor VAPs can exists in a system but only one can be up at
  4410. * anytime
  4411. */
  4412. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4413. struct dp_vdev *vdev = pdev->monitor_vdev;
  4414. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4415. struct dp_soc *soc;
  4416. uint8_t pdev_id;
  4417. int mac_id;
  4418. pdev_id = pdev->pdev_id;
  4419. soc = pdev->soc;
  4420. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4421. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4422. pdev, pdev_id, soc, vdev);
  4423. /*Check if current pdev's monitor_vdev exists */
  4424. if (!pdev->monitor_vdev) {
  4425. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4426. "vdev=%pK", vdev);
  4427. qdf_assert(vdev);
  4428. }
  4429. /* update filter mode, type in pdev structure */
  4430. pdev->mon_filter_mode = filter_val->mode;
  4431. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4432. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4433. pdev->fp_data_filter = filter_val->fp_data;
  4434. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4435. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4436. pdev->mo_data_filter = filter_val->mo_data;
  4437. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4438. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4439. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4440. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4441. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4442. pdev->mo_data_filter);
  4443. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4444. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4445. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4446. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4447. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4448. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4449. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4450. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4451. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4452. }
  4453. htt_tlv_filter.mpdu_start = 1;
  4454. htt_tlv_filter.msdu_start = 1;
  4455. htt_tlv_filter.packet = 1;
  4456. htt_tlv_filter.msdu_end = 1;
  4457. htt_tlv_filter.mpdu_end = 1;
  4458. htt_tlv_filter.packet_header = 1;
  4459. htt_tlv_filter.attention = 1;
  4460. htt_tlv_filter.ppdu_start = 0;
  4461. htt_tlv_filter.ppdu_end = 0;
  4462. htt_tlv_filter.ppdu_end_user_stats = 0;
  4463. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4464. htt_tlv_filter.ppdu_end_status_done = 0;
  4465. htt_tlv_filter.header_per_msdu = 1;
  4466. htt_tlv_filter.enable_fp =
  4467. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4468. htt_tlv_filter.enable_md = 0;
  4469. htt_tlv_filter.enable_mo =
  4470. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4471. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4472. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4473. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4474. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4475. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4476. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4477. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4478. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4479. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4480. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  4481. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  4482. }
  4483. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4484. htt_tlv_filter.mpdu_start = 1;
  4485. htt_tlv_filter.msdu_start = 0;
  4486. htt_tlv_filter.packet = 0;
  4487. htt_tlv_filter.msdu_end = 0;
  4488. htt_tlv_filter.mpdu_end = 0;
  4489. htt_tlv_filter.attention = 0;
  4490. htt_tlv_filter.ppdu_start = 1;
  4491. htt_tlv_filter.ppdu_end = 1;
  4492. htt_tlv_filter.ppdu_end_user_stats = 1;
  4493. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4494. htt_tlv_filter.ppdu_end_status_done = 1;
  4495. htt_tlv_filter.enable_fp = 1;
  4496. htt_tlv_filter.enable_md = 0;
  4497. htt_tlv_filter.enable_mo = 1;
  4498. if (pdev->mcopy_mode) {
  4499. htt_tlv_filter.packet_header = 1;
  4500. }
  4501. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4502. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4503. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4504. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4505. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4506. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4507. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4508. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4509. pdev->pdev_id);
  4510. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4511. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4512. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4513. }
  4514. return QDF_STATUS_SUCCESS;
  4515. }
  4516. /**
  4517. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4518. * @pdev_handle: Datapath PDEV handle
  4519. *
  4520. * Return: pdev_id
  4521. */
  4522. static
  4523. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4524. {
  4525. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4526. return pdev->pdev_id;
  4527. }
  4528. /**
  4529. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4530. * @pdev_handle: Datapath PDEV handle
  4531. * @chan_noise_floor: Channel Noise Floor
  4532. *
  4533. * Return: void
  4534. */
  4535. static
  4536. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4537. int16_t chan_noise_floor)
  4538. {
  4539. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4540. pdev->chan_noise_floor = chan_noise_floor;
  4541. }
  4542. /**
  4543. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4544. * @vdev_handle: Datapath VDEV handle
  4545. * Return: true on ucast filter flag set
  4546. */
  4547. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4548. {
  4549. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4550. struct dp_pdev *pdev;
  4551. pdev = vdev->pdev;
  4552. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4553. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4554. return true;
  4555. return false;
  4556. }
  4557. /**
  4558. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4559. * @vdev_handle: Datapath VDEV handle
  4560. * Return: true on mcast filter flag set
  4561. */
  4562. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4563. {
  4564. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4565. struct dp_pdev *pdev;
  4566. pdev = vdev->pdev;
  4567. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4568. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4569. return true;
  4570. return false;
  4571. }
  4572. /**
  4573. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4574. * @vdev_handle: Datapath VDEV handle
  4575. * Return: true on non data filter flag set
  4576. */
  4577. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4578. {
  4579. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4580. struct dp_pdev *pdev;
  4581. pdev = vdev->pdev;
  4582. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4583. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4584. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4585. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4586. return true;
  4587. }
  4588. }
  4589. return false;
  4590. }
  4591. #ifdef MESH_MODE_SUPPORT
  4592. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4593. {
  4594. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4595. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4596. FL("val %d"), val);
  4597. vdev->mesh_vdev = val;
  4598. }
  4599. /*
  4600. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4601. * @vdev_hdl: virtual device object
  4602. * @val: value to be set
  4603. *
  4604. * Return: void
  4605. */
  4606. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4607. {
  4608. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4609. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4610. FL("val %d"), val);
  4611. vdev->mesh_rx_filter = val;
  4612. }
  4613. #endif
  4614. /*
  4615. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4616. * Current scope is bar received count
  4617. *
  4618. * @pdev_handle: DP_PDEV handle
  4619. *
  4620. * Return: void
  4621. */
  4622. #define STATS_PROC_TIMEOUT (HZ/1000)
  4623. static void
  4624. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4625. {
  4626. struct dp_vdev *vdev;
  4627. struct dp_peer *peer;
  4628. uint32_t waitcnt;
  4629. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4630. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4631. if (!peer) {
  4632. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4633. FL("DP Invalid Peer refernce"));
  4634. return;
  4635. }
  4636. if (peer->delete_in_progress) {
  4637. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4638. FL("DP Peer deletion in progress"));
  4639. continue;
  4640. }
  4641. qdf_atomic_inc(&peer->ref_cnt);
  4642. waitcnt = 0;
  4643. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4644. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4645. && waitcnt < 10) {
  4646. schedule_timeout_interruptible(
  4647. STATS_PROC_TIMEOUT);
  4648. waitcnt++;
  4649. }
  4650. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4651. dp_peer_unref_delete(peer);
  4652. }
  4653. }
  4654. }
  4655. /**
  4656. * dp_rx_bar_stats_cb(): BAR received stats callback
  4657. * @soc: SOC handle
  4658. * @cb_ctxt: Call back context
  4659. * @reo_status: Reo status
  4660. *
  4661. * return: void
  4662. */
  4663. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4664. union hal_reo_status *reo_status)
  4665. {
  4666. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4667. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4668. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4669. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4670. queue_status->header.status);
  4671. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4672. return;
  4673. }
  4674. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4675. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4676. }
  4677. /**
  4678. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4679. * @vdev: DP VDEV handle
  4680. *
  4681. * return: void
  4682. */
  4683. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  4684. struct cdp_vdev_stats *vdev_stats)
  4685. {
  4686. struct dp_peer *peer = NULL;
  4687. struct dp_soc *soc = vdev->pdev->soc;
  4688. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  4689. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4690. dp_update_vdev_stats(vdev_stats, peer);
  4691. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4692. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  4693. &vdev->stats, (uint16_t) vdev->vdev_id,
  4694. UPDATE_VDEV_STATS);
  4695. }
  4696. /**
  4697. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4698. * @pdev: DP PDEV handle
  4699. *
  4700. * return: void
  4701. */
  4702. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4703. {
  4704. struct dp_vdev *vdev = NULL;
  4705. struct dp_soc *soc = pdev->soc;
  4706. struct cdp_vdev_stats *vdev_stats =
  4707. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4708. if (!vdev_stats) {
  4709. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4710. "DP alloc failure - unable to get alloc vdev stats");
  4711. return;
  4712. }
  4713. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4714. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4715. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4716. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4717. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4718. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4719. dp_update_pdev_stats(pdev, vdev_stats);
  4720. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4721. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4722. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4723. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4724. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4725. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4726. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4727. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4728. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4729. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4730. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4731. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4732. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4733. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4734. DP_STATS_AGGR(pdev, vdev,
  4735. tx_i.mcast_en.dropped_map_error);
  4736. DP_STATS_AGGR(pdev, vdev,
  4737. tx_i.mcast_en.dropped_self_mac);
  4738. DP_STATS_AGGR(pdev, vdev,
  4739. tx_i.mcast_en.dropped_send_fail);
  4740. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4741. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4742. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4743. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4744. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4745. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4746. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4747. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4748. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4749. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4750. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4751. pdev->stats.tx_i.dropped.dma_error +
  4752. pdev->stats.tx_i.dropped.ring_full +
  4753. pdev->stats.tx_i.dropped.enqueue_fail +
  4754. pdev->stats.tx_i.dropped.desc_na.num +
  4755. pdev->stats.tx_i.dropped.res_full;
  4756. pdev->stats.tx.last_ack_rssi =
  4757. vdev->stats.tx.last_ack_rssi;
  4758. pdev->stats.tx_i.tso.num_seg =
  4759. vdev->stats.tx_i.tso.num_seg;
  4760. }
  4761. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4762. qdf_mem_free(vdev_stats);
  4763. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4764. soc->cdp_soc.ol_ops->update_dp_stats(pdev->ctrl_pdev,
  4765. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  4766. }
  4767. /**
  4768. * dp_vdev_getstats() - get vdev packet level stats
  4769. * @vdev_handle: Datapath VDEV handle
  4770. * @stats: cdp network device stats structure
  4771. *
  4772. * Return: void
  4773. */
  4774. static void dp_vdev_getstats(void *vdev_handle,
  4775. struct cdp_dev_stats *stats)
  4776. {
  4777. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4778. struct cdp_vdev_stats *vdev_stats =
  4779. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4780. if (!vdev_stats) {
  4781. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4782. "DP alloc failure - unable to get alloc vdev stats");
  4783. return;
  4784. }
  4785. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4786. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  4787. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  4788. stats->tx_errors = vdev_stats->tx.tx_failed +
  4789. vdev_stats->tx_i.dropped.dropped_pkt.num;
  4790. stats->tx_dropped = stats->tx_errors;
  4791. stats->rx_packets = vdev_stats->rx.unicast.num +
  4792. vdev_stats->rx.multicast.num +
  4793. vdev_stats->rx.bcast.num;
  4794. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  4795. vdev_stats->rx.multicast.bytes +
  4796. vdev_stats->rx.bcast.bytes;
  4797. }
  4798. /**
  4799. * dp_pdev_getstats() - get pdev packet level stats
  4800. * @pdev_handle: Datapath PDEV handle
  4801. * @stats: cdp network device stats structure
  4802. *
  4803. * Return: void
  4804. */
  4805. static void dp_pdev_getstats(void *pdev_handle,
  4806. struct cdp_dev_stats *stats)
  4807. {
  4808. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4809. dp_aggregate_pdev_stats(pdev);
  4810. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4811. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4812. stats->tx_errors = pdev->stats.tx.tx_failed +
  4813. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4814. stats->tx_dropped = stats->tx_errors;
  4815. stats->rx_packets = pdev->stats.rx.unicast.num +
  4816. pdev->stats.rx.multicast.num +
  4817. pdev->stats.rx.bcast.num;
  4818. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4819. pdev->stats.rx.multicast.bytes +
  4820. pdev->stats.rx.bcast.bytes;
  4821. }
  4822. /**
  4823. * dp_get_device_stats() - get interface level packet stats
  4824. * @handle: device handle
  4825. * @stats: cdp network device stats structure
  4826. * @type: device type pdev/vdev
  4827. *
  4828. * Return: void
  4829. */
  4830. static void dp_get_device_stats(void *handle,
  4831. struct cdp_dev_stats *stats, uint8_t type)
  4832. {
  4833. switch (type) {
  4834. case UPDATE_VDEV_STATS:
  4835. dp_vdev_getstats(handle, stats);
  4836. break;
  4837. case UPDATE_PDEV_STATS:
  4838. dp_pdev_getstats(handle, stats);
  4839. break;
  4840. default:
  4841. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4842. "apstats cannot be updated for this input "
  4843. "type %d", type);
  4844. break;
  4845. }
  4846. }
  4847. /**
  4848. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4849. * @pdev: DP_PDEV Handle
  4850. *
  4851. * Return:void
  4852. */
  4853. static inline void
  4854. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4855. {
  4856. uint8_t index = 0;
  4857. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4858. DP_PRINT_STATS("Received From Stack:");
  4859. DP_PRINT_STATS(" Packets = %d",
  4860. pdev->stats.tx_i.rcvd.num);
  4861. DP_PRINT_STATS(" Bytes = %llu",
  4862. pdev->stats.tx_i.rcvd.bytes);
  4863. DP_PRINT_STATS("Processed:");
  4864. DP_PRINT_STATS(" Packets = %d",
  4865. pdev->stats.tx_i.processed.num);
  4866. DP_PRINT_STATS(" Bytes = %llu",
  4867. pdev->stats.tx_i.processed.bytes);
  4868. DP_PRINT_STATS("Total Completions:");
  4869. DP_PRINT_STATS(" Packets = %u",
  4870. pdev->stats.tx.comp_pkt.num);
  4871. DP_PRINT_STATS(" Bytes = %llu",
  4872. pdev->stats.tx.comp_pkt.bytes);
  4873. DP_PRINT_STATS("Successful Completions:");
  4874. DP_PRINT_STATS(" Packets = %u",
  4875. pdev->stats.tx.tx_success.num);
  4876. DP_PRINT_STATS(" Bytes = %llu",
  4877. pdev->stats.tx.tx_success.bytes);
  4878. DP_PRINT_STATS("Dropped:");
  4879. DP_PRINT_STATS(" Total = %d",
  4880. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4881. DP_PRINT_STATS(" Dma_map_error = %d",
  4882. pdev->stats.tx_i.dropped.dma_error);
  4883. DP_PRINT_STATS(" Ring Full = %d",
  4884. pdev->stats.tx_i.dropped.ring_full);
  4885. DP_PRINT_STATS(" Descriptor Not available = %d",
  4886. pdev->stats.tx_i.dropped.desc_na.num);
  4887. DP_PRINT_STATS(" HW enqueue failed= %d",
  4888. pdev->stats.tx_i.dropped.enqueue_fail);
  4889. DP_PRINT_STATS(" Resources Full = %d",
  4890. pdev->stats.tx_i.dropped.res_full);
  4891. DP_PRINT_STATS(" FW removed = %d",
  4892. pdev->stats.tx.dropped.fw_rem);
  4893. DP_PRINT_STATS(" FW removed transmitted = %d",
  4894. pdev->stats.tx.dropped.fw_rem_tx);
  4895. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4896. pdev->stats.tx.dropped.fw_rem_notx);
  4897. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4898. pdev->stats.tx.dropped.fw_reason1);
  4899. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4900. pdev->stats.tx.dropped.fw_reason2);
  4901. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4902. pdev->stats.tx.dropped.fw_reason3);
  4903. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4904. pdev->stats.tx.dropped.age_out);
  4905. DP_PRINT_STATS(" Multicast:");
  4906. DP_PRINT_STATS(" Packets: %u",
  4907. pdev->stats.tx.mcast.num);
  4908. DP_PRINT_STATS(" Bytes: %llu",
  4909. pdev->stats.tx.mcast.bytes);
  4910. DP_PRINT_STATS("Scatter Gather:");
  4911. DP_PRINT_STATS(" Packets = %d",
  4912. pdev->stats.tx_i.sg.sg_pkt.num);
  4913. DP_PRINT_STATS(" Bytes = %llu",
  4914. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4915. DP_PRINT_STATS(" Dropped By Host = %d",
  4916. pdev->stats.tx_i.sg.dropped_host.num);
  4917. DP_PRINT_STATS(" Dropped By Target = %d",
  4918. pdev->stats.tx_i.sg.dropped_target);
  4919. DP_PRINT_STATS("TSO:");
  4920. DP_PRINT_STATS(" Number of Segments = %d",
  4921. pdev->stats.tx_i.tso.num_seg);
  4922. DP_PRINT_STATS(" Packets = %d",
  4923. pdev->stats.tx_i.tso.tso_pkt.num);
  4924. DP_PRINT_STATS(" Bytes = %llu",
  4925. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4926. DP_PRINT_STATS(" Dropped By Host = %d",
  4927. pdev->stats.tx_i.tso.dropped_host.num);
  4928. DP_PRINT_STATS("Mcast Enhancement:");
  4929. DP_PRINT_STATS(" Packets = %d",
  4930. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4931. DP_PRINT_STATS(" Bytes = %llu",
  4932. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4933. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4934. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4935. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4936. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4937. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4938. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4939. DP_PRINT_STATS(" Unicast sent = %d",
  4940. pdev->stats.tx_i.mcast_en.ucast);
  4941. DP_PRINT_STATS("Raw:");
  4942. DP_PRINT_STATS(" Packets = %d",
  4943. pdev->stats.tx_i.raw.raw_pkt.num);
  4944. DP_PRINT_STATS(" Bytes = %llu",
  4945. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4946. DP_PRINT_STATS(" DMA map error = %d",
  4947. pdev->stats.tx_i.raw.dma_map_error);
  4948. DP_PRINT_STATS("Reinjected:");
  4949. DP_PRINT_STATS(" Packets = %d",
  4950. pdev->stats.tx_i.reinject_pkts.num);
  4951. DP_PRINT_STATS(" Bytes = %llu\n",
  4952. pdev->stats.tx_i.reinject_pkts.bytes);
  4953. DP_PRINT_STATS("Inspected:");
  4954. DP_PRINT_STATS(" Packets = %d",
  4955. pdev->stats.tx_i.inspect_pkts.num);
  4956. DP_PRINT_STATS(" Bytes = %llu",
  4957. pdev->stats.tx_i.inspect_pkts.bytes);
  4958. DP_PRINT_STATS("Nawds Multicast:");
  4959. DP_PRINT_STATS(" Packets = %d",
  4960. pdev->stats.tx_i.nawds_mcast.num);
  4961. DP_PRINT_STATS(" Bytes = %llu",
  4962. pdev->stats.tx_i.nawds_mcast.bytes);
  4963. DP_PRINT_STATS("CCE Classified:");
  4964. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4965. pdev->stats.tx_i.cce_classified);
  4966. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4967. pdev->stats.tx_i.cce_classified_raw);
  4968. DP_PRINT_STATS("Mesh stats:");
  4969. DP_PRINT_STATS(" frames to firmware: %u",
  4970. pdev->stats.tx_i.mesh.exception_fw);
  4971. DP_PRINT_STATS(" completions from fw: %u",
  4972. pdev->stats.tx_i.mesh.completion_fw);
  4973. DP_PRINT_STATS("PPDU stats counter");
  4974. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4975. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4976. pdev->stats.ppdu_stats_counter[index]);
  4977. }
  4978. }
  4979. /**
  4980. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4981. * @pdev: DP_PDEV Handle
  4982. *
  4983. * Return: void
  4984. */
  4985. static inline void
  4986. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4987. {
  4988. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4989. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4990. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4991. pdev->stats.rx.rcvd_reo[0].num,
  4992. pdev->stats.rx.rcvd_reo[1].num,
  4993. pdev->stats.rx.rcvd_reo[2].num,
  4994. pdev->stats.rx.rcvd_reo[3].num);
  4995. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4996. pdev->stats.rx.rcvd_reo[0].bytes,
  4997. pdev->stats.rx.rcvd_reo[1].bytes,
  4998. pdev->stats.rx.rcvd_reo[2].bytes,
  4999. pdev->stats.rx.rcvd_reo[3].bytes);
  5000. DP_PRINT_STATS("Replenished:");
  5001. DP_PRINT_STATS(" Packets = %d",
  5002. pdev->stats.replenish.pkts.num);
  5003. DP_PRINT_STATS(" Bytes = %llu",
  5004. pdev->stats.replenish.pkts.bytes);
  5005. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5006. pdev->stats.buf_freelist);
  5007. DP_PRINT_STATS(" Low threshold intr = %d",
  5008. pdev->stats.replenish.low_thresh_intrs);
  5009. DP_PRINT_STATS("Dropped:");
  5010. DP_PRINT_STATS(" msdu_not_done = %d",
  5011. pdev->stats.dropped.msdu_not_done);
  5012. DP_PRINT_STATS(" mon_rx_drop = %d",
  5013. pdev->stats.dropped.mon_rx_drop);
  5014. DP_PRINT_STATS("Sent To Stack:");
  5015. DP_PRINT_STATS(" Packets = %d",
  5016. pdev->stats.rx.to_stack.num);
  5017. DP_PRINT_STATS(" Bytes = %llu",
  5018. pdev->stats.rx.to_stack.bytes);
  5019. DP_PRINT_STATS("Multicast/Broadcast:");
  5020. DP_PRINT_STATS(" Packets = %d",
  5021. (pdev->stats.rx.multicast.num +
  5022. pdev->stats.rx.bcast.num));
  5023. DP_PRINT_STATS(" Bytes = %llu",
  5024. (pdev->stats.rx.multicast.bytes +
  5025. pdev->stats.rx.bcast.bytes));
  5026. DP_PRINT_STATS("Errors:");
  5027. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5028. pdev->stats.replenish.rxdma_err);
  5029. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5030. pdev->stats.err.desc_alloc_fail);
  5031. DP_PRINT_STATS(" IP checksum error = %d",
  5032. pdev->stats.err.ip_csum_err);
  5033. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5034. pdev->stats.err.tcp_udp_csum_err);
  5035. /* Get bar_recv_cnt */
  5036. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5037. DP_PRINT_STATS("BAR Received Count: = %d",
  5038. pdev->stats.rx.bar_recv_cnt);
  5039. }
  5040. /**
  5041. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5042. * @pdev: DP_PDEV Handle
  5043. *
  5044. * Return: void
  5045. */
  5046. static inline void
  5047. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5048. {
  5049. struct cdp_pdev_mon_stats *rx_mon_stats;
  5050. rx_mon_stats = &pdev->rx_mon_stats;
  5051. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5052. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5053. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5054. rx_mon_stats->status_ppdu_done);
  5055. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5056. rx_mon_stats->dest_ppdu_done);
  5057. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5058. rx_mon_stats->dest_mpdu_done);
  5059. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5060. rx_mon_stats->dest_mpdu_drop);
  5061. }
  5062. /**
  5063. * dp_print_soc_tx_stats(): Print SOC level stats
  5064. * @soc DP_SOC Handle
  5065. *
  5066. * Return: void
  5067. */
  5068. static inline void
  5069. dp_print_soc_tx_stats(struct dp_soc *soc)
  5070. {
  5071. uint8_t desc_pool_id;
  5072. soc->stats.tx.desc_in_use = 0;
  5073. DP_PRINT_STATS("SOC Tx Stats:\n");
  5074. for (desc_pool_id = 0;
  5075. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5076. desc_pool_id++)
  5077. soc->stats.tx.desc_in_use +=
  5078. soc->tx_desc[desc_pool_id].num_allocated;
  5079. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5080. soc->stats.tx.desc_in_use);
  5081. DP_PRINT_STATS("Invalid peer:");
  5082. DP_PRINT_STATS(" Packets = %d",
  5083. soc->stats.tx.tx_invalid_peer.num);
  5084. DP_PRINT_STATS(" Bytes = %llu",
  5085. soc->stats.tx.tx_invalid_peer.bytes);
  5086. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5087. soc->stats.tx.tcl_ring_full[0],
  5088. soc->stats.tx.tcl_ring_full[1],
  5089. soc->stats.tx.tcl_ring_full[2]);
  5090. }
  5091. /**
  5092. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5093. * @soc: DP_SOC Handle
  5094. *
  5095. * Return:void
  5096. */
  5097. static inline void
  5098. dp_print_soc_rx_stats(struct dp_soc *soc)
  5099. {
  5100. uint32_t i;
  5101. char reo_error[DP_REO_ERR_LENGTH];
  5102. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5103. uint8_t index = 0;
  5104. DP_PRINT_STATS("SOC Rx Stats:\n");
  5105. DP_PRINT_STATS("Fragmented packets: %u",
  5106. soc->stats.rx.rx_frags);
  5107. DP_PRINT_STATS("Reo reinjected packets: %u",
  5108. soc->stats.rx.reo_reinject);
  5109. DP_PRINT_STATS("Errors:\n");
  5110. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5111. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5112. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5113. DP_PRINT_STATS("Invalid RBM = %d",
  5114. soc->stats.rx.err.invalid_rbm);
  5115. DP_PRINT_STATS("Invalid Vdev = %d",
  5116. soc->stats.rx.err.invalid_vdev);
  5117. DP_PRINT_STATS("Invalid Pdev = %d",
  5118. soc->stats.rx.err.invalid_pdev);
  5119. DP_PRINT_STATS("Invalid Peer = %d",
  5120. soc->stats.rx.err.rx_invalid_peer.num);
  5121. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5122. soc->stats.rx.err.hal_ring_access_fail);
  5123. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5124. index += qdf_snprint(&rxdma_error[index],
  5125. DP_RXDMA_ERR_LENGTH - index,
  5126. " %d", soc->stats.rx.err.rxdma_error[i]);
  5127. }
  5128. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5129. rxdma_error);
  5130. index = 0;
  5131. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5132. index += qdf_snprint(&reo_error[index],
  5133. DP_REO_ERR_LENGTH - index,
  5134. " %d", soc->stats.rx.err.reo_error[i]);
  5135. }
  5136. DP_PRINT_STATS("REO Error(0-14):%s",
  5137. reo_error);
  5138. }
  5139. /**
  5140. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5141. * @soc: DP_SOC handle
  5142. * @srng: DP_SRNG handle
  5143. * @ring_name: SRNG name
  5144. *
  5145. * Return: void
  5146. */
  5147. static inline void
  5148. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5149. char *ring_name)
  5150. {
  5151. uint32_t tailp;
  5152. uint32_t headp;
  5153. if (srng->hal_srng != NULL) {
  5154. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5155. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  5156. ring_name, headp, tailp);
  5157. }
  5158. }
  5159. /**
  5160. * dp_print_ring_stats(): Print tail and head pointer
  5161. * @pdev: DP_PDEV handle
  5162. *
  5163. * Return:void
  5164. */
  5165. static inline void
  5166. dp_print_ring_stats(struct dp_pdev *pdev)
  5167. {
  5168. uint32_t i;
  5169. char ring_name[STR_MAXLEN + 1];
  5170. int mac_id;
  5171. dp_print_ring_stat_from_hal(pdev->soc,
  5172. &pdev->soc->reo_exception_ring,
  5173. "Reo Exception Ring");
  5174. dp_print_ring_stat_from_hal(pdev->soc,
  5175. &pdev->soc->reo_reinject_ring,
  5176. "Reo Inject Ring");
  5177. dp_print_ring_stat_from_hal(pdev->soc,
  5178. &pdev->soc->reo_cmd_ring,
  5179. "Reo Command Ring");
  5180. dp_print_ring_stat_from_hal(pdev->soc,
  5181. &pdev->soc->reo_status_ring,
  5182. "Reo Status Ring");
  5183. dp_print_ring_stat_from_hal(pdev->soc,
  5184. &pdev->soc->rx_rel_ring,
  5185. "Rx Release ring");
  5186. dp_print_ring_stat_from_hal(pdev->soc,
  5187. &pdev->soc->tcl_cmd_ring,
  5188. "Tcl command Ring");
  5189. dp_print_ring_stat_from_hal(pdev->soc,
  5190. &pdev->soc->tcl_status_ring,
  5191. "Tcl Status Ring");
  5192. dp_print_ring_stat_from_hal(pdev->soc,
  5193. &pdev->soc->wbm_desc_rel_ring,
  5194. "Wbm Desc Rel Ring");
  5195. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  5196. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  5197. dp_print_ring_stat_from_hal(pdev->soc,
  5198. &pdev->soc->reo_dest_ring[i],
  5199. ring_name);
  5200. }
  5201. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  5202. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  5203. dp_print_ring_stat_from_hal(pdev->soc,
  5204. &pdev->soc->tcl_data_ring[i],
  5205. ring_name);
  5206. }
  5207. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  5208. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  5209. dp_print_ring_stat_from_hal(pdev->soc,
  5210. &pdev->soc->tx_comp_ring[i],
  5211. ring_name);
  5212. }
  5213. dp_print_ring_stat_from_hal(pdev->soc,
  5214. &pdev->rx_refill_buf_ring,
  5215. "Rx Refill Buf Ring");
  5216. dp_print_ring_stat_from_hal(pdev->soc,
  5217. &pdev->rx_refill_buf_ring2,
  5218. "Second Rx Refill Buf Ring");
  5219. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5220. dp_print_ring_stat_from_hal(pdev->soc,
  5221. &pdev->rxdma_mon_buf_ring[mac_id],
  5222. "Rxdma Mon Buf Ring");
  5223. dp_print_ring_stat_from_hal(pdev->soc,
  5224. &pdev->rxdma_mon_dst_ring[mac_id],
  5225. "Rxdma Mon Dst Ring");
  5226. dp_print_ring_stat_from_hal(pdev->soc,
  5227. &pdev->rxdma_mon_status_ring[mac_id],
  5228. "Rxdma Mon Status Ring");
  5229. dp_print_ring_stat_from_hal(pdev->soc,
  5230. &pdev->rxdma_mon_desc_ring[mac_id],
  5231. "Rxdma mon desc Ring");
  5232. }
  5233. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++) {
  5234. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  5235. dp_print_ring_stat_from_hal(pdev->soc,
  5236. &pdev->rxdma_err_dst_ring[i],
  5237. ring_name);
  5238. }
  5239. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  5240. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  5241. dp_print_ring_stat_from_hal(pdev->soc,
  5242. &pdev->rx_mac_buf_ring[i],
  5243. ring_name);
  5244. }
  5245. }
  5246. /**
  5247. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5248. * @vdev: DP_VDEV handle
  5249. *
  5250. * Return:void
  5251. */
  5252. static inline void
  5253. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5254. {
  5255. struct dp_peer *peer = NULL;
  5256. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  5257. DP_STATS_CLR(vdev->pdev);
  5258. DP_STATS_CLR(vdev->pdev->soc);
  5259. DP_STATS_CLR(vdev);
  5260. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5261. if (!peer)
  5262. return;
  5263. DP_STATS_CLR(peer);
  5264. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  5265. soc->cdp_soc.ol_ops->update_dp_stats(
  5266. vdev->pdev->ctrl_pdev,
  5267. &peer->stats,
  5268. peer->peer_ids[0],
  5269. UPDATE_PEER_STATS);
  5270. }
  5271. }
  5272. if (soc->cdp_soc.ol_ops->update_dp_stats)
  5273. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->ctrl_pdev,
  5274. &vdev->stats, (uint16_t)vdev->vdev_id,
  5275. UPDATE_VDEV_STATS);
  5276. }
  5277. /**
  5278. * dp_print_common_rates_info(): Print common rate for tx or rx
  5279. * @pkt_type_array: rate type array contains rate info
  5280. *
  5281. * Return:void
  5282. */
  5283. static inline void
  5284. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5285. {
  5286. uint8_t mcs, pkt_type;
  5287. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5288. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5289. if (!dp_rate_string[pkt_type][mcs].valid)
  5290. continue;
  5291. DP_PRINT_STATS(" %s = %d",
  5292. dp_rate_string[pkt_type][mcs].mcs_type,
  5293. pkt_type_array[pkt_type].mcs_count[mcs]);
  5294. }
  5295. DP_PRINT_STATS("\n");
  5296. }
  5297. }
  5298. /**
  5299. * dp_print_rx_rates(): Print Rx rate stats
  5300. * @vdev: DP_VDEV handle
  5301. *
  5302. * Return:void
  5303. */
  5304. static inline void
  5305. dp_print_rx_rates(struct dp_vdev *vdev)
  5306. {
  5307. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5308. uint8_t i;
  5309. uint8_t index = 0;
  5310. char nss[DP_NSS_LENGTH];
  5311. DP_PRINT_STATS("Rx Rate Info:\n");
  5312. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5313. index = 0;
  5314. for (i = 0; i < SS_COUNT; i++) {
  5315. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5316. " %d", pdev->stats.rx.nss[i]);
  5317. }
  5318. DP_PRINT_STATS("NSS(1-8) = %s",
  5319. nss);
  5320. DP_PRINT_STATS("SGI ="
  5321. " 0.8us %d,"
  5322. " 0.4us %d,"
  5323. " 1.6us %d,"
  5324. " 3.2us %d,",
  5325. pdev->stats.rx.sgi_count[0],
  5326. pdev->stats.rx.sgi_count[1],
  5327. pdev->stats.rx.sgi_count[2],
  5328. pdev->stats.rx.sgi_count[3]);
  5329. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5330. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5331. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5332. DP_PRINT_STATS("Reception Type ="
  5333. " SU: %d,"
  5334. " MU_MIMO:%d,"
  5335. " MU_OFDMA:%d,"
  5336. " MU_OFDMA_MIMO:%d\n",
  5337. pdev->stats.rx.reception_type[0],
  5338. pdev->stats.rx.reception_type[1],
  5339. pdev->stats.rx.reception_type[2],
  5340. pdev->stats.rx.reception_type[3]);
  5341. DP_PRINT_STATS("Aggregation:\n");
  5342. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5343. pdev->stats.rx.ampdu_cnt);
  5344. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5345. pdev->stats.rx.non_ampdu_cnt);
  5346. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5347. pdev->stats.rx.amsdu_cnt);
  5348. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5349. pdev->stats.rx.non_amsdu_cnt);
  5350. }
  5351. /**
  5352. * dp_print_tx_rates(): Print tx rates
  5353. * @vdev: DP_VDEV handle
  5354. *
  5355. * Return:void
  5356. */
  5357. static inline void
  5358. dp_print_tx_rates(struct dp_vdev *vdev)
  5359. {
  5360. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5361. uint8_t index;
  5362. char nss[DP_NSS_LENGTH];
  5363. int nss_index;
  5364. DP_PRINT_STATS("Tx Rate Info:\n");
  5365. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5366. DP_PRINT_STATS("SGI ="
  5367. " 0.8us %d"
  5368. " 0.4us %d"
  5369. " 1.6us %d"
  5370. " 3.2us %d",
  5371. pdev->stats.tx.sgi_count[0],
  5372. pdev->stats.tx.sgi_count[1],
  5373. pdev->stats.tx.sgi_count[2],
  5374. pdev->stats.tx.sgi_count[3]);
  5375. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5376. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5377. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5378. index = 0;
  5379. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5380. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5381. " %d", pdev->stats.tx.nss[nss_index]);
  5382. }
  5383. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5384. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5385. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5386. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5387. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5388. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5389. DP_PRINT_STATS("Aggregation:\n");
  5390. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5391. pdev->stats.tx.amsdu_cnt);
  5392. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5393. pdev->stats.tx.non_amsdu_cnt);
  5394. }
  5395. /**
  5396. * dp_print_peer_stats():print peer stats
  5397. * @peer: DP_PEER handle
  5398. *
  5399. * return void
  5400. */
  5401. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5402. {
  5403. uint8_t i;
  5404. uint32_t index;
  5405. char nss[DP_NSS_LENGTH];
  5406. DP_PRINT_STATS("Node Tx Stats:\n");
  5407. DP_PRINT_STATS("Total Packet Completions = %d",
  5408. peer->stats.tx.comp_pkt.num);
  5409. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5410. peer->stats.tx.comp_pkt.bytes);
  5411. DP_PRINT_STATS("Success Packets = %d",
  5412. peer->stats.tx.tx_success.num);
  5413. DP_PRINT_STATS("Success Bytes = %llu",
  5414. peer->stats.tx.tx_success.bytes);
  5415. DP_PRINT_STATS("Unicast Success Packets = %d",
  5416. peer->stats.tx.ucast.num);
  5417. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5418. peer->stats.tx.ucast.bytes);
  5419. DP_PRINT_STATS("Multicast Success Packets = %d",
  5420. peer->stats.tx.mcast.num);
  5421. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5422. peer->stats.tx.mcast.bytes);
  5423. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5424. peer->stats.tx.bcast.num);
  5425. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5426. peer->stats.tx.bcast.bytes);
  5427. DP_PRINT_STATS("Packets Failed = %d",
  5428. peer->stats.tx.tx_failed);
  5429. DP_PRINT_STATS("Packets In OFDMA = %d",
  5430. peer->stats.tx.ofdma);
  5431. DP_PRINT_STATS("Packets In STBC = %d",
  5432. peer->stats.tx.stbc);
  5433. DP_PRINT_STATS("Packets In LDPC = %d",
  5434. peer->stats.tx.ldpc);
  5435. DP_PRINT_STATS("Packet Retries = %d",
  5436. peer->stats.tx.retries);
  5437. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5438. peer->stats.tx.amsdu_cnt);
  5439. DP_PRINT_STATS("Last Packet RSSI = %d",
  5440. peer->stats.tx.last_ack_rssi);
  5441. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  5442. peer->stats.tx.dropped.fw_rem);
  5443. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5444. peer->stats.tx.dropped.fw_rem_tx);
  5445. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5446. peer->stats.tx.dropped.fw_rem_notx);
  5447. DP_PRINT_STATS("Dropped : Age Out = %d",
  5448. peer->stats.tx.dropped.age_out);
  5449. DP_PRINT_STATS("NAWDS : ");
  5450. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5451. peer->stats.tx.nawds_mcast_drop);
  5452. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5453. peer->stats.tx.nawds_mcast.num);
  5454. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5455. peer->stats.tx.nawds_mcast.bytes);
  5456. DP_PRINT_STATS("Rate Info:");
  5457. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5458. DP_PRINT_STATS("SGI = "
  5459. " 0.8us %d"
  5460. " 0.4us %d"
  5461. " 1.6us %d"
  5462. " 3.2us %d",
  5463. peer->stats.tx.sgi_count[0],
  5464. peer->stats.tx.sgi_count[1],
  5465. peer->stats.tx.sgi_count[2],
  5466. peer->stats.tx.sgi_count[3]);
  5467. DP_PRINT_STATS("Excess Retries per AC ");
  5468. DP_PRINT_STATS(" Best effort = %d",
  5469. peer->stats.tx.excess_retries_per_ac[0]);
  5470. DP_PRINT_STATS(" Background= %d",
  5471. peer->stats.tx.excess_retries_per_ac[1]);
  5472. DP_PRINT_STATS(" Video = %d",
  5473. peer->stats.tx.excess_retries_per_ac[2]);
  5474. DP_PRINT_STATS(" Voice = %d",
  5475. peer->stats.tx.excess_retries_per_ac[3]);
  5476. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5477. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5478. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5479. index = 0;
  5480. for (i = 0; i < SS_COUNT; i++) {
  5481. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5482. " %d", peer->stats.tx.nss[i]);
  5483. }
  5484. DP_PRINT_STATS("NSS(1-8) = %s",
  5485. nss);
  5486. DP_PRINT_STATS("Aggregation:");
  5487. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5488. peer->stats.tx.amsdu_cnt);
  5489. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5490. peer->stats.tx.non_amsdu_cnt);
  5491. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5492. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5493. peer->stats.tx.tx_byte_rate);
  5494. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5495. peer->stats.tx.tx_data_rate);
  5496. DP_PRINT_STATS("Node Rx Stats:");
  5497. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5498. peer->stats.rx.to_stack.num);
  5499. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5500. peer->stats.rx.to_stack.bytes);
  5501. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5502. DP_PRINT_STATS("Ring Id = %d", i);
  5503. DP_PRINT_STATS(" Packets Received = %d",
  5504. peer->stats.rx.rcvd_reo[i].num);
  5505. DP_PRINT_STATS(" Bytes Received = %llu",
  5506. peer->stats.rx.rcvd_reo[i].bytes);
  5507. }
  5508. DP_PRINT_STATS("Multicast Packets Received = %d",
  5509. peer->stats.rx.multicast.num);
  5510. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5511. peer->stats.rx.multicast.bytes);
  5512. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5513. peer->stats.rx.bcast.num);
  5514. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5515. peer->stats.rx.bcast.bytes);
  5516. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5517. peer->stats.rx.intra_bss.pkts.num);
  5518. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5519. peer->stats.rx.intra_bss.pkts.bytes);
  5520. DP_PRINT_STATS("Raw Packets Received = %d",
  5521. peer->stats.rx.raw.num);
  5522. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5523. peer->stats.rx.raw.bytes);
  5524. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5525. peer->stats.rx.err.mic_err);
  5526. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5527. peer->stats.rx.err.decrypt_err);
  5528. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5529. peer->stats.rx.non_ampdu_cnt);
  5530. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5531. peer->stats.rx.ampdu_cnt);
  5532. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5533. peer->stats.rx.non_amsdu_cnt);
  5534. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5535. peer->stats.rx.amsdu_cnt);
  5536. DP_PRINT_STATS("NAWDS : ");
  5537. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5538. peer->stats.rx.nawds_mcast_drop);
  5539. DP_PRINT_STATS("SGI ="
  5540. " 0.8us %d"
  5541. " 0.4us %d"
  5542. " 1.6us %d"
  5543. " 3.2us %d",
  5544. peer->stats.rx.sgi_count[0],
  5545. peer->stats.rx.sgi_count[1],
  5546. peer->stats.rx.sgi_count[2],
  5547. peer->stats.rx.sgi_count[3]);
  5548. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5549. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5550. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5551. DP_PRINT_STATS("Reception Type ="
  5552. " SU %d,"
  5553. " MU_MIMO %d,"
  5554. " MU_OFDMA %d,"
  5555. " MU_OFDMA_MIMO %d",
  5556. peer->stats.rx.reception_type[0],
  5557. peer->stats.rx.reception_type[1],
  5558. peer->stats.rx.reception_type[2],
  5559. peer->stats.rx.reception_type[3]);
  5560. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  5561. index = 0;
  5562. for (i = 0; i < SS_COUNT; i++) {
  5563. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5564. " %d", peer->stats.rx.nss[i]);
  5565. }
  5566. DP_PRINT_STATS("NSS(1-8) = %s",
  5567. nss);
  5568. DP_PRINT_STATS("Aggregation:");
  5569. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5570. peer->stats.rx.ampdu_cnt);
  5571. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5572. peer->stats.rx.non_ampdu_cnt);
  5573. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5574. peer->stats.rx.amsdu_cnt);
  5575. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5576. peer->stats.rx.non_amsdu_cnt);
  5577. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  5578. DP_PRINT_STATS(" Bytes received in last sec: %d",
  5579. peer->stats.rx.rx_byte_rate);
  5580. DP_PRINT_STATS(" Data received in last sec: %d",
  5581. peer->stats.rx.rx_data_rate);
  5582. }
  5583. /*
  5584. * dp_get_host_peer_stats()- function to print peer stats
  5585. * @pdev_handle: DP_PDEV handle
  5586. * @mac_addr: mac address of the peer
  5587. *
  5588. * Return: void
  5589. */
  5590. static void
  5591. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5592. {
  5593. struct dp_peer *peer;
  5594. uint8_t local_id;
  5595. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5596. &local_id);
  5597. if (!peer) {
  5598. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5599. "%s: Invalid peer\n", __func__);
  5600. return;
  5601. }
  5602. dp_print_peer_stats(peer);
  5603. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5604. }
  5605. /**
  5606. * dp_print_host_stats()- Function to print the stats aggregated at host
  5607. * @vdev_handle: DP_VDEV handle
  5608. * @type: host stats type
  5609. *
  5610. * Available Stat types
  5611. * TXRX_CLEAR_STATS : Clear the stats
  5612. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  5613. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  5614. * TXRX_TX_HOST_STATS: Print Tx Stats
  5615. * TXRX_RX_HOST_STATS: Print Rx Stats
  5616. * TXRX_AST_STATS: Print AST Stats
  5617. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  5618. *
  5619. * Return: 0 on success, print error message in case of failure
  5620. */
  5621. static int
  5622. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  5623. struct cdp_txrx_stats_req *req)
  5624. {
  5625. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5626. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5627. enum cdp_host_txrx_stats type =
  5628. dp_stats_mapping_table[req->stats][STATS_HOST];
  5629. dp_aggregate_pdev_stats(pdev);
  5630. switch (type) {
  5631. case TXRX_CLEAR_STATS:
  5632. dp_txrx_host_stats_clr(vdev);
  5633. break;
  5634. case TXRX_RX_RATE_STATS:
  5635. dp_print_rx_rates(vdev);
  5636. break;
  5637. case TXRX_TX_RATE_STATS:
  5638. dp_print_tx_rates(vdev);
  5639. break;
  5640. case TXRX_TX_HOST_STATS:
  5641. dp_print_pdev_tx_stats(pdev);
  5642. dp_print_soc_tx_stats(pdev->soc);
  5643. break;
  5644. case TXRX_RX_HOST_STATS:
  5645. dp_print_pdev_rx_stats(pdev);
  5646. dp_print_soc_rx_stats(pdev->soc);
  5647. break;
  5648. case TXRX_AST_STATS:
  5649. dp_print_ast_stats(pdev->soc);
  5650. dp_print_peer_table(vdev);
  5651. break;
  5652. case TXRX_SRNG_PTR_STATS:
  5653. dp_print_ring_stats(pdev);
  5654. break;
  5655. case TXRX_RX_MON_STATS:
  5656. dp_print_pdev_rx_mon_stats(pdev);
  5657. break;
  5658. case TXRX_REO_QUEUE_STATS:
  5659. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  5660. break;
  5661. default:
  5662. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  5663. break;
  5664. }
  5665. return 0;
  5666. }
  5667. /*
  5668. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  5669. * @pdev: DP_PDEV handle
  5670. *
  5671. * Return: void
  5672. */
  5673. static void
  5674. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  5675. {
  5676. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  5677. int mac_id;
  5678. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  5679. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5680. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5681. pdev->pdev_id);
  5682. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5683. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5684. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5685. }
  5686. }
  5687. /*
  5688. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  5689. * @pdev: DP_PDEV handle
  5690. *
  5691. * Return: void
  5692. */
  5693. static void
  5694. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  5695. {
  5696. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  5697. int mac_id;
  5698. htt_tlv_filter.mpdu_start = 1;
  5699. htt_tlv_filter.msdu_start = 0;
  5700. htt_tlv_filter.packet = 0;
  5701. htt_tlv_filter.msdu_end = 0;
  5702. htt_tlv_filter.mpdu_end = 0;
  5703. htt_tlv_filter.attention = 0;
  5704. htt_tlv_filter.ppdu_start = 1;
  5705. htt_tlv_filter.ppdu_end = 1;
  5706. htt_tlv_filter.ppdu_end_user_stats = 1;
  5707. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  5708. htt_tlv_filter.ppdu_end_status_done = 1;
  5709. htt_tlv_filter.enable_fp = 1;
  5710. htt_tlv_filter.enable_md = 0;
  5711. if (pdev->neighbour_peers_added &&
  5712. pdev->soc->hw_nac_monitor_support) {
  5713. htt_tlv_filter.enable_md = 1;
  5714. htt_tlv_filter.packet_header = 1;
  5715. }
  5716. if (pdev->mcopy_mode) {
  5717. htt_tlv_filter.packet_header = 1;
  5718. htt_tlv_filter.enable_mo = 1;
  5719. }
  5720. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  5721. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  5722. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  5723. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  5724. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  5725. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  5726. if (pdev->neighbour_peers_added &&
  5727. pdev->soc->hw_nac_monitor_support)
  5728. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  5729. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  5730. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  5731. pdev->pdev_id);
  5732. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  5733. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  5734. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  5735. }
  5736. }
  5737. /*
  5738. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  5739. * modes are enabled or not.
  5740. * @dp_pdev: dp pdev handle.
  5741. *
  5742. * Return: bool
  5743. */
  5744. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  5745. {
  5746. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  5747. !pdev->mcopy_mode)
  5748. return true;
  5749. else
  5750. return false;
  5751. }
  5752. /*
  5753. *dp_set_bpr_enable() - API to enable/disable bpr feature
  5754. *@pdev_handle: DP_PDEV handle.
  5755. *@val: Provided value.
  5756. *
  5757. *Return: void
  5758. */
  5759. static void
  5760. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  5761. {
  5762. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5763. switch (val) {
  5764. case CDP_BPR_DISABLE:
  5765. pdev->bpr_enable = CDP_BPR_DISABLE;
  5766. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5767. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  5768. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5769. } else if (pdev->enhanced_stats_en &&
  5770. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5771. !pdev->pktlog_ppdu_stats) {
  5772. dp_h2t_cfg_stats_msg_send(pdev,
  5773. DP_PPDU_STATS_CFG_ENH_STATS,
  5774. pdev->pdev_id);
  5775. }
  5776. break;
  5777. case CDP_BPR_ENABLE:
  5778. pdev->bpr_enable = CDP_BPR_ENABLE;
  5779. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  5780. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  5781. dp_h2t_cfg_stats_msg_send(pdev,
  5782. DP_PPDU_STATS_CFG_BPR,
  5783. pdev->pdev_id);
  5784. } else if (pdev->enhanced_stats_en &&
  5785. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  5786. !pdev->pktlog_ppdu_stats) {
  5787. dp_h2t_cfg_stats_msg_send(pdev,
  5788. DP_PPDU_STATS_CFG_BPR_ENH,
  5789. pdev->pdev_id);
  5790. } else if (pdev->pktlog_ppdu_stats) {
  5791. dp_h2t_cfg_stats_msg_send(pdev,
  5792. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  5793. pdev->pdev_id);
  5794. }
  5795. break;
  5796. default:
  5797. break;
  5798. }
  5799. }
  5800. /*
  5801. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  5802. * @pdev_handle: DP_PDEV handle
  5803. * @val: user provided value
  5804. *
  5805. * Return: void
  5806. */
  5807. static void
  5808. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  5809. {
  5810. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5811. switch (val) {
  5812. case 0:
  5813. pdev->tx_sniffer_enable = 0;
  5814. pdev->mcopy_mode = 0;
  5815. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  5816. !pdev->bpr_enable) {
  5817. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5818. dp_ppdu_ring_reset(pdev);
  5819. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  5820. dp_h2t_cfg_stats_msg_send(pdev,
  5821. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5822. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  5823. dp_h2t_cfg_stats_msg_send(pdev,
  5824. DP_PPDU_STATS_CFG_BPR_ENH,
  5825. pdev->pdev_id);
  5826. } else {
  5827. dp_h2t_cfg_stats_msg_send(pdev,
  5828. DP_PPDU_STATS_CFG_BPR,
  5829. pdev->pdev_id);
  5830. }
  5831. break;
  5832. case 1:
  5833. pdev->tx_sniffer_enable = 1;
  5834. pdev->mcopy_mode = 0;
  5835. if (!pdev->pktlog_ppdu_stats)
  5836. dp_h2t_cfg_stats_msg_send(pdev,
  5837. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5838. break;
  5839. case 2:
  5840. pdev->mcopy_mode = 1;
  5841. pdev->tx_sniffer_enable = 0;
  5842. dp_ppdu_ring_cfg(pdev);
  5843. if (!pdev->pktlog_ppdu_stats)
  5844. dp_h2t_cfg_stats_msg_send(pdev,
  5845. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  5846. break;
  5847. default:
  5848. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5849. "Invalid value");
  5850. break;
  5851. }
  5852. }
  5853. /*
  5854. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  5855. * @pdev_handle: DP_PDEV handle
  5856. *
  5857. * Return: void
  5858. */
  5859. static void
  5860. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5861. {
  5862. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5863. if (pdev->enhanced_stats_en == 0)
  5864. dp_cal_client_timer_start(pdev->cal_client_ctx);
  5865. pdev->enhanced_stats_en = 1;
  5866. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added)
  5867. dp_ppdu_ring_cfg(pdev);
  5868. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5869. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  5870. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5871. dp_h2t_cfg_stats_msg_send(pdev,
  5872. DP_PPDU_STATS_CFG_BPR_ENH,
  5873. pdev->pdev_id);
  5874. }
  5875. }
  5876. /*
  5877. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  5878. * @pdev_handle: DP_PDEV handle
  5879. *
  5880. * Return: void
  5881. */
  5882. static void
  5883. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  5884. {
  5885. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5886. if (pdev->enhanced_stats_en == 1)
  5887. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  5888. pdev->enhanced_stats_en = 0;
  5889. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  5890. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  5891. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  5892. dp_h2t_cfg_stats_msg_send(pdev,
  5893. DP_PPDU_STATS_CFG_BPR,
  5894. pdev->pdev_id);
  5895. }
  5896. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added)
  5897. dp_ppdu_ring_reset(pdev);
  5898. }
  5899. /*
  5900. * dp_get_fw_peer_stats()- function to print peer stats
  5901. * @pdev_handle: DP_PDEV handle
  5902. * @mac_addr: mac address of the peer
  5903. * @cap: Type of htt stats requested
  5904. *
  5905. * Currently Supporting only MAC ID based requests Only
  5906. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  5907. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  5908. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  5909. *
  5910. * Return: void
  5911. */
  5912. static void
  5913. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  5914. uint32_t cap)
  5915. {
  5916. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5917. int i;
  5918. uint32_t config_param0 = 0;
  5919. uint32_t config_param1 = 0;
  5920. uint32_t config_param2 = 0;
  5921. uint32_t config_param3 = 0;
  5922. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  5923. config_param0 |= (1 << (cap + 1));
  5924. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  5925. config_param1 |= (1 << i);
  5926. }
  5927. config_param2 |= (mac_addr[0] & 0x000000ff);
  5928. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  5929. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  5930. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  5931. config_param3 |= (mac_addr[4] & 0x000000ff);
  5932. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  5933. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  5934. config_param0, config_param1, config_param2,
  5935. config_param3, 0, 0, 0);
  5936. }
  5937. /* This struct definition will be removed from here
  5938. * once it get added in FW headers*/
  5939. struct httstats_cmd_req {
  5940. uint32_t config_param0;
  5941. uint32_t config_param1;
  5942. uint32_t config_param2;
  5943. uint32_t config_param3;
  5944. int cookie;
  5945. u_int8_t stats_id;
  5946. };
  5947. /*
  5948. * dp_get_htt_stats: function to process the httstas request
  5949. * @pdev_handle: DP pdev handle
  5950. * @data: pointer to request data
  5951. * @data_len: length for request data
  5952. *
  5953. * return: void
  5954. */
  5955. static void
  5956. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  5957. {
  5958. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5959. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  5960. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  5961. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  5962. req->config_param0, req->config_param1,
  5963. req->config_param2, req->config_param3,
  5964. req->cookie, 0, 0);
  5965. }
  5966. /*
  5967. * dp_set_pdev_param: function to set parameters in pdev
  5968. * @pdev_handle: DP pdev handle
  5969. * @param: parameter type to be set
  5970. * @val: value of parameter to be set
  5971. *
  5972. * return: void
  5973. */
  5974. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  5975. enum cdp_pdev_param_type param, uint8_t val)
  5976. {
  5977. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5978. switch (param) {
  5979. case CDP_CONFIG_DEBUG_SNIFFER:
  5980. dp_config_debug_sniffer(pdev_handle, val);
  5981. break;
  5982. case CDP_CONFIG_BPR_ENABLE:
  5983. dp_set_bpr_enable(pdev_handle, val);
  5984. break;
  5985. case CDP_CONFIG_PRIMARY_RADIO:
  5986. pdev->is_primary = val;
  5987. break;
  5988. default:
  5989. break;
  5990. }
  5991. }
  5992. /*
  5993. * dp_set_vdev_param: function to set parameters in vdev
  5994. * @param: parameter type to be set
  5995. * @val: value of parameter to be set
  5996. *
  5997. * return: void
  5998. */
  5999. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6000. enum cdp_vdev_param_type param, uint32_t val)
  6001. {
  6002. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6003. switch (param) {
  6004. case CDP_ENABLE_WDS:
  6005. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6006. "wds_enable %d for vdev(%p) id(%d)\n",
  6007. val, vdev, vdev->vdev_id);
  6008. vdev->wds_enabled = val;
  6009. break;
  6010. case CDP_ENABLE_NAWDS:
  6011. vdev->nawds_enabled = val;
  6012. break;
  6013. case CDP_ENABLE_MCAST_EN:
  6014. vdev->mcast_enhancement_en = val;
  6015. break;
  6016. case CDP_ENABLE_PROXYSTA:
  6017. vdev->proxysta_vdev = val;
  6018. break;
  6019. case CDP_UPDATE_TDLS_FLAGS:
  6020. vdev->tdls_link_connected = val;
  6021. break;
  6022. case CDP_CFG_WDS_AGING_TIMER:
  6023. if (val == 0)
  6024. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  6025. else if (val != vdev->wds_aging_timer_val)
  6026. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  6027. vdev->wds_aging_timer_val = val;
  6028. break;
  6029. case CDP_ENABLE_AP_BRIDGE:
  6030. if (wlan_op_mode_sta != vdev->opmode)
  6031. vdev->ap_bridge_enabled = val;
  6032. else
  6033. vdev->ap_bridge_enabled = false;
  6034. break;
  6035. case CDP_ENABLE_CIPHER:
  6036. vdev->sec_type = val;
  6037. break;
  6038. case CDP_ENABLE_QWRAP_ISOLATION:
  6039. vdev->isolation_vdev = val;
  6040. break;
  6041. default:
  6042. break;
  6043. }
  6044. dp_tx_vdev_update_search_flags(vdev);
  6045. }
  6046. /**
  6047. * dp_peer_set_nawds: set nawds bit in peer
  6048. * @peer_handle: pointer to peer
  6049. * @value: enable/disable nawds
  6050. *
  6051. * return: void
  6052. */
  6053. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6054. {
  6055. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6056. peer->nawds_enabled = value;
  6057. }
  6058. /*
  6059. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6060. * @vdev_handle: DP_VDEV handle
  6061. * @map_id:ID of map that needs to be updated
  6062. *
  6063. * Return: void
  6064. */
  6065. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6066. uint8_t map_id)
  6067. {
  6068. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6069. vdev->dscp_tid_map_id = map_id;
  6070. return;
  6071. }
  6072. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6073. * @peer_handle: DP_PEER handle
  6074. *
  6075. * return : cdp_peer_stats pointer
  6076. */
  6077. static struct cdp_peer_stats*
  6078. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6079. {
  6080. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6081. qdf_assert(peer);
  6082. return &peer->stats;
  6083. }
  6084. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6085. * @peer_handle: DP_PEER handle
  6086. *
  6087. * return : void
  6088. */
  6089. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6090. {
  6091. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6092. qdf_assert(peer);
  6093. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6094. }
  6095. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6096. * @vdev_handle: DP_VDEV handle
  6097. * @buf: buffer for vdev stats
  6098. *
  6099. * return : int
  6100. */
  6101. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6102. bool is_aggregate)
  6103. {
  6104. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6105. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6106. if (is_aggregate)
  6107. dp_aggregate_vdev_stats(vdev, buf);
  6108. else
  6109. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6110. return 0;
  6111. }
  6112. /*
  6113. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6114. * @pdev_handle: DP_PDEV handle
  6115. * @buf: to hold pdev_stats
  6116. *
  6117. * Return: int
  6118. */
  6119. static int
  6120. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6121. {
  6122. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6123. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6124. struct cdp_txrx_stats_req req = {0,};
  6125. dp_aggregate_pdev_stats(pdev);
  6126. req.stats = HTT_DBG_EXT_STATS_PDEV_TX;
  6127. req.cookie_val = 1;
  6128. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6129. req.param1, req.param2, req.param3, 0,
  6130. req.cookie_val, 0);
  6131. msleep(DP_MAX_SLEEP_TIME);
  6132. req.stats = HTT_DBG_EXT_STATS_PDEV_RX;
  6133. req.cookie_val = 1;
  6134. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6135. req.param1, req.param2, req.param3, 0,
  6136. req.cookie_val, 0);
  6137. msleep(DP_MAX_SLEEP_TIME);
  6138. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6139. return TXRX_STATS_LEVEL;
  6140. }
  6141. /**
  6142. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6143. * @pdev: DP_PDEV handle
  6144. * @map_id: ID of map that needs to be updated
  6145. * @tos: index value in map
  6146. * @tid: tid value passed by the user
  6147. *
  6148. * Return: void
  6149. */
  6150. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6151. uint8_t map_id, uint8_t tos, uint8_t tid)
  6152. {
  6153. uint8_t dscp;
  6154. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6155. struct dp_soc *soc = pdev->soc;
  6156. if (!soc)
  6157. return;
  6158. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6159. pdev->dscp_tid_map[map_id][dscp] = tid;
  6160. if (map_id < soc->num_hw_dscp_tid_map)
  6161. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  6162. map_id, dscp);
  6163. return;
  6164. }
  6165. /**
  6166. * dp_fw_stats_process(): Process TxRX FW stats request
  6167. * @vdev_handle: DP VDEV handle
  6168. * @req: stats request
  6169. *
  6170. * return: int
  6171. */
  6172. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  6173. struct cdp_txrx_stats_req *req)
  6174. {
  6175. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6176. struct dp_pdev *pdev = NULL;
  6177. uint32_t stats = req->stats;
  6178. uint8_t mac_id = req->mac_id;
  6179. if (!vdev) {
  6180. DP_TRACE(NONE, "VDEV not found");
  6181. return 1;
  6182. }
  6183. pdev = vdev->pdev;
  6184. /*
  6185. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  6186. * from param0 to param3 according to below rule:
  6187. *
  6188. * PARAM:
  6189. * - config_param0 : start_offset (stats type)
  6190. * - config_param1 : stats bmask from start offset
  6191. * - config_param2 : stats bmask from start offset + 32
  6192. * - config_param3 : stats bmask from start offset + 64
  6193. */
  6194. if (req->stats == CDP_TXRX_STATS_0) {
  6195. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  6196. req->param1 = 0xFFFFFFFF;
  6197. req->param2 = 0xFFFFFFFF;
  6198. req->param3 = 0xFFFFFFFF;
  6199. }
  6200. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  6201. req->param1, req->param2, req->param3,
  6202. 0, 0, mac_id);
  6203. }
  6204. /**
  6205. * dp_txrx_stats_request - function to map to firmware and host stats
  6206. * @vdev: virtual handle
  6207. * @req: stats request
  6208. *
  6209. * Return: QDF_STATUS
  6210. */
  6211. static
  6212. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  6213. struct cdp_txrx_stats_req *req)
  6214. {
  6215. int host_stats;
  6216. int fw_stats;
  6217. enum cdp_stats stats;
  6218. int num_stats;
  6219. if (!vdev || !req) {
  6220. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6221. "Invalid vdev/req instance");
  6222. return QDF_STATUS_E_INVAL;
  6223. }
  6224. stats = req->stats;
  6225. if (stats >= CDP_TXRX_MAX_STATS)
  6226. return QDF_STATUS_E_INVAL;
  6227. /*
  6228. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  6229. * has to be updated if new FW HTT stats added
  6230. */
  6231. if (stats > CDP_TXRX_STATS_HTT_MAX)
  6232. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  6233. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  6234. if (stats >= num_stats) {
  6235. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6236. "%s: Invalid stats option: %d", __func__, stats);
  6237. return QDF_STATUS_E_INVAL;
  6238. }
  6239. req->stats = stats;
  6240. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  6241. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  6242. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6243. "stats: %u fw_stats_type: %d host_stats: %d",
  6244. stats, fw_stats, host_stats);
  6245. if (fw_stats != TXRX_FW_STATS_INVALID) {
  6246. /* update request with FW stats type */
  6247. req->stats = fw_stats;
  6248. return dp_fw_stats_process(vdev, req);
  6249. }
  6250. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  6251. (host_stats <= TXRX_HOST_STATS_MAX))
  6252. return dp_print_host_stats(vdev, req);
  6253. else
  6254. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6255. "Wrong Input for TxRx Stats");
  6256. return QDF_STATUS_SUCCESS;
  6257. }
  6258. /*
  6259. * dp_print_napi_stats(): NAPI stats
  6260. * @soc - soc handle
  6261. */
  6262. static void dp_print_napi_stats(struct dp_soc *soc)
  6263. {
  6264. hif_print_napi_stats(soc->hif_handle);
  6265. }
  6266. /*
  6267. * dp_print_per_ring_stats(): Packet count per ring
  6268. * @soc - soc handle
  6269. */
  6270. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6271. {
  6272. uint8_t ring;
  6273. uint16_t core;
  6274. uint64_t total_packets;
  6275. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  6276. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6277. total_packets = 0;
  6278. DP_TRACE_STATS(INFO_HIGH,
  6279. "Packets on ring %u:", ring);
  6280. for (core = 0; core < NR_CPUS; core++) {
  6281. DP_TRACE_STATS(INFO_HIGH,
  6282. "Packets arriving on core %u: %llu",
  6283. core,
  6284. soc->stats.rx.ring_packets[core][ring]);
  6285. total_packets += soc->stats.rx.ring_packets[core][ring];
  6286. }
  6287. DP_TRACE_STATS(INFO_HIGH,
  6288. "Total packets on ring %u: %llu",
  6289. ring, total_packets);
  6290. }
  6291. }
  6292. /*
  6293. * dp_txrx_path_stats() - Function to display dump stats
  6294. * @soc - soc handle
  6295. *
  6296. * return: none
  6297. */
  6298. static void dp_txrx_path_stats(struct dp_soc *soc)
  6299. {
  6300. uint8_t error_code;
  6301. uint8_t loop_pdev;
  6302. struct dp_pdev *pdev;
  6303. uint8_t i;
  6304. if (!soc) {
  6305. DP_TRACE(ERROR, "%s: Invalid access",
  6306. __func__);
  6307. return;
  6308. }
  6309. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6310. pdev = soc->pdev_list[loop_pdev];
  6311. dp_aggregate_pdev_stats(pdev);
  6312. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  6313. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  6314. pdev->stats.tx_i.rcvd.num,
  6315. pdev->stats.tx_i.rcvd.bytes);
  6316. DP_TRACE_STATS(INFO_HIGH,
  6317. "processed from host: %u msdus (%llu bytes)",
  6318. pdev->stats.tx_i.processed.num,
  6319. pdev->stats.tx_i.processed.bytes);
  6320. DP_TRACE_STATS(INFO_HIGH,
  6321. "successfully transmitted: %u msdus (%llu bytes)",
  6322. pdev->stats.tx.tx_success.num,
  6323. pdev->stats.tx.tx_success.bytes);
  6324. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  6325. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  6326. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6327. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  6328. pdev->stats.tx_i.dropped.desc_na.num);
  6329. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  6330. pdev->stats.tx_i.dropped.ring_full);
  6331. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  6332. pdev->stats.tx_i.dropped.enqueue_fail);
  6333. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  6334. pdev->stats.tx_i.dropped.dma_error);
  6335. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  6336. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  6337. pdev->stats.tx.tx_failed);
  6338. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  6339. pdev->stats.tx.dropped.age_out);
  6340. DP_TRACE_STATS(INFO_HIGH, "firmware removed: %u",
  6341. pdev->stats.tx.dropped.fw_rem);
  6342. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  6343. pdev->stats.tx.dropped.fw_rem_tx);
  6344. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  6345. pdev->stats.tx.dropped.fw_rem_notx);
  6346. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  6347. pdev->soc->stats.tx.tx_invalid_peer.num);
  6348. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  6349. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6350. pdev->stats.tx_comp_histogram.pkts_1);
  6351. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6352. pdev->stats.tx_comp_histogram.pkts_2_20);
  6353. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6354. pdev->stats.tx_comp_histogram.pkts_21_40);
  6355. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6356. pdev->stats.tx_comp_histogram.pkts_41_60);
  6357. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6358. pdev->stats.tx_comp_histogram.pkts_61_80);
  6359. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6360. pdev->stats.tx_comp_histogram.pkts_81_100);
  6361. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6362. pdev->stats.tx_comp_histogram.pkts_101_200);
  6363. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6364. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6365. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  6366. DP_TRACE_STATS(INFO_HIGH,
  6367. "delivered %u msdus ( %llu bytes),",
  6368. pdev->stats.rx.to_stack.num,
  6369. pdev->stats.rx.to_stack.bytes);
  6370. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6371. DP_TRACE_STATS(INFO_HIGH,
  6372. "received on reo[%d] %u msdus( %llu bytes),",
  6373. i, pdev->stats.rx.rcvd_reo[i].num,
  6374. pdev->stats.rx.rcvd_reo[i].bytes);
  6375. DP_TRACE_STATS(INFO_HIGH,
  6376. "intra-bss packets %u msdus ( %llu bytes),",
  6377. pdev->stats.rx.intra_bss.pkts.num,
  6378. pdev->stats.rx.intra_bss.pkts.bytes);
  6379. DP_TRACE_STATS(INFO_HIGH,
  6380. "intra-bss fails %u msdus ( %llu bytes),",
  6381. pdev->stats.rx.intra_bss.fail.num,
  6382. pdev->stats.rx.intra_bss.fail.bytes);
  6383. DP_TRACE_STATS(INFO_HIGH,
  6384. "raw packets %u msdus ( %llu bytes),",
  6385. pdev->stats.rx.raw.num,
  6386. pdev->stats.rx.raw.bytes);
  6387. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  6388. pdev->stats.rx.err.mic_err);
  6389. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  6390. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6391. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  6392. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  6393. pdev->soc->stats.rx.err.invalid_rbm);
  6394. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  6395. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6396. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6397. error_code++) {
  6398. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6399. continue;
  6400. DP_TRACE_STATS(INFO_HIGH,
  6401. "Reo error number (%u): %u msdus",
  6402. error_code,
  6403. pdev->soc->stats.rx.err
  6404. .reo_error[error_code]);
  6405. }
  6406. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6407. error_code++) {
  6408. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6409. continue;
  6410. DP_TRACE_STATS(INFO_HIGH,
  6411. "Rxdma error number (%u): %u msdus",
  6412. error_code,
  6413. pdev->soc->stats.rx.err
  6414. .rxdma_error[error_code]);
  6415. }
  6416. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  6417. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6418. pdev->stats.rx_ind_histogram.pkts_1);
  6419. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6420. pdev->stats.rx_ind_histogram.pkts_2_20);
  6421. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6422. pdev->stats.rx_ind_histogram.pkts_21_40);
  6423. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6424. pdev->stats.rx_ind_histogram.pkts_41_60);
  6425. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6426. pdev->stats.rx_ind_histogram.pkts_61_80);
  6427. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6428. pdev->stats.rx_ind_histogram.pkts_81_100);
  6429. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6430. pdev->stats.rx_ind_histogram.pkts_101_200);
  6431. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6432. pdev->stats.rx_ind_histogram.pkts_201_plus);
  6433. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  6434. __func__,
  6435. pdev->soc->wlan_cfg_ctx
  6436. ->tso_enabled,
  6437. pdev->soc->wlan_cfg_ctx
  6438. ->lro_enabled,
  6439. pdev->soc->wlan_cfg_ctx
  6440. ->rx_hash,
  6441. pdev->soc->wlan_cfg_ctx
  6442. ->napi_enabled);
  6443. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6444. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  6445. __func__,
  6446. pdev->soc->wlan_cfg_ctx
  6447. ->tx_flow_stop_queue_threshold,
  6448. pdev->soc->wlan_cfg_ctx
  6449. ->tx_flow_start_queue_offset);
  6450. #endif
  6451. }
  6452. }
  6453. /*
  6454. * dp_txrx_dump_stats() - Dump statistics
  6455. * @value - Statistics option
  6456. */
  6457. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  6458. enum qdf_stats_verbosity_level level)
  6459. {
  6460. struct dp_soc *soc =
  6461. (struct dp_soc *)psoc;
  6462. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6463. if (!soc) {
  6464. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6465. "%s: soc is NULL", __func__);
  6466. return QDF_STATUS_E_INVAL;
  6467. }
  6468. switch (value) {
  6469. case CDP_TXRX_PATH_STATS:
  6470. dp_txrx_path_stats(soc);
  6471. break;
  6472. case CDP_RX_RING_STATS:
  6473. dp_print_per_ring_stats(soc);
  6474. break;
  6475. case CDP_TXRX_TSO_STATS:
  6476. /* TODO: NOT IMPLEMENTED */
  6477. break;
  6478. case CDP_DUMP_TX_FLOW_POOL_INFO:
  6479. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  6480. break;
  6481. case CDP_DP_NAPI_STATS:
  6482. dp_print_napi_stats(soc);
  6483. break;
  6484. case CDP_TXRX_DESC_STATS:
  6485. /* TODO: NOT IMPLEMENTED */
  6486. break;
  6487. default:
  6488. status = QDF_STATUS_E_INVAL;
  6489. break;
  6490. }
  6491. return status;
  6492. }
  6493. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6494. /**
  6495. * dp_update_flow_control_parameters() - API to store datapath
  6496. * config parameters
  6497. * @soc: soc handle
  6498. * @cfg: ini parameter handle
  6499. *
  6500. * Return: void
  6501. */
  6502. static inline
  6503. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6504. struct cdp_config_params *params)
  6505. {
  6506. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  6507. params->tx_flow_stop_queue_threshold;
  6508. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  6509. params->tx_flow_start_queue_offset;
  6510. }
  6511. #else
  6512. static inline
  6513. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6514. struct cdp_config_params *params)
  6515. {
  6516. }
  6517. #endif
  6518. /**
  6519. * dp_update_config_parameters() - API to store datapath
  6520. * config parameters
  6521. * @soc: soc handle
  6522. * @cfg: ini parameter handle
  6523. *
  6524. * Return: status
  6525. */
  6526. static
  6527. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  6528. struct cdp_config_params *params)
  6529. {
  6530. struct dp_soc *soc = (struct dp_soc *)psoc;
  6531. if (!(soc)) {
  6532. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6533. "%s: Invalid handle", __func__);
  6534. return QDF_STATUS_E_INVAL;
  6535. }
  6536. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  6537. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  6538. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  6539. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  6540. params->tcp_udp_checksumoffload;
  6541. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  6542. dp_update_flow_control_parameters(soc, params);
  6543. return QDF_STATUS_SUCCESS;
  6544. }
  6545. /**
  6546. * dp_txrx_set_wds_rx_policy() - API to store datapath
  6547. * config parameters
  6548. * @vdev_handle - datapath vdev handle
  6549. * @cfg: ini parameter handle
  6550. *
  6551. * Return: status
  6552. */
  6553. #ifdef WDS_VENDOR_EXTENSION
  6554. void
  6555. dp_txrx_set_wds_rx_policy(
  6556. struct cdp_vdev *vdev_handle,
  6557. u_int32_t val)
  6558. {
  6559. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6560. struct dp_peer *peer;
  6561. if (vdev->opmode == wlan_op_mode_ap) {
  6562. /* for ap, set it on bss_peer */
  6563. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6564. if (peer->bss_peer) {
  6565. peer->wds_ecm.wds_rx_filter = 1;
  6566. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6567. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6568. break;
  6569. }
  6570. }
  6571. } else if (vdev->opmode == wlan_op_mode_sta) {
  6572. peer = TAILQ_FIRST(&vdev->peer_list);
  6573. peer->wds_ecm.wds_rx_filter = 1;
  6574. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6575. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6576. }
  6577. }
  6578. /**
  6579. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  6580. *
  6581. * @peer_handle - datapath peer handle
  6582. * @wds_tx_ucast: policy for unicast transmission
  6583. * @wds_tx_mcast: policy for multicast transmission
  6584. *
  6585. * Return: void
  6586. */
  6587. void
  6588. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  6589. int wds_tx_ucast, int wds_tx_mcast)
  6590. {
  6591. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6592. if (wds_tx_ucast || wds_tx_mcast) {
  6593. peer->wds_enabled = 1;
  6594. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  6595. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  6596. } else {
  6597. peer->wds_enabled = 0;
  6598. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  6599. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  6600. }
  6601. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6602. FL("Policy Update set to :\
  6603. peer->wds_enabled %d\
  6604. peer->wds_ecm.wds_tx_ucast_4addr %d\
  6605. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  6606. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  6607. peer->wds_ecm.wds_tx_mcast_4addr);
  6608. return;
  6609. }
  6610. #endif
  6611. static struct cdp_wds_ops dp_ops_wds = {
  6612. .vdev_set_wds = dp_vdev_set_wds,
  6613. #ifdef WDS_VENDOR_EXTENSION
  6614. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  6615. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  6616. #endif
  6617. };
  6618. /*
  6619. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  6620. * @vdev_handle - datapath vdev handle
  6621. * @callback - callback function
  6622. * @ctxt: callback context
  6623. *
  6624. */
  6625. static void
  6626. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  6627. ol_txrx_data_tx_cb callback, void *ctxt)
  6628. {
  6629. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6630. vdev->tx_non_std_data_callback.func = callback;
  6631. vdev->tx_non_std_data_callback.ctxt = ctxt;
  6632. }
  6633. /**
  6634. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  6635. * @pdev_hdl: datapath pdev handle
  6636. *
  6637. * Return: opaque pointer to dp txrx handle
  6638. */
  6639. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  6640. {
  6641. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6642. return pdev->dp_txrx_handle;
  6643. }
  6644. /**
  6645. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  6646. * @pdev_hdl: datapath pdev handle
  6647. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  6648. *
  6649. * Return: void
  6650. */
  6651. static void
  6652. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  6653. {
  6654. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  6655. pdev->dp_txrx_handle = dp_txrx_hdl;
  6656. }
  6657. /**
  6658. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  6659. * @soc_handle: datapath soc handle
  6660. *
  6661. * Return: opaque pointer to external dp (non-core DP)
  6662. */
  6663. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  6664. {
  6665. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6666. return soc->external_txrx_handle;
  6667. }
  6668. /**
  6669. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  6670. * @soc_handle: datapath soc handle
  6671. * @txrx_handle: opaque pointer to external dp (non-core DP)
  6672. *
  6673. * Return: void
  6674. */
  6675. static void
  6676. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  6677. {
  6678. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  6679. soc->external_txrx_handle = txrx_handle;
  6680. }
  6681. #ifdef FEATURE_AST
  6682. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  6683. {
  6684. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  6685. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  6686. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6687. /*
  6688. * For BSS peer, new peer is not created on alloc_node if the
  6689. * peer with same address already exists , instead refcnt is
  6690. * increased for existing peer. Correspondingly in delete path,
  6691. * only refcnt is decreased; and peer is only deleted , when all
  6692. * references are deleted. So delete_in_progress should not be set
  6693. * for bss_peer, unless only 2 reference remains (peer map reference
  6694. * and peer hash table reference).
  6695. */
  6696. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  6697. return;
  6698. }
  6699. peer->delete_in_progress = true;
  6700. dp_peer_delete_ast_entries(soc, peer);
  6701. }
  6702. #endif
  6703. #ifdef ATH_SUPPORT_NAC_RSSI
  6704. /**
  6705. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  6706. * @vdev_hdl: DP vdev handle
  6707. * @rssi: rssi value
  6708. *
  6709. * Return: 0 for success. nonzero for failure.
  6710. */
  6711. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  6712. char *mac_addr,
  6713. uint8_t *rssi)
  6714. {
  6715. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  6716. struct dp_pdev *pdev = vdev->pdev;
  6717. struct dp_neighbour_peer *peer = NULL;
  6718. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  6719. *rssi = 0;
  6720. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  6721. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  6722. neighbour_peer_list_elem) {
  6723. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  6724. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  6725. *rssi = peer->rssi;
  6726. status = QDF_STATUS_SUCCESS;
  6727. break;
  6728. }
  6729. }
  6730. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  6731. return status;
  6732. }
  6733. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  6734. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  6735. uint8_t chan_num)
  6736. {
  6737. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6738. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  6739. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  6740. pdev->nac_rssi_filtering = 1;
  6741. /* Store address of NAC (neighbour peer) which will be checked
  6742. * against TA of received packets.
  6743. */
  6744. if (cmd == CDP_NAC_PARAM_ADD) {
  6745. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  6746. client_macaddr);
  6747. } else if (cmd == CDP_NAC_PARAM_DEL) {
  6748. dp_update_filter_neighbour_peers(vdev_handle,
  6749. DP_NAC_PARAM_DEL,
  6750. client_macaddr);
  6751. }
  6752. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  6753. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  6754. ((void *)vdev->pdev->ctrl_pdev,
  6755. vdev->vdev_id, cmd, bssid);
  6756. return QDF_STATUS_SUCCESS;
  6757. }
  6758. #endif
  6759. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  6760. uint32_t max_peers,
  6761. bool peer_map_unmap_v2)
  6762. {
  6763. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  6764. soc->max_peers = max_peers;
  6765. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  6766. if (dp_peer_find_attach(soc))
  6767. return QDF_STATUS_E_FAILURE;
  6768. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  6769. return QDF_STATUS_SUCCESS;
  6770. }
  6771. /**
  6772. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  6773. * @dp_pdev: dp pdev handle
  6774. * @ctrl_pdev: UMAC ctrl pdev handle
  6775. *
  6776. * Return: void
  6777. */
  6778. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  6779. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  6780. {
  6781. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  6782. pdev->ctrl_pdev = ctrl_pdev;
  6783. }
  6784. static struct cdp_cmn_ops dp_ops_cmn = {
  6785. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  6786. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  6787. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  6788. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  6789. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  6790. .txrx_peer_create = dp_peer_create_wifi3,
  6791. .txrx_peer_setup = dp_peer_setup_wifi3,
  6792. #ifdef FEATURE_AST
  6793. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  6794. #else
  6795. .txrx_peer_teardown = NULL,
  6796. #endif
  6797. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  6798. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  6799. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  6800. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  6801. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  6802. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  6803. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  6804. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  6805. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  6806. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  6807. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  6808. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  6809. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  6810. #endif
  6811. .txrx_peer_delete = dp_peer_delete_wifi3,
  6812. .txrx_vdev_register = dp_vdev_register_wifi3,
  6813. .txrx_soc_detach = dp_soc_detach_wifi3,
  6814. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  6815. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  6816. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  6817. .txrx_ath_getstats = dp_get_device_stats,
  6818. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  6819. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  6820. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  6821. .delba_process = dp_delba_process_wifi3,
  6822. .set_addba_response = dp_set_addba_response,
  6823. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  6824. .flush_cache_rx_queue = NULL,
  6825. /* TODO: get API's for dscp-tid need to be added*/
  6826. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  6827. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  6828. .txrx_stats_request = dp_txrx_stats_request,
  6829. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  6830. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  6831. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  6832. .txrx_set_nac = dp_set_nac,
  6833. .txrx_get_tx_pending = dp_get_tx_pending,
  6834. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  6835. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  6836. .display_stats = dp_txrx_dump_stats,
  6837. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  6838. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  6839. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  6840. .txrx_intr_detach = dp_soc_interrupt_detach,
  6841. .set_pn_check = dp_set_pn_check_wifi3,
  6842. .update_config_parameters = dp_update_config_parameters,
  6843. /* TODO: Add other functions */
  6844. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  6845. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  6846. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  6847. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  6848. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  6849. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  6850. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  6851. .tx_send = dp_tx_send,
  6852. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  6853. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  6854. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  6855. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  6856. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  6857. .txrx_get_os_rx_handles_from_vdev =
  6858. dp_get_os_rx_handles_from_vdev_wifi3,
  6859. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  6860. };
  6861. static struct cdp_ctrl_ops dp_ops_ctrl = {
  6862. .txrx_peer_authorize = dp_peer_authorize,
  6863. #ifdef QCA_SUPPORT_SON
  6864. .txrx_set_inact_params = dp_set_inact_params,
  6865. .txrx_start_inact_timer = dp_start_inact_timer,
  6866. .txrx_set_overload = dp_set_overload,
  6867. .txrx_peer_is_inact = dp_peer_is_inact,
  6868. .txrx_mark_peer_inact = dp_mark_peer_inact,
  6869. #endif
  6870. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  6871. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  6872. #ifdef MESH_MODE_SUPPORT
  6873. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  6874. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  6875. #endif
  6876. .txrx_set_vdev_param = dp_set_vdev_param,
  6877. .txrx_peer_set_nawds = dp_peer_set_nawds,
  6878. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  6879. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  6880. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  6881. .txrx_update_filter_neighbour_peers =
  6882. dp_update_filter_neighbour_peers,
  6883. .txrx_get_sec_type = dp_get_sec_type,
  6884. /* TODO: Add other functions */
  6885. .txrx_wdi_event_sub = dp_wdi_event_sub,
  6886. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  6887. #ifdef WDI_EVENT_ENABLE
  6888. .txrx_get_pldev = dp_get_pldev,
  6889. #endif
  6890. .txrx_set_pdev_param = dp_set_pdev_param,
  6891. #ifdef ATH_SUPPORT_NAC_RSSI
  6892. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  6893. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  6894. #endif
  6895. .set_key = dp_set_michael_key,
  6896. };
  6897. static struct cdp_me_ops dp_ops_me = {
  6898. #ifdef ATH_SUPPORT_IQUE
  6899. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  6900. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  6901. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  6902. #endif
  6903. };
  6904. static struct cdp_mon_ops dp_ops_mon = {
  6905. .txrx_monitor_set_filter_ucast_data = NULL,
  6906. .txrx_monitor_set_filter_mcast_data = NULL,
  6907. .txrx_monitor_set_filter_non_data = NULL,
  6908. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  6909. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  6910. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  6911. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  6912. /* Added support for HK advance filter */
  6913. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  6914. };
  6915. static struct cdp_host_stats_ops dp_ops_host_stats = {
  6916. .txrx_per_peer_stats = dp_get_host_peer_stats,
  6917. .get_fw_peer_stats = dp_get_fw_peer_stats,
  6918. .get_htt_stats = dp_get_htt_stats,
  6919. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  6920. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  6921. .txrx_stats_publish = dp_txrx_stats_publish,
  6922. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  6923. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  6924. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  6925. /* TODO */
  6926. };
  6927. static struct cdp_raw_ops dp_ops_raw = {
  6928. /* TODO */
  6929. };
  6930. #ifdef CONFIG_WIN
  6931. static struct cdp_pflow_ops dp_ops_pflow = {
  6932. /* TODO */
  6933. };
  6934. #endif /* CONFIG_WIN */
  6935. #ifdef FEATURE_RUNTIME_PM
  6936. /**
  6937. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  6938. * @opaque_pdev: DP pdev context
  6939. *
  6940. * DP is ready to runtime suspend if there are no pending TX packets.
  6941. *
  6942. * Return: QDF_STATUS
  6943. */
  6944. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  6945. {
  6946. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6947. struct dp_soc *soc = pdev->soc;
  6948. /* Abort if there are any pending TX packets */
  6949. if (dp_get_tx_pending(opaque_pdev) > 0) {
  6950. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6951. FL("Abort suspend due to pending TX packets"));
  6952. return QDF_STATUS_E_AGAIN;
  6953. }
  6954. if (soc->intr_mode == DP_INTR_POLL)
  6955. qdf_timer_stop(&soc->int_timer);
  6956. return QDF_STATUS_SUCCESS;
  6957. }
  6958. /**
  6959. * dp_runtime_resume() - ensure DP is ready to runtime resume
  6960. * @opaque_pdev: DP pdev context
  6961. *
  6962. * Resume DP for runtime PM.
  6963. *
  6964. * Return: QDF_STATUS
  6965. */
  6966. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  6967. {
  6968. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6969. struct dp_soc *soc = pdev->soc;
  6970. void *hal_srng;
  6971. int i;
  6972. if (soc->intr_mode == DP_INTR_POLL)
  6973. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  6974. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  6975. hal_srng = soc->tcl_data_ring[i].hal_srng;
  6976. if (hal_srng) {
  6977. /* We actually only need to acquire the lock */
  6978. hal_srng_access_start(soc->hal_soc, hal_srng);
  6979. /* Update SRC ring head pointer for HW to send
  6980. all pending packets */
  6981. hal_srng_access_end(soc->hal_soc, hal_srng);
  6982. }
  6983. }
  6984. return QDF_STATUS_SUCCESS;
  6985. }
  6986. #endif /* FEATURE_RUNTIME_PM */
  6987. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  6988. {
  6989. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6990. struct dp_soc *soc = pdev->soc;
  6991. if (soc->intr_mode == DP_INTR_POLL)
  6992. qdf_timer_stop(&soc->int_timer);
  6993. return QDF_STATUS_SUCCESS;
  6994. }
  6995. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  6996. {
  6997. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  6998. struct dp_soc *soc = pdev->soc;
  6999. if (soc->intr_mode == DP_INTR_POLL)
  7000. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7001. return QDF_STATUS_SUCCESS;
  7002. }
  7003. #ifndef CONFIG_WIN
  7004. static struct cdp_misc_ops dp_ops_misc = {
  7005. .tx_non_std = dp_tx_non_std,
  7006. .get_opmode = dp_get_opmode,
  7007. #ifdef FEATURE_RUNTIME_PM
  7008. .runtime_suspend = dp_runtime_suspend,
  7009. .runtime_resume = dp_runtime_resume,
  7010. #endif /* FEATURE_RUNTIME_PM */
  7011. .pkt_log_init = dp_pkt_log_init,
  7012. .pkt_log_con_service = dp_pkt_log_con_service,
  7013. };
  7014. static struct cdp_flowctl_ops dp_ops_flowctl = {
  7015. /* WIFI 3.0 DP implement as required. */
  7016. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7017. .flow_pool_map_handler = dp_tx_flow_pool_map,
  7018. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  7019. .register_pause_cb = dp_txrx_register_pause_cb,
  7020. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  7021. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  7022. };
  7023. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  7024. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7025. };
  7026. #ifdef IPA_OFFLOAD
  7027. static struct cdp_ipa_ops dp_ops_ipa = {
  7028. .ipa_get_resource = dp_ipa_get_resource,
  7029. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  7030. .ipa_op_response = dp_ipa_op_response,
  7031. .ipa_register_op_cb = dp_ipa_register_op_cb,
  7032. .ipa_get_stat = dp_ipa_get_stat,
  7033. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  7034. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  7035. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  7036. .ipa_setup = dp_ipa_setup,
  7037. .ipa_cleanup = dp_ipa_cleanup,
  7038. .ipa_setup_iface = dp_ipa_setup_iface,
  7039. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  7040. .ipa_enable_pipes = dp_ipa_enable_pipes,
  7041. .ipa_disable_pipes = dp_ipa_disable_pipes,
  7042. .ipa_set_perf_level = dp_ipa_set_perf_level
  7043. };
  7044. #endif
  7045. static struct cdp_bus_ops dp_ops_bus = {
  7046. .bus_suspend = dp_bus_suspend,
  7047. .bus_resume = dp_bus_resume
  7048. };
  7049. static struct cdp_ocb_ops dp_ops_ocb = {
  7050. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7051. };
  7052. static struct cdp_throttle_ops dp_ops_throttle = {
  7053. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7054. };
  7055. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  7056. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7057. };
  7058. static struct cdp_cfg_ops dp_ops_cfg = {
  7059. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7060. };
  7061. /*
  7062. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  7063. * @dev: physical device instance
  7064. * @peer_mac_addr: peer mac address
  7065. * @local_id: local id for the peer
  7066. * @debug_id: to track enum peer access
  7067. *
  7068. * Return: peer instance pointer
  7069. */
  7070. static inline void *
  7071. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  7072. u8 *local_id, enum peer_debug_id_type debug_id)
  7073. {
  7074. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  7075. struct dp_peer *peer;
  7076. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  7077. if (!peer)
  7078. return NULL;
  7079. *local_id = peer->local_id;
  7080. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  7081. return peer;
  7082. }
  7083. /*
  7084. * dp_peer_release_ref - release peer ref count
  7085. * @peer: peer handle
  7086. * @debug_id: to track enum peer access
  7087. *
  7088. * Return: None
  7089. */
  7090. static inline
  7091. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  7092. {
  7093. dp_peer_unref_delete(peer);
  7094. }
  7095. static struct cdp_peer_ops dp_ops_peer = {
  7096. .register_peer = dp_register_peer,
  7097. .clear_peer = dp_clear_peer,
  7098. .find_peer_by_addr = dp_find_peer_by_addr,
  7099. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  7100. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  7101. .peer_release_ref = dp_peer_release_ref,
  7102. .local_peer_id = dp_local_peer_id,
  7103. .peer_find_by_local_id = dp_peer_find_by_local_id,
  7104. .peer_state_update = dp_peer_state_update,
  7105. .get_vdevid = dp_get_vdevid,
  7106. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  7107. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  7108. .get_vdev_for_peer = dp_get_vdev_for_peer,
  7109. .get_peer_state = dp_get_peer_state,
  7110. };
  7111. #endif
  7112. static struct cdp_ops dp_txrx_ops = {
  7113. .cmn_drv_ops = &dp_ops_cmn,
  7114. .ctrl_ops = &dp_ops_ctrl,
  7115. .me_ops = &dp_ops_me,
  7116. .mon_ops = &dp_ops_mon,
  7117. .host_stats_ops = &dp_ops_host_stats,
  7118. .wds_ops = &dp_ops_wds,
  7119. .raw_ops = &dp_ops_raw,
  7120. #ifdef CONFIG_WIN
  7121. .pflow_ops = &dp_ops_pflow,
  7122. #endif /* CONFIG_WIN */
  7123. #ifndef CONFIG_WIN
  7124. .misc_ops = &dp_ops_misc,
  7125. .cfg_ops = &dp_ops_cfg,
  7126. .flowctl_ops = &dp_ops_flowctl,
  7127. .l_flowctl_ops = &dp_ops_l_flowctl,
  7128. #ifdef IPA_OFFLOAD
  7129. .ipa_ops = &dp_ops_ipa,
  7130. #endif
  7131. .bus_ops = &dp_ops_bus,
  7132. .ocb_ops = &dp_ops_ocb,
  7133. .peer_ops = &dp_ops_peer,
  7134. .throttle_ops = &dp_ops_throttle,
  7135. .mob_stats_ops = &dp_ops_mob_stats,
  7136. #endif
  7137. };
  7138. /*
  7139. * dp_soc_set_txrx_ring_map()
  7140. * @dp_soc: DP handler for soc
  7141. *
  7142. * Return: Void
  7143. */
  7144. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  7145. {
  7146. uint32_t i;
  7147. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  7148. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  7149. }
  7150. }
  7151. #ifdef QCA_WIFI_QCA8074
  7152. /**
  7153. * dp_soc_attach_wifi3() - Attach txrx SOC
  7154. * @ctrl_psoc: Opaque SOC handle from control plane
  7155. * @htc_handle: Opaque HTC handle
  7156. * @hif_handle: Opaque HIF handle
  7157. * @qdf_osdev: QDF device
  7158. * @ol_ops: Offload Operations
  7159. * @device_id: Device ID
  7160. *
  7161. * Return: DP SOC handle on success, NULL on failure
  7162. */
  7163. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  7164. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  7165. struct ol_if_ops *ol_ops, uint16_t device_id)
  7166. {
  7167. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  7168. int target_type;
  7169. if (!soc) {
  7170. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7171. FL("DP SOC memory allocation failed"));
  7172. goto fail0;
  7173. }
  7174. soc->device_id = device_id;
  7175. soc->cdp_soc.ops = &dp_txrx_ops;
  7176. soc->cdp_soc.ol_ops = ol_ops;
  7177. soc->ctrl_psoc = ctrl_psoc;
  7178. soc->osdev = qdf_osdev;
  7179. soc->hif_handle = hif_handle;
  7180. soc->hal_soc = hif_get_hal_handle(hif_handle);
  7181. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  7182. soc->hal_soc, qdf_osdev);
  7183. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  7184. if (!soc->htt_handle) {
  7185. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7186. FL("HTT attach failed"));
  7187. goto fail1;
  7188. }
  7189. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  7190. if (!soc->wlan_cfg_ctx) {
  7191. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7192. FL("wlan_cfg_soc_attach failed"));
  7193. goto fail2;
  7194. }
  7195. target_type = hal_get_target_type(soc->hal_soc);
  7196. switch (target_type) {
  7197. case TARGET_TYPE_QCA6290:
  7198. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7199. REO_DST_RING_SIZE_QCA6290);
  7200. soc->ast_override_support = 1;
  7201. break;
  7202. #ifdef QCA_WIFI_QCA6390
  7203. case TARGET_TYPE_QCA6390:
  7204. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7205. REO_DST_RING_SIZE_QCA6290);
  7206. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7207. soc->ast_override_support = 1;
  7208. break;
  7209. #endif
  7210. case TARGET_TYPE_QCA8074:
  7211. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7212. REO_DST_RING_SIZE_QCA8074);
  7213. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7214. soc->hw_nac_monitor_support = 1;
  7215. break;
  7216. case TARGET_TYPE_QCA8074V2:
  7217. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7218. REO_DST_RING_SIZE_QCA8074);
  7219. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  7220. soc->hw_nac_monitor_support = 1;
  7221. soc->ast_override_support = 1;
  7222. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  7223. break;
  7224. default:
  7225. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  7226. qdf_assert_always(0);
  7227. break;
  7228. }
  7229. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  7230. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  7231. soc->cce_disable = false;
  7232. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  7233. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7234. CDP_CFG_MAX_PEER_ID);
  7235. if (ret != -EINVAL) {
  7236. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  7237. }
  7238. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7239. CDP_CFG_CCE_DISABLE);
  7240. if (ret == 1)
  7241. soc->cce_disable = true;
  7242. }
  7243. qdf_spinlock_create(&soc->peer_ref_mutex);
  7244. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  7245. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  7246. /* fill the tx/rx cpu ring map*/
  7247. dp_soc_set_txrx_ring_map(soc);
  7248. qdf_spinlock_create(&soc->htt_stats.lock);
  7249. /* initialize work queue for stats processing */
  7250. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  7251. /*Initialize inactivity timer for wifison */
  7252. dp_init_inact_timer(soc);
  7253. return (void *)soc;
  7254. fail2:
  7255. htt_soc_detach(soc->htt_handle);
  7256. fail1:
  7257. qdf_mem_free(soc);
  7258. fail0:
  7259. return NULL;
  7260. }
  7261. #endif
  7262. /*
  7263. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  7264. *
  7265. * @soc: handle to DP soc
  7266. * @mac_id: MAC id
  7267. *
  7268. * Return: Return pdev corresponding to MAC
  7269. */
  7270. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  7271. {
  7272. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  7273. return soc->pdev_list[mac_id];
  7274. /* Typically for MCL as there only 1 PDEV*/
  7275. return soc->pdev_list[0];
  7276. }
  7277. /*
  7278. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  7279. * @soc: DP SoC context
  7280. * @max_mac_rings: No of MAC rings
  7281. *
  7282. * Return: None
  7283. */
  7284. static
  7285. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  7286. int *max_mac_rings)
  7287. {
  7288. bool dbs_enable = false;
  7289. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  7290. dbs_enable = soc->cdp_soc.ol_ops->
  7291. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  7292. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  7293. }
  7294. /*
  7295. * dp_set_pktlog_wifi3() - attach txrx vdev
  7296. * @pdev: Datapath PDEV handle
  7297. * @event: which event's notifications are being subscribed to
  7298. * @enable: WDI event subscribe or not. (True or False)
  7299. *
  7300. * Return: Success, NULL on failure
  7301. */
  7302. #ifdef WDI_EVENT_ENABLE
  7303. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  7304. bool enable)
  7305. {
  7306. struct dp_soc *soc = pdev->soc;
  7307. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7308. int max_mac_rings = wlan_cfg_get_num_mac_rings
  7309. (pdev->wlan_cfg_ctx);
  7310. uint8_t mac_id = 0;
  7311. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  7312. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7313. FL("Max_mac_rings %d "),
  7314. max_mac_rings);
  7315. if (enable) {
  7316. switch (event) {
  7317. case WDI_EVENT_RX_DESC:
  7318. if (pdev->monitor_vdev) {
  7319. /* Nothing needs to be done if monitor mode is
  7320. * enabled
  7321. */
  7322. return 0;
  7323. }
  7324. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  7325. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  7326. htt_tlv_filter.mpdu_start = 1;
  7327. htt_tlv_filter.msdu_start = 1;
  7328. htt_tlv_filter.msdu_end = 1;
  7329. htt_tlv_filter.mpdu_end = 1;
  7330. htt_tlv_filter.packet_header = 1;
  7331. htt_tlv_filter.attention = 1;
  7332. htt_tlv_filter.ppdu_start = 1;
  7333. htt_tlv_filter.ppdu_end = 1;
  7334. htt_tlv_filter.ppdu_end_user_stats = 1;
  7335. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7336. htt_tlv_filter.ppdu_end_status_done = 1;
  7337. htt_tlv_filter.enable_fp = 1;
  7338. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7339. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7340. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7341. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7342. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7343. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7344. for (mac_id = 0; mac_id < max_mac_rings;
  7345. mac_id++) {
  7346. int mac_for_pdev =
  7347. dp_get_mac_id_for_pdev(mac_id,
  7348. pdev->pdev_id);
  7349. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7350. mac_for_pdev,
  7351. pdev->rxdma_mon_status_ring[mac_id]
  7352. .hal_srng,
  7353. RXDMA_MONITOR_STATUS,
  7354. RX_BUFFER_SIZE,
  7355. &htt_tlv_filter);
  7356. }
  7357. if (soc->reap_timer_init)
  7358. qdf_timer_mod(&soc->mon_reap_timer,
  7359. DP_INTR_POLL_TIMER_MS);
  7360. }
  7361. break;
  7362. case WDI_EVENT_LITE_RX:
  7363. if (pdev->monitor_vdev) {
  7364. /* Nothing needs to be done if monitor mode is
  7365. * enabled
  7366. */
  7367. return 0;
  7368. }
  7369. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  7370. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  7371. htt_tlv_filter.ppdu_start = 1;
  7372. htt_tlv_filter.ppdu_end = 1;
  7373. htt_tlv_filter.ppdu_end_user_stats = 1;
  7374. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7375. htt_tlv_filter.ppdu_end_status_done = 1;
  7376. htt_tlv_filter.mpdu_start = 1;
  7377. htt_tlv_filter.enable_fp = 1;
  7378. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7379. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7380. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7381. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7382. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7383. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7384. for (mac_id = 0; mac_id < max_mac_rings;
  7385. mac_id++) {
  7386. int mac_for_pdev =
  7387. dp_get_mac_id_for_pdev(mac_id,
  7388. pdev->pdev_id);
  7389. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7390. mac_for_pdev,
  7391. pdev->rxdma_mon_status_ring[mac_id]
  7392. .hal_srng,
  7393. RXDMA_MONITOR_STATUS,
  7394. RX_BUFFER_SIZE_PKTLOG_LITE,
  7395. &htt_tlv_filter);
  7396. }
  7397. if (soc->reap_timer_init)
  7398. qdf_timer_mod(&soc->mon_reap_timer,
  7399. DP_INTR_POLL_TIMER_MS);
  7400. }
  7401. break;
  7402. case WDI_EVENT_LITE_T2H:
  7403. if (pdev->monitor_vdev) {
  7404. /* Nothing needs to be done if monitor mode is
  7405. * enabled
  7406. */
  7407. return 0;
  7408. }
  7409. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7410. int mac_for_pdev = dp_get_mac_id_for_pdev(
  7411. mac_id, pdev->pdev_id);
  7412. pdev->pktlog_ppdu_stats = true;
  7413. dp_h2t_cfg_stats_msg_send(pdev,
  7414. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  7415. mac_for_pdev);
  7416. }
  7417. break;
  7418. default:
  7419. /* Nothing needs to be done for other pktlog types */
  7420. break;
  7421. }
  7422. } else {
  7423. switch (event) {
  7424. case WDI_EVENT_RX_DESC:
  7425. case WDI_EVENT_LITE_RX:
  7426. if (pdev->monitor_vdev) {
  7427. /* Nothing needs to be done if monitor mode is
  7428. * enabled
  7429. */
  7430. return 0;
  7431. }
  7432. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  7433. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  7434. for (mac_id = 0; mac_id < max_mac_rings;
  7435. mac_id++) {
  7436. int mac_for_pdev =
  7437. dp_get_mac_id_for_pdev(mac_id,
  7438. pdev->pdev_id);
  7439. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7440. mac_for_pdev,
  7441. pdev->rxdma_mon_status_ring[mac_id]
  7442. .hal_srng,
  7443. RXDMA_MONITOR_STATUS,
  7444. RX_BUFFER_SIZE,
  7445. &htt_tlv_filter);
  7446. }
  7447. if (soc->reap_timer_init)
  7448. qdf_timer_stop(&soc->mon_reap_timer);
  7449. }
  7450. break;
  7451. case WDI_EVENT_LITE_T2H:
  7452. if (pdev->monitor_vdev) {
  7453. /* Nothing needs to be done if monitor mode is
  7454. * enabled
  7455. */
  7456. return 0;
  7457. }
  7458. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  7459. * passing value 0. Once these macros will define in htt
  7460. * header file will use proper macros
  7461. */
  7462. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7463. int mac_for_pdev =
  7464. dp_get_mac_id_for_pdev(mac_id,
  7465. pdev->pdev_id);
  7466. pdev->pktlog_ppdu_stats = false;
  7467. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  7468. dp_h2t_cfg_stats_msg_send(pdev, 0,
  7469. mac_for_pdev);
  7470. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  7471. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  7472. mac_for_pdev);
  7473. } else if (pdev->enhanced_stats_en) {
  7474. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  7475. mac_for_pdev);
  7476. }
  7477. }
  7478. break;
  7479. default:
  7480. /* Nothing needs to be done for other pktlog types */
  7481. break;
  7482. }
  7483. }
  7484. return 0;
  7485. }
  7486. #endif