dp_rx_err.c 89 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326232723282329233023312332233323342335233623372338233923402341234223432344234523462347234823492350235123522353235423552356235723582359236023612362236323642365236623672368236923702371237223732374237523762377237823792380238123822383238423852386238723882389239023912392239323942395239623972398239924002401240224032404240524062407240824092410241124122413241424152416241724182419242024212422242324242425242624272428242924302431243224332434243524362437243824392440244124422443244424452446244724482449245024512452245324542455245624572458245924602461246224632464246524662467246824692470247124722473247424752476247724782479248024812482248324842485248624872488248924902491249224932494249524962497249824992500250125022503250425052506250725082509251025112512251325142515251625172518251925202521252225232524252525262527252825292530253125322533253425352536253725382539254025412542254325442545254625472548254925502551255225532554255525562557255825592560256125622563256425652566256725682569257025712572257325742575257625772578257925802581258225832584258525862587258825892590259125922593259425952596259725982599260026012602260326042605260626072608260926102611261226132614261526162617261826192620262126222623262426252626262726282629263026312632263326342635263626372638263926402641264226432644264526462647264826492650265126522653265426552656265726582659266026612662266326642665266626672668266926702671267226732674267526762677267826792680268126822683268426852686268726882689269026912692269326942695269626972698269927002701270227032704270527062707270827092710271127122713271427152716271727182719272027212722272327242725272627272728272927302731273227332734273527362737273827392740274127422743274427452746274727482749275027512752275327542755275627572758275927602761276227632764276527662767276827692770277127722773277427752776277727782779278027812782278327842785278627872788278927902791279227932794279527962797279827992800280128022803280428052806280728082809281028112812281328142815281628172818281928202821282228232824282528262827282828292830283128322833283428352836283728382839284028412842284328442845284628472848284928502851285228532854285528562857285828592860286128622863286428652866286728682869287028712872287328742875287628772878287928802881288228832884288528862887288828892890289128922893289428952896289728982899290029012902290329042905290629072908290929102911291229132914291529162917291829192920292129222923292429252926292729282929293029312932293329342935293629372938293929402941294229432944294529462947294829492950295129522953295429552956295729582959296029612962296329642965296629672968296929702971297229732974297529762977297829792980298129822983298429852986298729882989299029912992299329942995299629972998299930003001300230033004300530063007300830093010301130123013301430153016301730183019302030213022302330243025302630273028302930303031303230333034303530363037303830393040304130423043304430453046304730483049305030513052305330543055305630573058305930603061306230633064306530663067306830693070307130723073307430753076307730783079308030813082308330843085308630873088308930903091309230933094309530963097309830993100310131023103310431053106310731083109311031113112311331143115311631173118311931203121312231233124312531263127312831293130313131323133313431353136313731383139314031413142314331443145314631473148314931503151315231533154315531563157315831593160316131623163316431653166316731683169317031713172317331743175317631773178317931803181318231833184318531863187318831893190319131923193319431953196319731983199320032013202320332043205320632073208320932103211321232133214321532163217321832193220322132223223322432253226322732283229323032313232323332343235323632373238323932403241324232433244324532463247324832493250325132523253325432553256325732583259326032613262326332643265326632673268326932703271
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "hal_hw_headers.h"
  20. #include "dp_types.h"
  21. #include "dp_rx.h"
  22. #include "dp_tx.h"
  23. #include "dp_peer.h"
  24. #include "dp_internal.h"
  25. #include "hal_api.h"
  26. #include "qdf_trace.h"
  27. #include "qdf_nbuf.h"
  28. #include "dp_rx_defrag.h"
  29. #include "dp_ipa.h"
  30. #include "dp_internal.h"
  31. #ifdef WIFI_MONITOR_SUPPORT
  32. #include "dp_htt.h"
  33. #include <dp_mon.h>
  34. #endif
  35. #ifdef FEATURE_WDS
  36. #include "dp_txrx_wds.h"
  37. #endif
  38. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  39. #include "qdf_net_types.h"
  40. #include "dp_rx_buffer_pool.h"
  41. #define dp_rx_err_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_RX_ERROR, params)
  42. #define dp_rx_err_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_RX_ERROR, params)
  43. #define dp_rx_err_info(params...) \
  44. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  45. #define dp_rx_err_info_rl(params...) \
  46. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_RX_ERROR, ## params)
  47. #define dp_rx_err_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_RX_ERROR, params)
  48. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  49. /* Max regular Rx packet routing error */
  50. #define DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD 20
  51. #define DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT 10
  52. #define DP_RX_ERR_ROUTE_TIMEOUT_US (5 * 1000 * 1000) /* micro seconds */
  53. #ifdef FEATURE_MEC
  54. bool dp_rx_mcast_echo_check(struct dp_soc *soc,
  55. struct dp_txrx_peer *txrx_peer,
  56. uint8_t *rx_tlv_hdr,
  57. qdf_nbuf_t nbuf)
  58. {
  59. struct dp_vdev *vdev = txrx_peer->vdev;
  60. struct dp_pdev *pdev = vdev->pdev;
  61. struct dp_mec_entry *mecentry = NULL;
  62. struct dp_ast_entry *ase = NULL;
  63. uint16_t sa_idx = 0;
  64. uint8_t *data;
  65. /*
  66. * Multicast Echo Check is required only if vdev is STA and
  67. * received pkt is a multicast/broadcast pkt. otherwise
  68. * skip the MEC check.
  69. */
  70. if (vdev->opmode != wlan_op_mode_sta)
  71. return false;
  72. if (!hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  73. return false;
  74. data = qdf_nbuf_data(nbuf);
  75. /*
  76. * if the received pkts src mac addr matches with vdev
  77. * mac address then drop the pkt as it is looped back
  78. */
  79. if (!(qdf_mem_cmp(&data[QDF_MAC_ADDR_SIZE],
  80. vdev->mac_addr.raw,
  81. QDF_MAC_ADDR_SIZE)))
  82. return true;
  83. /*
  84. * In case of qwrap isolation mode, donot drop loopback packets.
  85. * In isolation mode, all packets from the wired stations need to go
  86. * to rootap and loop back to reach the wireless stations and
  87. * vice-versa.
  88. */
  89. if (qdf_unlikely(vdev->isolation_vdev))
  90. return false;
  91. /*
  92. * if the received pkts src mac addr matches with the
  93. * wired PCs MAC addr which is behind the STA or with
  94. * wireless STAs MAC addr which are behind the Repeater,
  95. * then drop the pkt as it is looped back
  96. */
  97. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  98. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  99. if ((sa_idx < 0) ||
  100. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  101. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  102. "invalid sa_idx: %d", sa_idx);
  103. qdf_assert_always(0);
  104. }
  105. qdf_spin_lock_bh(&soc->ast_lock);
  106. ase = soc->ast_table[sa_idx];
  107. /*
  108. * this check was not needed since MEC is not dependent on AST,
  109. * but if we dont have this check SON has some issues in
  110. * dual backhaul scenario. in APS SON mode, client connected
  111. * to RE 2G and sends multicast packets. the RE sends it to CAP
  112. * over 5G backhaul. the CAP loopback it on 2G to RE.
  113. * On receiving in 2G STA vap, we assume that client has roamed
  114. * and kickout the client.
  115. */
  116. if (ase && (ase->peer_id != txrx_peer->peer_id)) {
  117. qdf_spin_unlock_bh(&soc->ast_lock);
  118. goto drop;
  119. }
  120. qdf_spin_unlock_bh(&soc->ast_lock);
  121. }
  122. qdf_spin_lock_bh(&soc->mec_lock);
  123. mecentry = dp_peer_mec_hash_find_by_pdevid(soc, pdev->pdev_id,
  124. &data[QDF_MAC_ADDR_SIZE]);
  125. if (!mecentry) {
  126. qdf_spin_unlock_bh(&soc->mec_lock);
  127. return false;
  128. }
  129. qdf_spin_unlock_bh(&soc->mec_lock);
  130. drop:
  131. dp_rx_err_info("%pK: received pkt with same src mac " QDF_MAC_ADDR_FMT,
  132. soc, QDF_MAC_ADDR_REF(&data[QDF_MAC_ADDR_SIZE]));
  133. return true;
  134. }
  135. #endif
  136. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  137. void dp_rx_link_desc_refill_duplicate_check(
  138. struct dp_soc *soc,
  139. struct hal_buf_info *buf_info,
  140. hal_buff_addrinfo_t ring_buf_info)
  141. {
  142. struct hal_buf_info current_link_desc_buf_info = { 0 };
  143. /* do duplicate link desc address check */
  144. hal_rx_buffer_addr_info_get_paddr(ring_buf_info,
  145. &current_link_desc_buf_info);
  146. /*
  147. * TODO - Check if the hal soc api call can be removed
  148. * since the cookie is just used for print.
  149. * buffer_addr_info is the first element of ring_desc
  150. */
  151. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  152. (uint32_t *)ring_buf_info,
  153. &current_link_desc_buf_info);
  154. if (qdf_unlikely(current_link_desc_buf_info.paddr ==
  155. buf_info->paddr)) {
  156. dp_info_rl("duplicate link desc addr: %llu, cookie: 0x%x",
  157. current_link_desc_buf_info.paddr,
  158. current_link_desc_buf_info.sw_cookie);
  159. DP_STATS_INC(soc, rx.err.dup_refill_link_desc, 1);
  160. }
  161. *buf_info = current_link_desc_buf_info;
  162. }
  163. QDF_STATUS
  164. dp_rx_link_desc_return_by_addr(struct dp_soc *soc,
  165. hal_buff_addrinfo_t link_desc_addr,
  166. uint8_t bm_action)
  167. {
  168. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  169. hal_ring_handle_t wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  170. hal_soc_handle_t hal_soc = soc->hal_soc;
  171. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  172. void *src_srng_desc;
  173. if (!wbm_rel_srng) {
  174. dp_rx_err_err("%pK: WBM RELEASE RING not initialized", soc);
  175. return status;
  176. }
  177. /* do duplicate link desc address check */
  178. dp_rx_link_desc_refill_duplicate_check(
  179. soc,
  180. &soc->last_op_info.wbm_rel_link_desc,
  181. link_desc_addr);
  182. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  183. /* TODO */
  184. /*
  185. * Need API to convert from hal_ring pointer to
  186. * Ring Type / Ring Id combo
  187. */
  188. dp_rx_err_err("%pK: HAL RING Access For WBM Release SRNG Failed - %pK",
  189. soc, wbm_rel_srng);
  190. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  191. goto done;
  192. }
  193. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  194. if (qdf_likely(src_srng_desc)) {
  195. /* Return link descriptor through WBM ring (SW2WBM)*/
  196. hal_rx_msdu_link_desc_set(hal_soc,
  197. src_srng_desc, link_desc_addr, bm_action);
  198. status = QDF_STATUS_SUCCESS;
  199. } else {
  200. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  201. DP_STATS_INC(soc, rx.err.hal_ring_access_full_fail, 1);
  202. dp_info_rl("WBM Release Ring (Id %d) Full(Fail CNT %u)",
  203. srng->ring_id,
  204. soc->stats.rx.err.hal_ring_access_full_fail);
  205. dp_info_rl("HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  206. *srng->u.src_ring.hp_addr,
  207. srng->u.src_ring.reap_hp,
  208. *srng->u.src_ring.tp_addr,
  209. srng->u.src_ring.cached_tp);
  210. QDF_BUG(0);
  211. }
  212. done:
  213. hal_srng_access_end(hal_soc, wbm_rel_srng);
  214. return status;
  215. }
  216. qdf_export_symbol(dp_rx_link_desc_return_by_addr);
  217. QDF_STATUS
  218. dp_rx_link_desc_return(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  219. uint8_t bm_action)
  220. {
  221. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  222. return dp_rx_link_desc_return_by_addr(soc, buf_addr_info, bm_action);
  223. }
  224. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  225. /**
  226. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  227. *
  228. * @soc: core txrx main context
  229. * @ring_desc: opaque pointer to the REO error ring descriptor
  230. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  231. * @mac_id: mac ID
  232. * @quota: No. of units (packets) that can be serviced in one shot.
  233. *
  234. * This function is used to drop all MSDU in an MPDU
  235. *
  236. * Return: uint32_t: No. of elements processed
  237. */
  238. static uint32_t
  239. dp_rx_msdus_drop(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  240. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  241. uint8_t *mac_id,
  242. uint32_t quota)
  243. {
  244. uint32_t rx_bufs_used = 0;
  245. void *link_desc_va;
  246. struct hal_buf_info buf_info;
  247. struct dp_pdev *pdev;
  248. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  249. int i;
  250. uint8_t *rx_tlv_hdr;
  251. uint32_t tid;
  252. struct rx_desc_pool *rx_desc_pool;
  253. struct dp_rx_desc *rx_desc;
  254. /* First field in REO Dst ring Desc is buffer_addr_info */
  255. void *buf_addr_info = ring_desc;
  256. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  257. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  258. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &buf_info);
  259. /* buffer_addr_info is the first element of ring_desc */
  260. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  261. (uint32_t *)ring_desc,
  262. &buf_info);
  263. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  264. if (!link_desc_va) {
  265. dp_rx_err_debug("link desc va is null, soc %pk", soc);
  266. return rx_bufs_used;
  267. }
  268. more_msdu_link_desc:
  269. /* No UNMAP required -- this is "malloc_consistent" memory */
  270. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  271. &mpdu_desc_info->msdu_count);
  272. for (i = 0; (i < mpdu_desc_info->msdu_count); i++) {
  273. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  274. soc, msdu_list.sw_cookie[i]);
  275. qdf_assert_always(rx_desc);
  276. /* all buffers from a MSDU link link belong to same pdev */
  277. *mac_id = rx_desc->pool_id;
  278. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  279. if (!pdev) {
  280. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  281. soc, rx_desc->pool_id);
  282. return rx_bufs_used;
  283. }
  284. if (!dp_rx_desc_check_magic(rx_desc)) {
  285. dp_rx_err_err("%pK: Invalid rx_desc cookie=%d",
  286. soc, msdu_list.sw_cookie[i]);
  287. return rx_bufs_used;
  288. }
  289. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  290. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  291. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  292. rx_desc->unmapped = 1;
  293. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  294. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  295. rx_bufs_used++;
  296. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  297. rx_desc->rx_buf_start);
  298. dp_rx_err_err("%pK: Packet received with PN error for tid :%d",
  299. soc, tid);
  300. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  301. if (hal_rx_encryption_info_valid(soc->hal_soc, rx_tlv_hdr))
  302. hal_rx_print_pn(soc->hal_soc, rx_tlv_hdr);
  303. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info,
  304. rx_desc->nbuf,
  305. QDF_TX_RX_STATUS_DROP, true);
  306. /* Just free the buffers */
  307. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf, *mac_id);
  308. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  309. &pdev->free_list_tail, rx_desc);
  310. }
  311. /*
  312. * If the msdu's are spread across multiple link-descriptors,
  313. * we cannot depend solely on the msdu_count(e.g., if msdu is
  314. * spread across multiple buffers).Hence, it is
  315. * necessary to check the next link_descriptor and release
  316. * all the msdu's that are part of it.
  317. */
  318. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  319. link_desc_va,
  320. &next_link_desc_addr_info);
  321. if (hal_rx_is_buf_addr_info_valid(
  322. &next_link_desc_addr_info)) {
  323. /* Clear the next link desc info for the current link_desc */
  324. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  325. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  326. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  327. hal_rx_buffer_addr_info_get_paddr(
  328. &next_link_desc_addr_info,
  329. &buf_info);
  330. /* buffer_addr_info is the first element of ring_desc */
  331. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  332. (uint32_t *)&next_link_desc_addr_info,
  333. &buf_info);
  334. cur_link_desc_addr_info = next_link_desc_addr_info;
  335. buf_addr_info = &cur_link_desc_addr_info;
  336. link_desc_va =
  337. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  338. goto more_msdu_link_desc;
  339. }
  340. quota--;
  341. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  342. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  343. return rx_bufs_used;
  344. }
  345. /**
  346. * dp_rx_pn_error_handle() - Handles PN check errors
  347. *
  348. * @soc: core txrx main context
  349. * @ring_desc: opaque pointer to the REO error ring descriptor
  350. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  351. * @mac_id: mac ID
  352. * @quota: No. of units (packets) that can be serviced in one shot.
  353. *
  354. * This function implements PN error handling
  355. * If the peer is configured to ignore the PN check errors
  356. * or if DP feels, that this frame is still OK, the frame can be
  357. * re-injected back to REO to use some of the other features
  358. * of REO e.g. duplicate detection/routing to other cores
  359. *
  360. * Return: uint32_t: No. of elements processed
  361. */
  362. static uint32_t
  363. dp_rx_pn_error_handle(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  364. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  365. uint8_t *mac_id,
  366. uint32_t quota)
  367. {
  368. uint16_t peer_id;
  369. uint32_t rx_bufs_used = 0;
  370. struct dp_txrx_peer *txrx_peer;
  371. bool peer_pn_policy = false;
  372. dp_txrx_ref_handle txrx_ref_handle = NULL;
  373. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  374. mpdu_desc_info->peer_meta_data);
  375. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  376. &txrx_ref_handle,
  377. DP_MOD_ID_RX_ERR);
  378. if (qdf_likely(txrx_peer)) {
  379. /*
  380. * TODO: Check for peer specific policies & set peer_pn_policy
  381. */
  382. dp_err_rl("discard rx due to PN error for peer %pK",
  383. txrx_peer);
  384. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  385. }
  386. dp_rx_err_err("%pK: Packet received with PN error", soc);
  387. /* No peer PN policy -- definitely drop */
  388. if (!peer_pn_policy)
  389. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  390. mpdu_desc_info,
  391. mac_id, quota);
  392. return rx_bufs_used;
  393. }
  394. #ifdef DP_RX_DELIVER_ALL_OOR_FRAMES
  395. /**
  396. * dp_rx_deliver_oor_frame() - deliver OOR frames to stack
  397. * @soc: Datapath soc handler
  398. * @txrx_peer: pointer to DP peer
  399. * @nbuf: pointer to the skb of RX frame
  400. * @frame_mask: the mask for special frame needed
  401. * @rx_tlv_hdr: start of rx tlv header
  402. *
  403. * note: Msdu_len must have been stored in QDF_NBUF_CB_RX_PKT_LEN(nbuf) and
  404. * single nbuf is expected.
  405. *
  406. * return: true - nbuf has been delivered to stack, false - not.
  407. */
  408. static bool
  409. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  410. struct dp_txrx_peer *txrx_peer,
  411. qdf_nbuf_t nbuf, uint32_t frame_mask,
  412. uint8_t *rx_tlv_hdr)
  413. {
  414. uint32_t l2_hdr_offset = 0;
  415. uint16_t msdu_len = 0;
  416. uint32_t skip_len;
  417. l2_hdr_offset =
  418. hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc, rx_tlv_hdr);
  419. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  420. skip_len = l2_hdr_offset;
  421. } else {
  422. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  423. skip_len = l2_hdr_offset + soc->rx_pkt_tlv_size;
  424. qdf_nbuf_set_pktlen(nbuf, msdu_len + skip_len);
  425. }
  426. QDF_NBUF_CB_RX_NUM_ELEMENTS_IN_LIST(nbuf) = 1;
  427. dp_rx_set_hdr_pad(nbuf, l2_hdr_offset);
  428. qdf_nbuf_pull_head(nbuf, skip_len);
  429. qdf_nbuf_set_exc_frame(nbuf, 1);
  430. dp_info_rl("OOR frame, mpdu sn 0x%x",
  431. hal_rx_get_rx_sequence(soc->hal_soc, rx_tlv_hdr));
  432. dp_rx_deliver_to_stack(soc, txrx_peer->vdev, txrx_peer, nbuf, NULL);
  433. return true;
  434. }
  435. #else
  436. static bool
  437. dp_rx_deliver_oor_frame(struct dp_soc *soc,
  438. struct dp_txrx_peer *txrx_peer,
  439. qdf_nbuf_t nbuf, uint32_t frame_mask,
  440. uint8_t *rx_tlv_hdr)
  441. {
  442. return dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  443. rx_tlv_hdr);
  444. }
  445. #endif
  446. /**
  447. * dp_rx_oor_handle() - Handles the msdu which is OOR error
  448. *
  449. * @soc: core txrx main context
  450. * @nbuf: pointer to msdu skb
  451. * @peer_id: dp peer ID
  452. * @rx_tlv_hdr: start of rx tlv header
  453. *
  454. * This function process the msdu delivered from REO2TCL
  455. * ring with error type OOR
  456. *
  457. * Return: None
  458. */
  459. static void
  460. dp_rx_oor_handle(struct dp_soc *soc,
  461. qdf_nbuf_t nbuf,
  462. uint16_t peer_id,
  463. uint8_t *rx_tlv_hdr)
  464. {
  465. uint32_t frame_mask = wlan_cfg_get_special_frame_cfg(soc->wlan_cfg_ctx);
  466. struct dp_txrx_peer *txrx_peer = NULL;
  467. dp_txrx_ref_handle txrx_ref_handle = NULL;
  468. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  469. &txrx_ref_handle,
  470. DP_MOD_ID_RX_ERR);
  471. if (!txrx_peer) {
  472. dp_info_rl("peer not found");
  473. goto free_nbuf;
  474. }
  475. if (dp_rx_deliver_oor_frame(soc, txrx_peer, nbuf, frame_mask,
  476. rx_tlv_hdr)) {
  477. DP_STATS_INC(soc, rx.err.reo_err_oor_to_stack, 1);
  478. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  479. return;
  480. }
  481. free_nbuf:
  482. if (txrx_peer)
  483. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  484. DP_STATS_INC(soc, rx.err.reo_err_oor_drop, 1);
  485. dp_rx_nbuf_free(nbuf);
  486. }
  487. /**
  488. * dp_rx_err_nbuf_pn_check() - Check if the PN number of this current packet
  489. * is a monotonous increment of packet number
  490. * from the previous successfully re-ordered
  491. * frame.
  492. * @soc: Datapath SOC handle
  493. * @ring_desc: REO ring descriptor
  494. * @nbuf: Current packet
  495. *
  496. * Return: QDF_STATUS_SUCCESS, if the pn check passes, else QDF_STATUS_E_FAILURE
  497. */
  498. static inline QDF_STATUS
  499. dp_rx_err_nbuf_pn_check(struct dp_soc *soc, hal_ring_desc_t ring_desc,
  500. qdf_nbuf_t nbuf)
  501. {
  502. uint64_t prev_pn, curr_pn[2];
  503. if (!hal_rx_encryption_info_valid(soc->hal_soc, qdf_nbuf_data(nbuf)))
  504. return QDF_STATUS_SUCCESS;
  505. hal_rx_reo_prev_pn_get(soc->hal_soc, ring_desc, &prev_pn);
  506. hal_rx_tlv_get_pn_num(soc->hal_soc, qdf_nbuf_data(nbuf), curr_pn);
  507. if (curr_pn[0] > prev_pn)
  508. return QDF_STATUS_SUCCESS;
  509. return QDF_STATUS_E_FAILURE;
  510. }
  511. #ifdef WLAN_SKIP_BAR_UPDATE
  512. static
  513. void dp_rx_err_handle_bar(struct dp_soc *soc,
  514. struct dp_peer *peer,
  515. qdf_nbuf_t nbuf)
  516. {
  517. dp_info_rl("BAR update to H.W is skipped");
  518. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  519. }
  520. #else
  521. static
  522. void dp_rx_err_handle_bar(struct dp_soc *soc,
  523. struct dp_peer *peer,
  524. qdf_nbuf_t nbuf)
  525. {
  526. uint8_t *rx_tlv_hdr;
  527. unsigned char type, subtype;
  528. uint16_t start_seq_num;
  529. uint32_t tid;
  530. QDF_STATUS status;
  531. struct ieee80211_frame_bar *bar;
  532. /*
  533. * 1. Is this a BAR frame. If not Discard it.
  534. * 2. If it is, get the peer id, tid, ssn
  535. * 2a Do a tid update
  536. */
  537. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  538. bar = (struct ieee80211_frame_bar *)(rx_tlv_hdr + soc->rx_pkt_tlv_size);
  539. type = bar->i_fc[0] & IEEE80211_FC0_TYPE_MASK;
  540. subtype = bar->i_fc[0] & IEEE80211_FC0_SUBTYPE_MASK;
  541. if (!(type == IEEE80211_FC0_TYPE_CTL &&
  542. subtype == QDF_IEEE80211_FC0_SUBTYPE_BAR)) {
  543. dp_err_rl("Not a BAR frame!");
  544. return;
  545. }
  546. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc, rx_tlv_hdr);
  547. qdf_assert_always(tid < DP_MAX_TIDS);
  548. start_seq_num = le16toh(bar->i_seq) >> IEEE80211_SEQ_SEQ_SHIFT;
  549. dp_info_rl("tid %u window_size %u start_seq_num %u",
  550. tid, peer->rx_tid[tid].ba_win_size, start_seq_num);
  551. status = dp_rx_tid_update_wifi3(peer, tid,
  552. peer->rx_tid[tid].ba_win_size,
  553. start_seq_num,
  554. true);
  555. if (status != QDF_STATUS_SUCCESS) {
  556. dp_err_rl("failed to handle bar frame update rx tid");
  557. DP_STATS_INC(soc, rx.err.bar_handle_fail_count, 1);
  558. } else {
  559. DP_STATS_INC(soc, rx.err.ssn_update_count, 1);
  560. }
  561. }
  562. #endif
  563. /**
  564. * _dp_rx_bar_frame_handle(): Core of the BAR frame handling
  565. * @soc: Datapath SoC handle
  566. * @nbuf: packet being processed
  567. * @mpdu_desc_info: mpdu desc info for the current packet
  568. * @tid: tid on which the packet arrived
  569. * @err_status: Flag to indicate if REO encountered an error while routing this
  570. * frame
  571. * @error_code: REO error code
  572. *
  573. * Return: None
  574. */
  575. static void
  576. _dp_rx_bar_frame_handle(struct dp_soc *soc, qdf_nbuf_t nbuf,
  577. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  578. uint32_t tid, uint8_t err_status, uint32_t error_code)
  579. {
  580. uint16_t peer_id;
  581. struct dp_peer *peer;
  582. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  583. mpdu_desc_info->peer_meta_data);
  584. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  585. if (!peer)
  586. return;
  587. dp_info_rl("BAR frame: "
  588. " peer_id = %d"
  589. " tid = %u"
  590. " SSN = %d"
  591. " error status = %d",
  592. peer->peer_id,
  593. tid,
  594. mpdu_desc_info->mpdu_seq,
  595. err_status);
  596. if (err_status == HAL_REO_ERROR_DETECTED) {
  597. switch (error_code) {
  598. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  599. case HAL_REO_ERR_BAR_FRAME_OOR:
  600. dp_rx_err_handle_bar(soc, peer, nbuf);
  601. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  602. break;
  603. default:
  604. DP_STATS_INC(soc, rx.bar_frame, 1);
  605. }
  606. }
  607. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  608. }
  609. /**
  610. * dp_rx_bar_frame_handle() - Function to handle err BAR frames
  611. * @soc: core DP main context
  612. * @ring_desc: Hal ring desc
  613. * @rx_desc: dp rx desc
  614. * @mpdu_desc_info: mpdu desc info
  615. * @err_status: error status
  616. * @err_code: error code
  617. *
  618. * Handle the error BAR frames received. Ensure the SOC level
  619. * stats are updated based on the REO error code. The BAR frames
  620. * are further processed by updating the Rx tids with the start
  621. * sequence number (SSN) and BA window size. Desc is returned
  622. * to the free desc list
  623. *
  624. * Return: none
  625. */
  626. static void
  627. dp_rx_bar_frame_handle(struct dp_soc *soc,
  628. hal_ring_desc_t ring_desc,
  629. struct dp_rx_desc *rx_desc,
  630. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  631. uint8_t err_status,
  632. uint32_t err_code)
  633. {
  634. qdf_nbuf_t nbuf;
  635. struct dp_pdev *pdev;
  636. struct rx_desc_pool *rx_desc_pool;
  637. uint8_t *rx_tlv_hdr;
  638. uint32_t tid;
  639. nbuf = rx_desc->nbuf;
  640. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  641. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  642. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  643. rx_desc->unmapped = 1;
  644. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  645. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  646. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  647. rx_tlv_hdr);
  648. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  649. if (!pdev) {
  650. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  651. soc, rx_desc->pool_id);
  652. return;
  653. }
  654. _dp_rx_bar_frame_handle(soc, nbuf, mpdu_desc_info, tid, err_status,
  655. err_code);
  656. dp_rx_err_send_pktlog(soc, pdev, mpdu_desc_info, nbuf,
  657. QDF_TX_RX_STATUS_DROP, true);
  658. dp_rx_link_desc_return(soc, ring_desc,
  659. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  660. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  661. rx_desc->pool_id);
  662. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  663. &pdev->free_list_tail,
  664. rx_desc);
  665. }
  666. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  667. void dp_2k_jump_handle(struct dp_soc *soc, qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr,
  668. uint16_t peer_id, uint8_t tid)
  669. {
  670. struct dp_peer *peer = NULL;
  671. struct dp_rx_tid *rx_tid = NULL;
  672. struct dp_txrx_peer *txrx_peer;
  673. uint32_t frame_mask = FRAME_MASK_IPV4_ARP;
  674. peer = dp_peer_get_ref_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  675. if (!peer) {
  676. dp_rx_err_info_rl("%pK: peer not found", soc);
  677. goto free_nbuf;
  678. }
  679. txrx_peer = dp_get_txrx_peer(peer);
  680. if (!txrx_peer) {
  681. dp_rx_err_info_rl("%pK: txrx_peer not found", soc);
  682. goto free_nbuf;
  683. }
  684. if (tid >= DP_MAX_TIDS) {
  685. dp_info_rl("invalid tid");
  686. goto nbuf_deliver;
  687. }
  688. rx_tid = &peer->rx_tid[tid];
  689. qdf_spin_lock_bh(&rx_tid->tid_lock);
  690. /* only if BA session is active, allow send Delba */
  691. if (rx_tid->ba_status != DP_RX_BA_ACTIVE) {
  692. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  693. goto nbuf_deliver;
  694. }
  695. if (!rx_tid->delba_tx_status) {
  696. rx_tid->delba_tx_retry++;
  697. rx_tid->delba_tx_status = 1;
  698. rx_tid->delba_rcode =
  699. IEEE80211_REASON_QOS_SETUP_REQUIRED;
  700. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  701. if (soc->cdp_soc.ol_ops->send_delba) {
  702. DP_STATS_INC(soc, rx.err.rx_2k_jump_delba_sent,
  703. 1);
  704. soc->cdp_soc.ol_ops->send_delba(
  705. peer->vdev->pdev->soc->ctrl_psoc,
  706. peer->vdev->vdev_id,
  707. peer->mac_addr.raw,
  708. tid,
  709. rx_tid->delba_rcode,
  710. CDP_DELBA_2K_JUMP);
  711. }
  712. } else {
  713. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  714. }
  715. nbuf_deliver:
  716. if (dp_rx_deliver_special_frame(soc, txrx_peer, nbuf, frame_mask,
  717. rx_tlv_hdr)) {
  718. DP_STATS_INC(soc, rx.err.rx_2k_jump_to_stack, 1);
  719. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  720. return;
  721. }
  722. free_nbuf:
  723. if (peer)
  724. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  725. DP_STATS_INC(soc, rx.err.rx_2k_jump_drop, 1);
  726. dp_rx_nbuf_free(nbuf);
  727. }
  728. #if defined(QCA_WIFI_QCA6390) || defined(QCA_WIFI_QCA6490) || \
  729. defined(QCA_WIFI_QCA6750) || defined(QCA_WIFI_KIWI)
  730. bool
  731. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  732. uint8_t pool_id,
  733. uint8_t *rx_tlv_hdr,
  734. qdf_nbuf_t nbuf)
  735. {
  736. struct dp_peer *peer = NULL;
  737. uint8_t *rx_pkt_hdr = hal_rx_pkt_hdr_get(soc->hal_soc, rx_tlv_hdr);
  738. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  739. struct ieee80211_frame *wh = (struct ieee80211_frame *)rx_pkt_hdr;
  740. if (!pdev) {
  741. dp_rx_err_debug("%pK: pdev is null for pool_id = %d",
  742. soc, pool_id);
  743. return false;
  744. }
  745. /*
  746. * WAR- In certain types of packets if peer_id is not correct then
  747. * driver may not be able find. Try finding peer by addr_2 of
  748. * received MPDU
  749. */
  750. if (wh)
  751. peer = dp_peer_find_hash_find(soc, wh->i_addr2, 0,
  752. DP_VDEV_ALL, DP_MOD_ID_RX_ERR);
  753. if (peer) {
  754. dp_verbose_debug("MPDU sw_peer_id & ast_idx is corrupted");
  755. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  756. QDF_TRACE_LEVEL_DEBUG);
  757. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer_id,
  758. 1, qdf_nbuf_len(nbuf));
  759. dp_rx_nbuf_free(nbuf);
  760. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  761. return true;
  762. }
  763. return false;
  764. }
  765. #else
  766. bool
  767. dp_rx_null_q_handle_invalid_peer_id_exception(struct dp_soc *soc,
  768. uint8_t pool_id,
  769. uint8_t *rx_tlv_hdr,
  770. qdf_nbuf_t nbuf)
  771. {
  772. return false;
  773. }
  774. #endif
  775. bool dp_rx_check_pkt_len(struct dp_soc *soc, uint32_t pkt_len)
  776. {
  777. uint16_t buf_size;
  778. buf_size = wlan_cfg_rx_buffer_size(soc->wlan_cfg_ctx);
  779. if (qdf_unlikely(pkt_len > buf_size)) {
  780. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_pkt_len,
  781. 1, pkt_len);
  782. return true;
  783. } else {
  784. return false;
  785. }
  786. }
  787. #ifdef QCA_SUPPORT_EAPOL_OVER_CONTROL_PORT
  788. void
  789. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  790. struct dp_vdev *vdev,
  791. struct dp_txrx_peer *txrx_peer,
  792. qdf_nbuf_t nbuf,
  793. qdf_nbuf_t tail,
  794. bool is_eapol)
  795. {
  796. if (is_eapol && soc->eapol_over_control_port)
  797. dp_rx_eapol_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  798. else
  799. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  800. }
  801. #else
  802. void
  803. dp_rx_deliver_to_osif_stack(struct dp_soc *soc,
  804. struct dp_vdev *vdev,
  805. struct dp_txrx_peer *txrx_peer,
  806. qdf_nbuf_t nbuf,
  807. qdf_nbuf_t tail,
  808. bool is_eapol)
  809. {
  810. dp_rx_deliver_to_stack(soc, vdev, txrx_peer, nbuf, NULL);
  811. }
  812. #endif
  813. #ifdef WLAN_FEATURE_11BE_MLO
  814. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  815. {
  816. return ((qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  817. QDF_MAC_ADDR_SIZE) == 0) ||
  818. (qdf_mem_cmp(eh->ether_dhost, &vdev->mld_mac_addr.raw[0],
  819. QDF_MAC_ADDR_SIZE) == 0));
  820. }
  821. #else
  822. int dp_rx_err_match_dhost(qdf_ether_header_t *eh, struct dp_vdev *vdev)
  823. {
  824. return (qdf_mem_cmp(eh->ether_dhost, &vdev->mac_addr.raw[0],
  825. QDF_MAC_ADDR_SIZE) == 0);
  826. }
  827. #endif
  828. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  829. bool
  830. dp_rx_err_drop_3addr_mcast(struct dp_vdev *vdev, uint8_t *rx_tlv_hdr)
  831. {
  832. struct dp_soc *soc = vdev->pdev->soc;
  833. if (!vdev->drop_3addr_mcast)
  834. return false;
  835. if (vdev->opmode != wlan_op_mode_sta)
  836. return false;
  837. if (hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc, rx_tlv_hdr))
  838. return true;
  839. return false;
  840. }
  841. /**
  842. * dp_rx_err_is_pn_check_needed() - Check if the packet number check is needed
  843. * for this frame received in REO error ring.
  844. * @soc: Datapath SOC handle
  845. * @error: REO error detected or not
  846. * @error_code: Error code in case of REO error
  847. *
  848. * Return: true if pn check if needed in software,
  849. * false, if pn check if not needed.
  850. */
  851. static inline bool
  852. dp_rx_err_is_pn_check_needed(struct dp_soc *soc, uint8_t error,
  853. uint32_t error_code)
  854. {
  855. return (soc->features.pn_in_reo_dest &&
  856. (error == HAL_REO_ERROR_DETECTED &&
  857. (hal_rx_reo_is_2k_jump(error_code) ||
  858. hal_rx_reo_is_oor_error(error_code) ||
  859. hal_rx_reo_is_bar_oor_2k_jump(error_code))));
  860. }
  861. #ifdef DP_WAR_INVALID_FIRST_MSDU_FLAG
  862. static inline void
  863. dp_rx_err_populate_mpdu_desc_info(struct dp_soc *soc, qdf_nbuf_t nbuf,
  864. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  865. bool first_msdu_in_mpdu_processed)
  866. {
  867. if (first_msdu_in_mpdu_processed) {
  868. /*
  869. * This is the 2nd indication of first_msdu in the same mpdu.
  870. * Skip re-parsing the mdpu_desc_info and use the cached one,
  871. * since this msdu is most probably from the current mpdu
  872. * which is being processed
  873. */
  874. } else {
  875. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc,
  876. qdf_nbuf_data(nbuf),
  877. mpdu_desc_info);
  878. }
  879. }
  880. #else
  881. static inline void
  882. dp_rx_err_populate_mpdu_desc_info(struct dp_soc *soc, qdf_nbuf_t nbuf,
  883. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  884. bool first_msdu_in_mpdu_processed)
  885. {
  886. hal_rx_tlv_populate_mpdu_desc_info(soc->hal_soc, qdf_nbuf_data(nbuf),
  887. mpdu_desc_info);
  888. }
  889. #endif
  890. /**
  891. * dp_rx_reo_err_entry_process() - Handles for REO error entry processing
  892. *
  893. * @soc: core txrx main context
  894. * @ring_desc: opaque pointer to the REO error ring descriptor
  895. * @mpdu_desc_info: pointer to mpdu level description info
  896. * @link_desc_va: pointer to msdu_link_desc virtual address
  897. * @err_code: reo error code fetched from ring entry
  898. *
  899. * Function to handle msdus fetched from msdu link desc, currently
  900. * support REO error NULL queue, 2K jump, OOR.
  901. *
  902. * Return: msdu count processed
  903. */
  904. static uint32_t
  905. dp_rx_reo_err_entry_process(struct dp_soc *soc,
  906. void *ring_desc,
  907. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  908. void *link_desc_va,
  909. enum hal_reo_error_code err_code)
  910. {
  911. uint32_t rx_bufs_used = 0;
  912. struct dp_pdev *pdev;
  913. int i;
  914. uint8_t *rx_tlv_hdr_first;
  915. uint8_t *rx_tlv_hdr_last;
  916. uint32_t tid = DP_MAX_TIDS;
  917. uint16_t peer_id;
  918. struct dp_rx_desc *rx_desc;
  919. struct rx_desc_pool *rx_desc_pool;
  920. qdf_nbuf_t nbuf;
  921. qdf_nbuf_t next_nbuf;
  922. struct hal_buf_info buf_info;
  923. struct hal_rx_msdu_list msdu_list;
  924. uint16_t num_msdus;
  925. struct buffer_addr_info cur_link_desc_addr_info = { 0 };
  926. struct buffer_addr_info next_link_desc_addr_info = { 0 };
  927. /* First field in REO Dst ring Desc is buffer_addr_info */
  928. void *buf_addr_info = ring_desc;
  929. qdf_nbuf_t head_nbuf = NULL;
  930. qdf_nbuf_t tail_nbuf = NULL;
  931. uint16_t msdu_processed = 0;
  932. QDF_STATUS status;
  933. bool ret, is_pn_check_needed;
  934. uint8_t rx_desc_pool_id;
  935. struct dp_txrx_peer *txrx_peer = NULL;
  936. dp_txrx_ref_handle txrx_ref_handle = NULL;
  937. hal_ring_handle_t hal_ring_hdl = soc->reo_exception_ring.hal_srng;
  938. bool first_msdu_in_mpdu_processed = false;
  939. bool msdu_dropped = false;
  940. uint8_t link_id = 0;
  941. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  942. mpdu_desc_info->peer_meta_data);
  943. is_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  944. HAL_REO_ERROR_DETECTED,
  945. err_code);
  946. more_msdu_link_desc:
  947. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  948. &num_msdus);
  949. for (i = 0; i < num_msdus; i++) {
  950. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  951. soc,
  952. msdu_list.sw_cookie[i]);
  953. if (dp_assert_always_internal_stat(rx_desc, soc,
  954. rx.err.reo_err_rx_desc_null))
  955. continue;
  956. nbuf = rx_desc->nbuf;
  957. /*
  958. * this is a unlikely scenario where the host is reaping
  959. * a descriptor which it already reaped just a while ago
  960. * but is yet to replenish it back to HW.
  961. * In this case host will dump the last 128 descriptors
  962. * including the software descriptor rx_desc and assert.
  963. */
  964. if (qdf_unlikely(!rx_desc->in_use) ||
  965. qdf_unlikely(!nbuf)) {
  966. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  967. dp_info_rl("Reaping rx_desc not in use!");
  968. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  969. ring_desc, rx_desc);
  970. /* ignore duplicate RX desc and continue to process */
  971. /* Pop out the descriptor */
  972. msdu_dropped = true;
  973. continue;
  974. }
  975. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  976. msdu_list.paddr[i]);
  977. if (!ret) {
  978. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  979. rx_desc->in_err_state = 1;
  980. msdu_dropped = true;
  981. continue;
  982. }
  983. rx_desc_pool_id = rx_desc->pool_id;
  984. /* all buffers from a MSDU link belong to same pdev */
  985. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc_pool_id);
  986. rx_desc_pool = &soc->rx_desc_buf[rx_desc_pool_id];
  987. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  988. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  989. rx_desc->unmapped = 1;
  990. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  991. QDF_NBUF_CB_RX_PKT_LEN(nbuf) = msdu_list.msdu_info[i].msdu_len;
  992. rx_bufs_used++;
  993. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  994. &pdev->free_list_tail, rx_desc);
  995. DP_RX_LIST_APPEND(head_nbuf, tail_nbuf, nbuf);
  996. if (qdf_unlikely(msdu_list.msdu_info[i].msdu_flags &
  997. HAL_MSDU_F_MSDU_CONTINUATION)) {
  998. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  999. continue;
  1000. }
  1001. if (dp_rx_buffer_pool_refill(soc, head_nbuf,
  1002. rx_desc_pool_id)) {
  1003. /* MSDU queued back to the pool */
  1004. msdu_dropped = true;
  1005. head_nbuf = NULL;
  1006. goto process_next_msdu;
  1007. }
  1008. if (is_pn_check_needed) {
  1009. if (msdu_list.msdu_info[i].msdu_flags &
  1010. HAL_MSDU_F_FIRST_MSDU_IN_MPDU) {
  1011. dp_rx_err_populate_mpdu_desc_info(soc, nbuf,
  1012. mpdu_desc_info,
  1013. first_msdu_in_mpdu_processed);
  1014. first_msdu_in_mpdu_processed = true;
  1015. } else {
  1016. if (!first_msdu_in_mpdu_processed) {
  1017. /*
  1018. * If no msdu in this mpdu was dropped
  1019. * due to failed sanity checks, then
  1020. * its not expected to hit this
  1021. * condition. Hence we assert here.
  1022. */
  1023. if (!msdu_dropped)
  1024. qdf_assert_always(0);
  1025. /*
  1026. * We do not have valid mpdu_desc_info
  1027. * to process this nbuf, hence drop it.
  1028. * TODO - Increment stats
  1029. */
  1030. goto process_next_msdu;
  1031. }
  1032. /*
  1033. * DO NOTHING -
  1034. * Continue using the same mpdu_desc_info
  1035. * details populated from the first msdu in
  1036. * the mpdu.
  1037. */
  1038. }
  1039. status = dp_rx_err_nbuf_pn_check(soc, ring_desc, nbuf);
  1040. if (QDF_IS_STATUS_ERROR(status)) {
  1041. DP_STATS_INC(soc, rx.err.pn_in_dest_check_fail,
  1042. 1);
  1043. goto process_next_msdu;
  1044. }
  1045. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1046. mpdu_desc_info->peer_meta_data);
  1047. if (mpdu_desc_info->bar_frame)
  1048. _dp_rx_bar_frame_handle(soc, nbuf,
  1049. mpdu_desc_info, tid,
  1050. HAL_REO_ERROR_DETECTED,
  1051. err_code);
  1052. }
  1053. rx_tlv_hdr_first = qdf_nbuf_data(head_nbuf);
  1054. rx_tlv_hdr_last = qdf_nbuf_data(tail_nbuf);
  1055. if (qdf_unlikely(head_nbuf != tail_nbuf)) {
  1056. /*
  1057. * For SG case, only the length of last skb is valid
  1058. * as HW only populate the msdu_len for last msdu
  1059. * in rx link descriptor, use the length from
  1060. * last skb to overwrite the head skb for further
  1061. * SG processing.
  1062. */
  1063. QDF_NBUF_CB_RX_PKT_LEN(head_nbuf) =
  1064. QDF_NBUF_CB_RX_PKT_LEN(tail_nbuf);
  1065. nbuf = dp_rx_sg_create(soc, head_nbuf);
  1066. qdf_nbuf_set_is_frag(nbuf, 1);
  1067. DP_STATS_INC(soc, rx.err.reo_err_oor_sg_count, 1);
  1068. }
  1069. head_nbuf = NULL;
  1070. dp_rx_nbuf_set_link_id_from_tlv(soc, qdf_nbuf_data(nbuf), nbuf);
  1071. if (pdev && pdev->link_peer_stats &&
  1072. txrx_peer && txrx_peer->is_mld_peer) {
  1073. link_id = dp_rx_get_stats_arr_idx_from_link_id(
  1074. nbuf,
  1075. txrx_peer);
  1076. }
  1077. if (txrx_peer)
  1078. dp_rx_set_nbuf_band(nbuf, txrx_peer, link_id);
  1079. switch (err_code) {
  1080. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1081. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1082. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1083. /*
  1084. * only first msdu, mpdu start description tlv valid?
  1085. * and use it for following msdu.
  1086. */
  1087. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1088. rx_tlv_hdr_last))
  1089. tid = hal_rx_mpdu_start_tid_get(
  1090. soc->hal_soc,
  1091. rx_tlv_hdr_first);
  1092. dp_2k_jump_handle(soc, nbuf, rx_tlv_hdr_last,
  1093. peer_id, tid);
  1094. break;
  1095. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1096. case HAL_REO_ERR_BAR_FRAME_OOR:
  1097. dp_rx_oor_handle(soc, nbuf, peer_id, rx_tlv_hdr_last);
  1098. break;
  1099. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1100. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(
  1101. soc, peer_id,
  1102. &txrx_ref_handle,
  1103. DP_MOD_ID_RX_ERR);
  1104. if (!txrx_peer)
  1105. dp_info_rl("txrx_peer is null peer_id %u",
  1106. peer_id);
  1107. soc->arch_ops.dp_rx_null_q_desc_handle(soc, nbuf,
  1108. rx_tlv_hdr_last,
  1109. rx_desc_pool_id,
  1110. txrx_peer,
  1111. TRUE,
  1112. link_id);
  1113. if (txrx_peer)
  1114. dp_txrx_peer_unref_delete(txrx_ref_handle,
  1115. DP_MOD_ID_RX_ERR);
  1116. break;
  1117. default:
  1118. dp_err_rl("Non-support error code %d", err_code);
  1119. dp_rx_nbuf_free(nbuf);
  1120. }
  1121. process_next_msdu:
  1122. nbuf = head_nbuf;
  1123. while (nbuf) {
  1124. next_nbuf = qdf_nbuf_next(nbuf);
  1125. dp_rx_nbuf_free(nbuf);
  1126. nbuf = next_nbuf;
  1127. }
  1128. msdu_processed++;
  1129. head_nbuf = NULL;
  1130. tail_nbuf = NULL;
  1131. }
  1132. /*
  1133. * If the msdu's are spread across multiple link-descriptors,
  1134. * we cannot depend solely on the msdu_count(e.g., if msdu is
  1135. * spread across multiple buffers).Hence, it is
  1136. * necessary to check the next link_descriptor and release
  1137. * all the msdu's that are part of it.
  1138. */
  1139. hal_rx_get_next_msdu_link_desc_buf_addr_info(
  1140. link_desc_va,
  1141. &next_link_desc_addr_info);
  1142. if (hal_rx_is_buf_addr_info_valid(
  1143. &next_link_desc_addr_info)) {
  1144. /* Clear the next link desc info for the current link_desc */
  1145. hal_rx_clear_next_msdu_link_desc_buf_addr_info(link_desc_va);
  1146. dp_rx_link_desc_return_by_addr(
  1147. soc,
  1148. buf_addr_info,
  1149. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1150. hal_rx_buffer_addr_info_get_paddr(
  1151. &next_link_desc_addr_info,
  1152. &buf_info);
  1153. /* buffer_addr_info is the first element of ring_desc */
  1154. hal_rx_buf_cookie_rbm_get(soc->hal_soc,
  1155. (uint32_t *)&next_link_desc_addr_info,
  1156. &buf_info);
  1157. link_desc_va =
  1158. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  1159. cur_link_desc_addr_info = next_link_desc_addr_info;
  1160. buf_addr_info = &cur_link_desc_addr_info;
  1161. goto more_msdu_link_desc;
  1162. }
  1163. dp_rx_link_desc_return_by_addr(soc, buf_addr_info,
  1164. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1165. if (qdf_unlikely(msdu_processed != mpdu_desc_info->msdu_count))
  1166. DP_STATS_INC(soc, rx.err.msdu_count_mismatch, 1);
  1167. return rx_bufs_used;
  1168. }
  1169. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  1170. void
  1171. dp_rx_process_rxdma_err(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1172. uint8_t *rx_tlv_hdr, struct dp_txrx_peer *txrx_peer,
  1173. uint8_t err_code, uint8_t mac_id, uint8_t link_id)
  1174. {
  1175. uint32_t pkt_len, l2_hdr_offset;
  1176. uint16_t msdu_len;
  1177. struct dp_vdev *vdev;
  1178. qdf_ether_header_t *eh;
  1179. bool is_broadcast;
  1180. /*
  1181. * Check if DMA completed -- msdu_done is the last bit
  1182. * to be written
  1183. */
  1184. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1185. dp_err_rl("MSDU DONE failure");
  1186. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1187. QDF_TRACE_LEVEL_INFO);
  1188. qdf_assert(0);
  1189. }
  1190. l2_hdr_offset = hal_rx_msdu_end_l3_hdr_padding_get(soc->hal_soc,
  1191. rx_tlv_hdr);
  1192. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1193. pkt_len = msdu_len + l2_hdr_offset + soc->rx_pkt_tlv_size;
  1194. if (dp_rx_check_pkt_len(soc, pkt_len)) {
  1195. /* Drop & free packet */
  1196. dp_rx_nbuf_free(nbuf);
  1197. return;
  1198. }
  1199. /* Set length in nbuf */
  1200. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  1201. qdf_nbuf_set_next(nbuf, NULL);
  1202. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1203. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1204. if (!txrx_peer) {
  1205. QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP, "txrx_peer is NULL");
  1206. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1207. qdf_nbuf_len(nbuf));
  1208. /* Trigger invalid peer handler wrapper */
  1209. dp_rx_process_invalid_peer_wrapper(soc, nbuf, true, mac_id);
  1210. return;
  1211. }
  1212. vdev = txrx_peer->vdev;
  1213. if (!vdev) {
  1214. dp_rx_err_info_rl("%pK: INVALID vdev %pK OR osif_rx", soc,
  1215. vdev);
  1216. /* Drop & free packet */
  1217. dp_rx_nbuf_free(nbuf);
  1218. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1219. return;
  1220. }
  1221. /*
  1222. * Advance the packet start pointer by total size of
  1223. * pre-header TLV's
  1224. */
  1225. dp_rx_skip_tlvs(soc, nbuf, l2_hdr_offset);
  1226. if (err_code == HAL_RXDMA_ERR_WIFI_PARSE) {
  1227. uint8_t *pkt_type;
  1228. pkt_type = qdf_nbuf_data(nbuf) + (2 * QDF_MAC_ADDR_SIZE);
  1229. if (*(uint16_t *)pkt_type == htons(QDF_ETH_TYPE_8021Q)) {
  1230. if (*(uint16_t *)(pkt_type + DP_SKIP_VLAN) ==
  1231. htons(QDF_LLC_STP)) {
  1232. DP_STATS_INC(vdev->pdev, vlan_tag_stp_cnt, 1);
  1233. goto process_mesh;
  1234. } else {
  1235. goto process_rx;
  1236. }
  1237. }
  1238. }
  1239. if (vdev->rx_decap_type == htt_cmn_pkt_type_raw)
  1240. goto process_mesh;
  1241. /*
  1242. * WAPI cert AP sends rekey frames as unencrypted.
  1243. * Thus RXDMA will report unencrypted frame error.
  1244. * To pass WAPI cert case, SW needs to pass unencrypted
  1245. * rekey frame to stack.
  1246. */
  1247. if (qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1248. goto process_rx;
  1249. }
  1250. /*
  1251. * In dynamic WEP case rekey frames are not encrypted
  1252. * similar to WAPI. Allow EAPOL when 8021+wep is enabled and
  1253. * key install is already done
  1254. */
  1255. if ((vdev->sec_type == cdp_sec_type_wep104) &&
  1256. (qdf_nbuf_is_ipv4_eapol_pkt(nbuf)))
  1257. goto process_rx;
  1258. process_mesh:
  1259. if (!vdev->mesh_vdev && err_code == HAL_RXDMA_ERR_UNENCRYPTED) {
  1260. dp_rx_nbuf_free(nbuf);
  1261. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1262. return;
  1263. }
  1264. if (vdev->mesh_vdev) {
  1265. if (dp_rx_filter_mesh_packets(vdev, nbuf, rx_tlv_hdr)
  1266. == QDF_STATUS_SUCCESS) {
  1267. dp_rx_err_info("%pK: mesh pkt filtered", soc);
  1268. DP_STATS_INC(vdev->pdev, dropped.mesh_filter, 1);
  1269. dp_rx_nbuf_free(nbuf);
  1270. return;
  1271. }
  1272. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr, txrx_peer);
  1273. }
  1274. process_rx:
  1275. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1276. rx_tlv_hdr) &&
  1277. (vdev->rx_decap_type ==
  1278. htt_cmn_pkt_type_ethernet))) {
  1279. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1280. is_broadcast = (QDF_IS_ADDR_BROADCAST
  1281. (eh->ether_dhost)) ? 1 : 0 ;
  1282. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.multicast, 1,
  1283. qdf_nbuf_len(nbuf), link_id);
  1284. if (is_broadcast) {
  1285. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.bcast, 1,
  1286. qdf_nbuf_len(nbuf),
  1287. link_id);
  1288. }
  1289. } else {
  1290. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.unicast, 1,
  1291. qdf_nbuf_len(nbuf),
  1292. link_id);
  1293. }
  1294. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1295. dp_rx_deliver_raw(vdev, nbuf, txrx_peer, link_id);
  1296. } else {
  1297. /* Update the protocol tag in SKB based on CCE metadata */
  1298. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1299. EXCEPTION_DEST_RING_ID, true, true);
  1300. /* Update the flow tag in SKB based on FSE metadata */
  1301. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr, true);
  1302. DP_PEER_STATS_FLAT_INC(txrx_peer, to_stack.num, 1);
  1303. qdf_nbuf_set_exc_frame(nbuf, 1);
  1304. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  1305. qdf_nbuf_is_ipv4_eapol_pkt(nbuf));
  1306. }
  1307. return;
  1308. }
  1309. void dp_rx_process_mic_error(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1310. uint8_t *rx_tlv_hdr,
  1311. struct dp_txrx_peer *txrx_peer)
  1312. {
  1313. struct dp_vdev *vdev = NULL;
  1314. struct dp_pdev *pdev = NULL;
  1315. struct ol_if_ops *tops = NULL;
  1316. uint16_t rx_seq, fragno;
  1317. uint8_t is_raw;
  1318. unsigned int tid;
  1319. QDF_STATUS status;
  1320. struct cdp_rx_mic_err_info mic_failure_info;
  1321. if (!hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1322. rx_tlv_hdr))
  1323. return;
  1324. if (!txrx_peer) {
  1325. dp_info_rl("txrx_peer not found");
  1326. goto fail;
  1327. }
  1328. vdev = txrx_peer->vdev;
  1329. if (!vdev) {
  1330. dp_info_rl("VDEV not found");
  1331. goto fail;
  1332. }
  1333. pdev = vdev->pdev;
  1334. if (!pdev) {
  1335. dp_info_rl("PDEV not found");
  1336. goto fail;
  1337. }
  1338. is_raw = HAL_IS_DECAP_FORMAT_RAW(soc->hal_soc, qdf_nbuf_data(nbuf));
  1339. if (is_raw) {
  1340. fragno = dp_rx_frag_get_mpdu_frag_number(soc,
  1341. qdf_nbuf_data(nbuf));
  1342. /* Can get only last fragment */
  1343. if (fragno) {
  1344. tid = hal_rx_mpdu_start_tid_get(soc->hal_soc,
  1345. qdf_nbuf_data(nbuf));
  1346. rx_seq = hal_rx_get_rx_sequence(soc->hal_soc,
  1347. qdf_nbuf_data(nbuf));
  1348. status = dp_rx_defrag_add_last_frag(soc, txrx_peer,
  1349. tid, rx_seq, nbuf);
  1350. dp_info_rl("Frag pkt seq# %d frag# %d consumed "
  1351. "status %d !", rx_seq, fragno, status);
  1352. return;
  1353. }
  1354. }
  1355. if (hal_rx_mpdu_get_addr1(soc->hal_soc, qdf_nbuf_data(nbuf),
  1356. &mic_failure_info.da_mac_addr.bytes[0])) {
  1357. dp_err_rl("Failed to get da_mac_addr");
  1358. goto fail;
  1359. }
  1360. if (hal_rx_mpdu_get_addr2(soc->hal_soc, qdf_nbuf_data(nbuf),
  1361. &mic_failure_info.ta_mac_addr.bytes[0])) {
  1362. dp_err_rl("Failed to get ta_mac_addr");
  1363. goto fail;
  1364. }
  1365. mic_failure_info.key_id = 0;
  1366. mic_failure_info.multicast =
  1367. IEEE80211_IS_MULTICAST(mic_failure_info.da_mac_addr.bytes);
  1368. qdf_mem_zero(mic_failure_info.tsc, MIC_SEQ_CTR_SIZE);
  1369. mic_failure_info.frame_type = cdp_rx_frame_type_802_11;
  1370. mic_failure_info.data = NULL;
  1371. mic_failure_info.vdev_id = vdev->vdev_id;
  1372. tops = pdev->soc->cdp_soc.ol_ops;
  1373. if (tops->rx_mic_error)
  1374. tops->rx_mic_error(soc->ctrl_psoc, pdev->pdev_id,
  1375. &mic_failure_info);
  1376. fail:
  1377. dp_rx_nbuf_free(nbuf);
  1378. return;
  1379. }
  1380. #if defined(WLAN_FEATURE_11BE_MLO) && defined(WLAN_MLO_MULTI_CHIP) && \
  1381. defined(WLAN_MCAST_MLO)
  1382. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1383. struct dp_vdev *vdev,
  1384. struct dp_txrx_peer *peer,
  1385. qdf_nbuf_t nbuf,
  1386. uint8_t link_id)
  1387. {
  1388. if (soc->arch_ops.dp_rx_mcast_handler) {
  1389. if (soc->arch_ops.dp_rx_mcast_handler(soc, vdev, peer,
  1390. nbuf, link_id))
  1391. return true;
  1392. }
  1393. return false;
  1394. }
  1395. #else
  1396. static bool dp_rx_igmp_handler(struct dp_soc *soc,
  1397. struct dp_vdev *vdev,
  1398. struct dp_txrx_peer *peer,
  1399. qdf_nbuf_t nbuf,
  1400. uint8_t link_id)
  1401. {
  1402. return false;
  1403. }
  1404. #endif
  1405. /**
  1406. * dp_rx_err_route_hdl() - Function to send EAPOL frames to stack
  1407. * Free any other packet which comes in
  1408. * this path.
  1409. *
  1410. * @soc: core DP main context
  1411. * @nbuf: buffer pointer
  1412. * @txrx_peer: txrx peer handle
  1413. * @rx_tlv_hdr: start of rx tlv header
  1414. * @err_src: rxdma/reo
  1415. * @link_id: link id on which the packet is received
  1416. *
  1417. * This function indicates EAPOL frame received in wbm error ring to stack.
  1418. * Any other frame should be dropped.
  1419. *
  1420. * Return: SUCCESS if delivered to stack
  1421. */
  1422. static void
  1423. dp_rx_err_route_hdl(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1424. struct dp_txrx_peer *txrx_peer, uint8_t *rx_tlv_hdr,
  1425. enum hal_rx_wbm_error_source err_src,
  1426. uint8_t link_id)
  1427. {
  1428. uint32_t pkt_len;
  1429. uint16_t msdu_len;
  1430. struct dp_vdev *vdev;
  1431. struct hal_rx_msdu_metadata msdu_metadata;
  1432. bool is_eapol;
  1433. uint16_t buf_size;
  1434. buf_size = wlan_cfg_rx_buffer_size(soc->wlan_cfg_ctx);
  1435. qdf_nbuf_set_rx_chfrag_start(
  1436. nbuf,
  1437. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1438. rx_tlv_hdr));
  1439. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1440. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1441. rx_tlv_hdr));
  1442. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1443. rx_tlv_hdr));
  1444. qdf_nbuf_set_da_valid(nbuf,
  1445. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1446. rx_tlv_hdr));
  1447. qdf_nbuf_set_sa_valid(nbuf,
  1448. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1449. rx_tlv_hdr));
  1450. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1451. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1452. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1453. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1454. if (dp_rx_check_pkt_len(soc, pkt_len))
  1455. goto drop_nbuf;
  1456. /* Set length in nbuf */
  1457. qdf_nbuf_set_pktlen(nbuf, qdf_min(pkt_len, (uint32_t)buf_size));
  1458. }
  1459. /*
  1460. * Check if DMA completed -- msdu_done is the last bit
  1461. * to be written
  1462. */
  1463. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1464. dp_err_rl("MSDU DONE failure");
  1465. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1466. QDF_TRACE_LEVEL_INFO);
  1467. qdf_assert(0);
  1468. }
  1469. if (!txrx_peer)
  1470. goto drop_nbuf;
  1471. vdev = txrx_peer->vdev;
  1472. if (!vdev) {
  1473. dp_err_rl("Null vdev!");
  1474. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1475. goto drop_nbuf;
  1476. }
  1477. /*
  1478. * Advance the packet start pointer by total size of
  1479. * pre-header TLV's
  1480. */
  1481. if (qdf_nbuf_is_frag(nbuf))
  1482. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1483. else
  1484. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1485. soc->rx_pkt_tlv_size));
  1486. QDF_NBUF_CB_RX_PEER_ID(nbuf) = txrx_peer->peer_id;
  1487. if (dp_rx_igmp_handler(soc, vdev, txrx_peer, nbuf, link_id))
  1488. return;
  1489. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1490. /*
  1491. * Indicate EAPOL frame to stack only when vap mac address
  1492. * matches the destination address.
  1493. */
  1494. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1495. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1496. qdf_ether_header_t *eh =
  1497. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1498. if (dp_rx_err_match_dhost(eh, vdev)) {
  1499. DP_STATS_INC_PKT(vdev, rx_i.routed_eapol_pkt, 1,
  1500. qdf_nbuf_len(nbuf));
  1501. /*
  1502. * Update the protocol tag in SKB based on
  1503. * CCE metadata.
  1504. */
  1505. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1506. EXCEPTION_DEST_RING_ID,
  1507. true, true);
  1508. /* Update the flow tag in SKB based on FSE metadata */
  1509. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  1510. true);
  1511. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  1512. qdf_nbuf_len(nbuf),
  1513. vdev->pdev->enhanced_stats_en);
  1514. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  1515. rx.rx_success, 1,
  1516. qdf_nbuf_len(nbuf),
  1517. link_id);
  1518. qdf_nbuf_set_exc_frame(nbuf, 1);
  1519. qdf_nbuf_set_next(nbuf, NULL);
  1520. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf,
  1521. NULL, is_eapol);
  1522. return;
  1523. }
  1524. }
  1525. drop_nbuf:
  1526. DP_STATS_INCC(soc, rx.reo2rel_route_drop, 1,
  1527. err_src == HAL_RX_WBM_ERR_SRC_REO);
  1528. DP_STATS_INCC(soc, rx.rxdma2rel_route_drop, 1,
  1529. err_src == HAL_RX_WBM_ERR_SRC_RXDMA);
  1530. dp_rx_nbuf_free(nbuf);
  1531. }
  1532. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1533. #ifdef DP_RX_DESC_COOKIE_INVALIDATE
  1534. /**
  1535. * dp_rx_link_cookie_check() - Validate link desc cookie
  1536. * @ring_desc: ring descriptor
  1537. *
  1538. * Return: qdf status
  1539. */
  1540. static inline QDF_STATUS
  1541. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1542. {
  1543. if (qdf_unlikely(HAL_RX_REO_BUF_LINK_COOKIE_INVALID_GET(ring_desc)))
  1544. return QDF_STATUS_E_FAILURE;
  1545. return QDF_STATUS_SUCCESS;
  1546. }
  1547. /**
  1548. * dp_rx_link_cookie_invalidate() - Invalidate link desc cookie
  1549. * @ring_desc: ring descriptor
  1550. *
  1551. * Return: None
  1552. */
  1553. static inline void
  1554. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1555. {
  1556. HAL_RX_REO_BUF_LINK_COOKIE_INVALID_SET(ring_desc);
  1557. }
  1558. #else
  1559. static inline QDF_STATUS
  1560. dp_rx_link_cookie_check(hal_ring_desc_t ring_desc)
  1561. {
  1562. return QDF_STATUS_SUCCESS;
  1563. }
  1564. static inline void
  1565. dp_rx_link_cookie_invalidate(hal_ring_desc_t ring_desc)
  1566. {
  1567. }
  1568. #endif
  1569. #ifdef WLAN_FEATURE_DP_RX_RING_HISTORY
  1570. /**
  1571. * dp_rx_err_ring_record_entry() - Record rx err ring history
  1572. * @soc: Datapath soc structure
  1573. * @paddr: paddr of the buffer in RX err ring
  1574. * @sw_cookie: SW cookie of the buffer in RX err ring
  1575. * @rbm: Return buffer manager of the buffer in RX err ring
  1576. *
  1577. * Return: None
  1578. */
  1579. static inline void
  1580. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1581. uint32_t sw_cookie, uint8_t rbm)
  1582. {
  1583. struct dp_buf_info_record *record;
  1584. uint32_t idx;
  1585. if (qdf_unlikely(!soc->rx_err_ring_history))
  1586. return;
  1587. idx = dp_history_get_next_index(&soc->rx_err_ring_history->index,
  1588. DP_RX_ERR_HIST_MAX);
  1589. /* No NULL check needed for record since its an array */
  1590. record = &soc->rx_err_ring_history->entry[idx];
  1591. record->timestamp = qdf_get_log_timestamp();
  1592. record->hbi.paddr = paddr;
  1593. record->hbi.sw_cookie = sw_cookie;
  1594. record->hbi.rbm = rbm;
  1595. }
  1596. #else
  1597. static inline void
  1598. dp_rx_err_ring_record_entry(struct dp_soc *soc, uint64_t paddr,
  1599. uint32_t sw_cookie, uint8_t rbm)
  1600. {
  1601. }
  1602. #endif
  1603. #if defined(HANDLE_RX_REROUTE_ERR) || defined(REO_EXCEPTION_MSDU_WAR)
  1604. static int dp_rx_err_handle_msdu_buf(struct dp_soc *soc,
  1605. hal_ring_desc_t ring_desc)
  1606. {
  1607. int lmac_id = DP_INVALID_LMAC_ID;
  1608. struct dp_rx_desc *rx_desc;
  1609. struct hal_buf_info hbi;
  1610. struct dp_pdev *pdev;
  1611. struct rx_desc_pool *rx_desc_pool;
  1612. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1613. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, hbi.sw_cookie);
  1614. /* sanity */
  1615. if (!rx_desc) {
  1616. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_invalid_cookie, 1);
  1617. goto assert_return;
  1618. }
  1619. if (!rx_desc->nbuf)
  1620. goto assert_return;
  1621. dp_rx_err_ring_record_entry(soc, hbi.paddr,
  1622. hbi.sw_cookie,
  1623. hal_rx_ret_buf_manager_get(soc->hal_soc,
  1624. ring_desc));
  1625. if (hbi.paddr != qdf_nbuf_get_frag_paddr(rx_desc->nbuf, 0)) {
  1626. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1627. rx_desc->in_err_state = 1;
  1628. goto assert_return;
  1629. }
  1630. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1631. /* After this point the rx_desc and nbuf are valid */
  1632. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1633. qdf_assert_always(!rx_desc->unmapped);
  1634. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, rx_desc->nbuf);
  1635. rx_desc->unmapped = 1;
  1636. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1637. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  1638. rx_desc->pool_id);
  1639. pdev = dp_get_pdev_for_lmac_id(soc, rx_desc->pool_id);
  1640. lmac_id = rx_desc->pool_id;
  1641. dp_rx_add_to_free_desc_list(&pdev->free_list_head,
  1642. &pdev->free_list_tail,
  1643. rx_desc);
  1644. return lmac_id;
  1645. assert_return:
  1646. qdf_assert(0);
  1647. return lmac_id;
  1648. }
  1649. #endif
  1650. #ifdef HANDLE_RX_REROUTE_ERR
  1651. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1652. {
  1653. int ret;
  1654. uint64_t cur_time_stamp;
  1655. DP_STATS_INC(soc, rx.err.reo_err_msdu_buf_rcved, 1);
  1656. /* Recover if overall error count exceeds threshold */
  1657. if (soc->stats.rx.err.reo_err_msdu_buf_rcved >
  1658. DP_MAX_REG_RX_ROUTING_ERRS_THRESHOLD) {
  1659. dp_err("pkt threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1660. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1661. soc->rx_route_err_start_pkt_ts);
  1662. qdf_trigger_self_recovery(NULL, QDF_RX_REG_PKT_ROUTE_ERR);
  1663. }
  1664. cur_time_stamp = qdf_get_log_timestamp_usecs();
  1665. if (!soc->rx_route_err_start_pkt_ts)
  1666. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1667. /* Recover if threshold number of packets received in threshold time */
  1668. if ((cur_time_stamp - soc->rx_route_err_start_pkt_ts) >
  1669. DP_RX_ERR_ROUTE_TIMEOUT_US) {
  1670. soc->rx_route_err_start_pkt_ts = cur_time_stamp;
  1671. if (soc->rx_route_err_in_window >
  1672. DP_MAX_REG_RX_ROUTING_ERRS_IN_TIMEOUT) {
  1673. qdf_trigger_self_recovery(NULL,
  1674. QDF_RX_REG_PKT_ROUTE_ERR);
  1675. dp_err("rate threshold breached! reo_err_msdu_buf_rcved %u first err pkt time_stamp %llu",
  1676. soc->stats.rx.err.reo_err_msdu_buf_rcved,
  1677. soc->rx_route_err_start_pkt_ts);
  1678. } else {
  1679. soc->rx_route_err_in_window = 1;
  1680. }
  1681. } else {
  1682. soc->rx_route_err_in_window++;
  1683. }
  1684. ret = dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1685. return ret;
  1686. }
  1687. #else /* HANDLE_RX_REROUTE_ERR */
  1688. #ifdef REO_EXCEPTION_MSDU_WAR
  1689. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1690. {
  1691. return dp_rx_err_handle_msdu_buf(soc, ring_desc);
  1692. }
  1693. #else /* REO_EXCEPTION_MSDU_WAR */
  1694. static int dp_rx_err_exception(struct dp_soc *soc, hal_ring_desc_t ring_desc)
  1695. {
  1696. qdf_assert_always(0);
  1697. return DP_INVALID_LMAC_ID;
  1698. }
  1699. #endif /* REO_EXCEPTION_MSDU_WAR */
  1700. #endif /* HANDLE_RX_REROUTE_ERR */
  1701. #ifdef WLAN_MLO_MULTI_CHIP
  1702. /**
  1703. * dp_idle_link_bm_id_check() - war for HW issue
  1704. *
  1705. * @soc: DP SOC handle
  1706. * @rbm: idle link RBM value
  1707. * @ring_desc: reo error link descriptor
  1708. *
  1709. * This is a war for HW issue where link descriptor
  1710. * of partner soc received due to packets wrongly
  1711. * interpreted as fragments
  1712. *
  1713. * Return: true in case link desc is consumed
  1714. * false in other cases
  1715. */
  1716. static bool dp_idle_link_bm_id_check(struct dp_soc *soc, uint8_t rbm,
  1717. void *ring_desc)
  1718. {
  1719. struct dp_soc *replenish_soc = NULL;
  1720. /* return ok incase of link desc of same soc */
  1721. if (rbm == soc->idle_link_bm_id)
  1722. return false;
  1723. if (soc->arch_ops.dp_soc_get_by_idle_bm_id)
  1724. replenish_soc =
  1725. soc->arch_ops.dp_soc_get_by_idle_bm_id(soc, rbm);
  1726. qdf_assert_always(replenish_soc);
  1727. /*
  1728. * For WIN usecase we should only get fragment packets in
  1729. * this ring as for MLO case fragmentation is not supported
  1730. * we should not see links from other soc.
  1731. *
  1732. * Drop all packets from partner soc and replenish the descriptors
  1733. */
  1734. dp_handle_wbm_internal_error(replenish_soc, ring_desc,
  1735. HAL_WBM_RELEASE_RING_2_DESC_TYPE);
  1736. return true;
  1737. }
  1738. #else
  1739. static bool dp_idle_link_bm_id_check(struct dp_soc *soc, uint8_t rbm,
  1740. void *ring_desc)
  1741. {
  1742. return false;
  1743. }
  1744. #endif
  1745. static inline void
  1746. dp_rx_err_dup_frame(struct dp_soc *soc,
  1747. struct hal_rx_mpdu_desc_info *mpdu_desc_info)
  1748. {
  1749. struct dp_txrx_peer *txrx_peer = NULL;
  1750. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1751. uint16_t peer_id;
  1752. peer_id =
  1753. dp_rx_peer_metadata_peer_id_get(soc,
  1754. mpdu_desc_info->peer_meta_data);
  1755. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  1756. &txrx_ref_handle,
  1757. DP_MOD_ID_RX_ERR);
  1758. if (txrx_peer) {
  1759. DP_STATS_INC(txrx_peer->vdev, rx.duplicate_count, 1);
  1760. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX_ERR);
  1761. }
  1762. }
  1763. uint32_t
  1764. dp_rx_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  1765. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  1766. {
  1767. hal_ring_desc_t ring_desc;
  1768. hal_soc_handle_t hal_soc;
  1769. uint32_t count = 0;
  1770. uint32_t rx_bufs_used = 0;
  1771. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = { 0 };
  1772. uint8_t mac_id = 0;
  1773. uint8_t buf_type;
  1774. uint8_t err_status;
  1775. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  1776. struct hal_buf_info hbi;
  1777. struct dp_pdev *dp_pdev;
  1778. struct dp_srng *dp_rxdma_srng;
  1779. struct rx_desc_pool *rx_desc_pool;
  1780. void *link_desc_va;
  1781. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  1782. uint16_t num_msdus;
  1783. struct dp_rx_desc *rx_desc = NULL;
  1784. QDF_STATUS status;
  1785. bool ret;
  1786. uint32_t error_code = 0;
  1787. bool sw_pn_check_needed;
  1788. int max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  1789. int i, rx_bufs_reaped_total;
  1790. uint16_t peer_id;
  1791. struct dp_txrx_peer *txrx_peer = NULL;
  1792. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1793. /* Debug -- Remove later */
  1794. qdf_assert(soc && hal_ring_hdl);
  1795. hal_soc = soc->hal_soc;
  1796. /* Debug -- Remove later */
  1797. qdf_assert(hal_soc);
  1798. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1799. /* TODO */
  1800. /*
  1801. * Need API to convert from hal_ring pointer to
  1802. * Ring Type / Ring Id combo
  1803. */
  1804. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  1805. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK", soc,
  1806. hal_ring_hdl);
  1807. goto done;
  1808. }
  1809. while (qdf_likely(quota-- && (ring_desc =
  1810. hal_srng_dst_peek(hal_soc,
  1811. hal_ring_hdl)))) {
  1812. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  1813. err_status = hal_rx_err_status_get(hal_soc, ring_desc);
  1814. buf_type = hal_rx_reo_buf_type_get(hal_soc, ring_desc);
  1815. if (err_status == HAL_REO_ERROR_DETECTED)
  1816. error_code = hal_rx_get_reo_error_code(hal_soc,
  1817. ring_desc);
  1818. qdf_mem_set(&mpdu_desc_info, sizeof(mpdu_desc_info), 0);
  1819. sw_pn_check_needed = dp_rx_err_is_pn_check_needed(soc,
  1820. err_status,
  1821. error_code);
  1822. if (!sw_pn_check_needed) {
  1823. /*
  1824. * MPDU desc info will be present in the REO desc
  1825. * only in the below scenarios
  1826. * 1) pn_in_dest_disabled: always
  1827. * 2) pn_in_dest enabled: All cases except 2k-jup
  1828. * and OOR errors
  1829. */
  1830. hal_rx_mpdu_desc_info_get(hal_soc, ring_desc,
  1831. &mpdu_desc_info);
  1832. }
  1833. if (HAL_RX_REO_DESC_MSDU_COUNT_GET(ring_desc) == 0)
  1834. goto next_entry;
  1835. /*
  1836. * For REO error ring, only MSDU LINK DESC is expected.
  1837. * Handle HAL_RX_REO_MSDU_BUF_ADDR_TYPE exception case.
  1838. */
  1839. if (qdf_unlikely(buf_type != HAL_RX_REO_MSDU_LINK_DESC_TYPE)) {
  1840. int lmac_id;
  1841. lmac_id = dp_rx_err_exception(soc, ring_desc);
  1842. if (lmac_id >= 0)
  1843. rx_bufs_reaped[lmac_id] += 1;
  1844. goto next_entry;
  1845. }
  1846. hal_rx_buf_cookie_rbm_get(hal_soc, (uint32_t *)ring_desc,
  1847. &hbi);
  1848. /*
  1849. * check for the magic number in the sw cookie
  1850. */
  1851. qdf_assert_always((hbi.sw_cookie >> LINK_DESC_ID_SHIFT) &
  1852. soc->link_desc_id_start);
  1853. if (dp_idle_link_bm_id_check(soc, hbi.rbm, ring_desc)) {
  1854. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  1855. goto next_entry;
  1856. }
  1857. status = dp_rx_link_cookie_check(ring_desc);
  1858. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1859. DP_STATS_INC(soc, rx.err.invalid_link_cookie, 1);
  1860. break;
  1861. }
  1862. hal_rx_reo_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  1863. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &hbi);
  1864. hal_rx_msdu_list_get(soc->hal_soc, link_desc_va, &msdu_list,
  1865. &num_msdus);
  1866. if (!num_msdus ||
  1867. !dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[0])) {
  1868. dp_rx_err_info_rl("Invalid MSDU info num_msdus %u cookie: 0x%x",
  1869. num_msdus, msdu_list.sw_cookie[0]);
  1870. dp_rx_link_desc_return(soc, ring_desc,
  1871. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  1872. goto next_entry;
  1873. }
  1874. dp_rx_err_ring_record_entry(soc, msdu_list.paddr[0],
  1875. msdu_list.sw_cookie[0],
  1876. msdu_list.rbm[0]);
  1877. // TODO - BE- Check if the RBM is to be checked for all chips
  1878. if (qdf_unlikely((msdu_list.rbm[0] !=
  1879. dp_rx_get_rx_bm_id(soc)) &&
  1880. (msdu_list.rbm[0] !=
  1881. soc->idle_link_bm_id) &&
  1882. (msdu_list.rbm[0] !=
  1883. dp_rx_get_defrag_bm_id(soc)))) {
  1884. /* TODO */
  1885. /* Call appropriate handler */
  1886. if (!wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1887. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  1888. dp_rx_err_err("%pK: Invalid RBM %d",
  1889. soc, msdu_list.rbm[0]);
  1890. }
  1891. /* Return link descriptor through WBM ring (SW2WBM)*/
  1892. dp_rx_link_desc_return(soc, ring_desc,
  1893. HAL_BM_ACTION_RELEASE_MSDU_LIST);
  1894. goto next_entry;
  1895. }
  1896. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  1897. soc,
  1898. msdu_list.sw_cookie[0]);
  1899. qdf_assert_always(rx_desc);
  1900. mac_id = rx_desc->pool_id;
  1901. if (sw_pn_check_needed) {
  1902. goto process_reo_error_code;
  1903. }
  1904. if (mpdu_desc_info.bar_frame) {
  1905. qdf_assert_always(mpdu_desc_info.msdu_count == 1);
  1906. dp_rx_bar_frame_handle(soc, ring_desc, rx_desc,
  1907. &mpdu_desc_info, err_status,
  1908. error_code);
  1909. rx_bufs_reaped[mac_id] += 1;
  1910. goto next_entry;
  1911. }
  1912. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  1913. /*
  1914. * We only handle one msdu per link desc for fragmented
  1915. * case. We drop the msdus and release the link desc
  1916. * back if there are more than one msdu in link desc.
  1917. */
  1918. if (qdf_unlikely(num_msdus > 1)) {
  1919. count = dp_rx_msdus_drop(soc, ring_desc,
  1920. &mpdu_desc_info,
  1921. &mac_id, quota);
  1922. rx_bufs_reaped[mac_id] += count;
  1923. goto next_entry;
  1924. }
  1925. /*
  1926. * this is a unlikely scenario where the host is reaping
  1927. * a descriptor which it already reaped just a while ago
  1928. * but is yet to replenish it back to HW.
  1929. * In this case host will dump the last 128 descriptors
  1930. * including the software descriptor rx_desc and assert.
  1931. */
  1932. if (qdf_unlikely(!rx_desc->in_use)) {
  1933. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  1934. dp_info_rl("Reaping rx_desc not in use!");
  1935. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1936. ring_desc, rx_desc);
  1937. /* ignore duplicate RX desc and continue */
  1938. /* Pop out the descriptor */
  1939. goto next_entry;
  1940. }
  1941. ret = dp_rx_desc_paddr_sanity_check(rx_desc,
  1942. msdu_list.paddr[0]);
  1943. if (!ret) {
  1944. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1945. rx_desc->in_err_state = 1;
  1946. goto next_entry;
  1947. }
  1948. count = dp_rx_frag_handle(soc,
  1949. ring_desc, &mpdu_desc_info,
  1950. rx_desc, &mac_id, quota);
  1951. rx_bufs_reaped[mac_id] += count;
  1952. DP_STATS_INC(soc, rx.rx_frags, 1);
  1953. peer_id = dp_rx_peer_metadata_peer_id_get(soc,
  1954. mpdu_desc_info.peer_meta_data);
  1955. txrx_peer =
  1956. dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  1957. &txrx_ref_handle,
  1958. DP_MOD_ID_RX_ERR);
  1959. if (txrx_peer) {
  1960. DP_STATS_INC(txrx_peer->vdev,
  1961. rx.fragment_count, 1);
  1962. dp_txrx_peer_unref_delete(txrx_ref_handle,
  1963. DP_MOD_ID_RX_ERR);
  1964. }
  1965. goto next_entry;
  1966. }
  1967. process_reo_error_code:
  1968. /*
  1969. * Expect REO errors to be handled after this point
  1970. */
  1971. qdf_assert_always(err_status == HAL_REO_ERROR_DETECTED);
  1972. dp_info_rl("Got pkt with REO ERROR: %d", error_code);
  1973. switch (error_code) {
  1974. case HAL_REO_ERR_PN_CHECK_FAILED:
  1975. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  1976. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  1977. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1978. if (dp_pdev)
  1979. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  1980. count = dp_rx_pn_error_handle(soc,
  1981. ring_desc,
  1982. &mpdu_desc_info, &mac_id,
  1983. quota);
  1984. rx_bufs_reaped[mac_id] += count;
  1985. break;
  1986. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  1987. case HAL_REO_ERR_2K_ERROR_HANDLING_FLAG_SET:
  1988. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  1989. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  1990. case HAL_REO_ERR_BAR_FRAME_OOR:
  1991. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  1992. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  1993. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  1994. if (dp_pdev)
  1995. DP_STATS_INC(dp_pdev, err.reo_error, 1);
  1996. count = dp_rx_reo_err_entry_process(
  1997. soc,
  1998. ring_desc,
  1999. &mpdu_desc_info,
  2000. link_desc_va,
  2001. error_code);
  2002. rx_bufs_reaped[mac_id] += count;
  2003. break;
  2004. case HAL_REO_ERR_NON_BA_DUPLICATE:
  2005. dp_rx_err_dup_frame(soc, &mpdu_desc_info);
  2006. fallthrough;
  2007. case HAL_REO_ERR_QUEUE_DESC_INVALID:
  2008. case HAL_REO_ERR_AMPDU_IN_NON_BA:
  2009. case HAL_REO_ERR_BA_DUPLICATE:
  2010. case HAL_REO_ERR_BAR_FRAME_NO_BA_SESSION:
  2011. case HAL_REO_ERR_BAR_FRAME_SN_EQUALS_SSN:
  2012. case HAL_REO_ERR_QUEUE_DESC_BLOCKED_SET:
  2013. DP_STATS_INC(soc, rx.err.reo_error[error_code], 1);
  2014. count = dp_rx_msdus_drop(soc, ring_desc,
  2015. &mpdu_desc_info,
  2016. &mac_id, quota);
  2017. rx_bufs_reaped[mac_id] += count;
  2018. break;
  2019. default:
  2020. /* Assert if unexpected error type */
  2021. qdf_assert_always(0);
  2022. }
  2023. next_entry:
  2024. dp_rx_link_cookie_invalidate(ring_desc);
  2025. hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  2026. rx_bufs_reaped_total = 0;
  2027. for (i = 0; i < MAX_PDEV_CNT; i++)
  2028. rx_bufs_reaped_total += rx_bufs_reaped[i];
  2029. if (dp_rx_reap_loop_pkt_limit_hit(soc, rx_bufs_reaped_total,
  2030. max_reap_limit))
  2031. break;
  2032. }
  2033. done:
  2034. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  2035. if (soc->rx.flags.defrag_timeout_check) {
  2036. uint32_t now_ms =
  2037. qdf_system_ticks_to_msecs(qdf_system_ticks());
  2038. if (now_ms >= soc->rx.defrag.next_flush_ms)
  2039. dp_rx_defrag_waitlist_flush(soc);
  2040. }
  2041. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2042. if (rx_bufs_reaped[mac_id]) {
  2043. dp_pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2044. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2045. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2046. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2047. rx_desc_pool,
  2048. rx_bufs_reaped[mac_id],
  2049. &dp_pdev->free_list_head,
  2050. &dp_pdev->free_list_tail,
  2051. false);
  2052. rx_bufs_used += rx_bufs_reaped[mac_id];
  2053. }
  2054. }
  2055. return rx_bufs_used; /* Assume no scale factor for now */
  2056. }
  2057. #ifdef DROP_RXDMA_DECRYPT_ERR
  2058. /**
  2059. * dp_handle_rxdma_decrypt_err() - Check if decrypt err frames can be handled
  2060. *
  2061. * Return: true if rxdma decrypt err frames are handled and false otherwise
  2062. */
  2063. static inline bool dp_handle_rxdma_decrypt_err(void)
  2064. {
  2065. return false;
  2066. }
  2067. #else
  2068. static inline bool dp_handle_rxdma_decrypt_err(void)
  2069. {
  2070. return true;
  2071. }
  2072. #endif
  2073. void dp_rx_wbm_sg_list_last_msdu_war(struct dp_soc *soc)
  2074. {
  2075. if (soc->wbm_sg_last_msdu_war) {
  2076. uint32_t len;
  2077. qdf_nbuf_t temp = soc->wbm_sg_param.wbm_sg_nbuf_tail;
  2078. len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc,
  2079. qdf_nbuf_data(temp));
  2080. temp = soc->wbm_sg_param.wbm_sg_nbuf_head;
  2081. while (temp) {
  2082. QDF_NBUF_CB_RX_PKT_LEN(temp) = len;
  2083. temp = temp->next;
  2084. }
  2085. }
  2086. }
  2087. #ifdef RX_DESC_DEBUG_CHECK
  2088. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2089. hal_ring_handle_t hal_ring_hdl,
  2090. hal_ring_desc_t ring_desc,
  2091. struct dp_rx_desc *rx_desc)
  2092. {
  2093. struct hal_buf_info hbi;
  2094. hal_rx_wbm_rel_buf_paddr_get(soc->hal_soc, ring_desc, &hbi);
  2095. /* Sanity check for possible buffer paddr corruption */
  2096. if (dp_rx_desc_paddr_sanity_check(rx_desc, (&hbi)->paddr))
  2097. return QDF_STATUS_SUCCESS;
  2098. hal_srng_dump_ring_desc(soc->hal_soc, hal_ring_hdl, ring_desc);
  2099. return QDF_STATUS_E_FAILURE;
  2100. }
  2101. #else
  2102. QDF_STATUS dp_rx_wbm_desc_nbuf_sanity_check(struct dp_soc *soc,
  2103. hal_ring_handle_t hal_ring_hdl,
  2104. hal_ring_desc_t ring_desc,
  2105. struct dp_rx_desc *rx_desc)
  2106. {
  2107. return QDF_STATUS_SUCCESS;
  2108. }
  2109. #endif
  2110. bool
  2111. dp_rx_is_sg_formation_required(struct hal_wbm_err_desc_info *info)
  2112. {
  2113. /*
  2114. * Currently Null Queue and Unencrypted error handlers has support for
  2115. * SG. Other error handler do not deal with SG buffer.
  2116. */
  2117. if (((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) &&
  2118. (info->reo_err_code == HAL_REO_ERR_QUEUE_DESC_ADDR_0)) ||
  2119. ((info->wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) &&
  2120. (info->rxdma_err_code == HAL_RXDMA_ERR_UNENCRYPTED)))
  2121. return true;
  2122. return false;
  2123. }
  2124. #ifdef QCA_DP_NBUF_FAST_RECYCLE_CHECK
  2125. void dp_rx_err_tlv_invalidate(struct dp_soc *soc,
  2126. qdf_nbuf_t nbuf)
  2127. {
  2128. /*
  2129. * In case of fast recycle TX driver can avoid invalidate
  2130. * of buffer in case of SFE forward. We need to invalidate
  2131. * the TLV headers after writing to this location
  2132. */
  2133. qdf_nbuf_dma_inv_range_no_dsb((void *)nbuf->data,
  2134. (void *)(nbuf->data +
  2135. soc->rx_pkt_tlv_size +
  2136. L3_HEADER_PAD));
  2137. }
  2138. #else
  2139. void dp_rx_err_tlv_invalidate(struct dp_soc *soc,
  2140. qdf_nbuf_t nbuf)
  2141. {
  2142. }
  2143. #endif
  2144. #ifndef CONFIG_NBUF_AP_PLATFORM
  2145. static inline uint16_t
  2146. dp_rx_get_peer_id(struct dp_soc *soc,
  2147. uint8_t *rx_tlv_hdr,
  2148. qdf_nbuf_t nbuf)
  2149. {
  2150. uint32_t peer_mdata = 0;
  2151. peer_mdata = hal_rx_tlv_peer_meta_data_get(soc->hal_soc,
  2152. rx_tlv_hdr);
  2153. return dp_rx_peer_metadata_peer_id_get(soc, peer_mdata);
  2154. }
  2155. static inline void
  2156. dp_rx_get_wbm_err_info_from_nbuf(struct dp_soc *soc,
  2157. qdf_nbuf_t nbuf,
  2158. uint8_t *rx_tlv_hdr,
  2159. union hal_wbm_err_info_u *wbm_err)
  2160. {
  2161. hal_rx_priv_info_get_from_tlv(soc->hal_soc, rx_tlv_hdr,
  2162. (uint8_t *)&wbm_err->info,
  2163. sizeof(union hal_wbm_err_info_u));
  2164. }
  2165. void
  2166. dp_rx_set_wbm_err_info_in_nbuf(struct dp_soc *soc,
  2167. qdf_nbuf_t nbuf,
  2168. union hal_wbm_err_info_u wbm_err)
  2169. {
  2170. hal_rx_priv_info_set_in_tlv(soc->hal_soc,
  2171. qdf_nbuf_data(nbuf),
  2172. (uint8_t *)&wbm_err.info,
  2173. sizeof(union hal_wbm_err_info_u));
  2174. }
  2175. #else
  2176. static inline uint16_t
  2177. dp_rx_get_peer_id(struct dp_soc *soc,
  2178. uint8_t *rx_tlv_hdr,
  2179. qdf_nbuf_t nbuf)
  2180. {
  2181. uint32_t peer_mdata = QDF_NBUF_CB_RX_MPDU_DESC_INFO_2(nbuf);
  2182. return dp_rx_peer_metadata_peer_id_get(soc, peer_mdata);
  2183. }
  2184. static inline void
  2185. dp_rx_get_wbm_err_info_from_nbuf(struct dp_soc *soc,
  2186. qdf_nbuf_t nbuf,
  2187. uint8_t *rx_tlv_hdr,
  2188. union hal_wbm_err_info_u *wbm_err)
  2189. {
  2190. wbm_err->info = QDF_NBUF_CB_RX_ERROR_CODE_INFO(nbuf);
  2191. }
  2192. void
  2193. dp_rx_set_wbm_err_info_in_nbuf(struct dp_soc *soc,
  2194. qdf_nbuf_t nbuf,
  2195. union hal_wbm_err_info_u wbm_err)
  2196. {
  2197. QDF_NBUF_CB_RX_ERROR_CODE_INFO(nbuf) = wbm_err.info;
  2198. }
  2199. #endif /* CONFIG_NBUF_AP_PLATFORM */
  2200. uint32_t
  2201. dp_rx_wbm_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2202. hal_ring_handle_t hal_ring_hdl, uint32_t quota)
  2203. {
  2204. hal_soc_handle_t hal_soc;
  2205. uint32_t rx_bufs_used = 0;
  2206. struct dp_pdev *dp_pdev;
  2207. uint8_t *rx_tlv_hdr;
  2208. bool is_tkip_mic_err;
  2209. qdf_nbuf_t nbuf_head = NULL;
  2210. qdf_nbuf_t nbuf, next;
  2211. union hal_wbm_err_info_u wbm_err = { 0 };
  2212. uint8_t pool_id;
  2213. uint8_t tid = 0;
  2214. uint8_t link_id = 0;
  2215. /* Debug -- Remove later */
  2216. qdf_assert(soc && hal_ring_hdl);
  2217. hal_soc = soc->hal_soc;
  2218. /* Debug -- Remove later */
  2219. qdf_assert(hal_soc);
  2220. nbuf_head = soc->arch_ops.dp_rx_wbm_err_reap_desc(int_ctx, soc,
  2221. hal_ring_hdl,
  2222. quota,
  2223. &rx_bufs_used);
  2224. nbuf = nbuf_head;
  2225. while (nbuf) {
  2226. struct dp_txrx_peer *txrx_peer;
  2227. struct dp_peer *peer;
  2228. uint16_t peer_id;
  2229. uint8_t err_code;
  2230. uint8_t *tlv_hdr;
  2231. dp_txrx_ref_handle txrx_ref_handle = NULL;
  2232. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  2233. /*
  2234. * retrieve the wbm desc info from nbuf CB/TLV, so we can
  2235. * handle error cases appropriately
  2236. */
  2237. dp_rx_get_wbm_err_info_from_nbuf(soc, nbuf,
  2238. rx_tlv_hdr,
  2239. &wbm_err);
  2240. peer_id = dp_rx_get_peer_id(soc,
  2241. rx_tlv_hdr,
  2242. nbuf);
  2243. txrx_peer = dp_tgt_txrx_peer_get_ref_by_id(soc, peer_id,
  2244. &txrx_ref_handle,
  2245. DP_MOD_ID_RX_ERR);
  2246. if (!txrx_peer)
  2247. dp_info_rl("peer is null peer_id %u err_src %u, "
  2248. "REO: push_rsn %u err_code %u, "
  2249. "RXDMA: push_rsn %u err_code %u",
  2250. peer_id, wbm_err.info_bit.wbm_err_src,
  2251. wbm_err.info_bit.reo_psh_rsn,
  2252. wbm_err.info_bit.reo_err_code,
  2253. wbm_err.info_bit.rxdma_psh_rsn,
  2254. wbm_err.info_bit.rxdma_err_code);
  2255. /* Set queue_mapping in nbuf to 0 */
  2256. dp_set_rx_queue(nbuf, 0);
  2257. next = nbuf->next;
  2258. /*
  2259. * Form the SG for msdu continued buffers
  2260. * QCN9000 has this support
  2261. */
  2262. if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  2263. nbuf = dp_rx_sg_create(soc, nbuf);
  2264. next = nbuf->next;
  2265. /*
  2266. * SG error handling is not done correctly,
  2267. * drop SG frames for now.
  2268. */
  2269. dp_rx_nbuf_free(nbuf);
  2270. dp_info_rl("scattered msdu dropped");
  2271. nbuf = next;
  2272. if (txrx_peer)
  2273. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2274. DP_MOD_ID_RX_ERR);
  2275. continue;
  2276. }
  2277. dp_rx_nbuf_set_link_id_from_tlv(soc, rx_tlv_hdr, nbuf);
  2278. pool_id = wbm_err.info_bit.pool_id;
  2279. dp_pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  2280. if (dp_pdev && dp_pdev->link_peer_stats &&
  2281. txrx_peer && txrx_peer->is_mld_peer) {
  2282. link_id = dp_rx_get_stats_arr_idx_from_link_id(
  2283. nbuf,
  2284. txrx_peer);
  2285. } else {
  2286. link_id = 0;
  2287. }
  2288. if (wbm_err.info_bit.wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  2289. if (wbm_err.info_bit.reo_psh_rsn
  2290. == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  2291. DP_STATS_INC(soc,
  2292. rx.err.reo_error
  2293. [wbm_err.info_bit.reo_err_code], 1);
  2294. /* increment @pdev level */
  2295. if (dp_pdev)
  2296. DP_STATS_INC(dp_pdev, err.reo_error,
  2297. 1);
  2298. switch (wbm_err.info_bit.reo_err_code) {
  2299. /*
  2300. * Handling for packets which have NULL REO
  2301. * queue descriptor
  2302. */
  2303. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  2304. pool_id = wbm_err.info_bit.pool_id;
  2305. soc->arch_ops.dp_rx_null_q_desc_handle(
  2306. soc, nbuf,
  2307. rx_tlv_hdr,
  2308. pool_id,
  2309. txrx_peer,
  2310. FALSE,
  2311. link_id);
  2312. break;
  2313. /* TODO */
  2314. /* Add per error code accounting */
  2315. case HAL_REO_ERR_REGULAR_FRAME_2K_JUMP:
  2316. if (txrx_peer)
  2317. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2318. rx.err.jump_2k_err,
  2319. 1,
  2320. link_id);
  2321. pool_id = wbm_err.info_bit.pool_id;
  2322. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2323. rx_tlv_hdr)) {
  2324. tid =
  2325. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2326. }
  2327. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2328. hal_rx_msdu_start_msdu_len_get(
  2329. soc->hal_soc, rx_tlv_hdr);
  2330. nbuf->next = NULL;
  2331. dp_2k_jump_handle(soc, nbuf,
  2332. rx_tlv_hdr,
  2333. peer_id, tid);
  2334. break;
  2335. case HAL_REO_ERR_REGULAR_FRAME_OOR:
  2336. if (txrx_peer)
  2337. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2338. rx.err.oor_err,
  2339. 1,
  2340. link_id);
  2341. if (hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  2342. rx_tlv_hdr)) {
  2343. tid =
  2344. hal_rx_mpdu_start_tid_get(hal_soc, rx_tlv_hdr);
  2345. }
  2346. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  2347. hal_rx_msdu_start_msdu_len_get(
  2348. soc->hal_soc, rx_tlv_hdr);
  2349. nbuf->next = NULL;
  2350. dp_rx_oor_handle(soc, nbuf,
  2351. peer_id,
  2352. rx_tlv_hdr);
  2353. break;
  2354. case HAL_REO_ERR_BAR_FRAME_2K_JUMP:
  2355. case HAL_REO_ERR_BAR_FRAME_OOR:
  2356. peer = dp_peer_get_tgt_peer_by_id(soc, peer_id, DP_MOD_ID_RX_ERR);
  2357. if (peer) {
  2358. dp_rx_err_handle_bar(soc, peer,
  2359. nbuf);
  2360. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  2361. }
  2362. dp_rx_nbuf_free(nbuf);
  2363. break;
  2364. case HAL_REO_ERR_PN_CHECK_FAILED:
  2365. case HAL_REO_ERR_PN_ERROR_HANDLING_FLAG_SET:
  2366. if (txrx_peer)
  2367. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2368. rx.err.pn_err,
  2369. 1,
  2370. link_id);
  2371. dp_rx_nbuf_free(nbuf);
  2372. break;
  2373. default:
  2374. dp_info_rl("Got pkt with REO ERROR: %d",
  2375. wbm_err.info_bit.
  2376. reo_err_code);
  2377. dp_rx_nbuf_free(nbuf);
  2378. }
  2379. } else if (wbm_err.info_bit.reo_psh_rsn
  2380. == HAL_RX_WBM_REO_PSH_RSN_ROUTE) {
  2381. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2382. rx_tlv_hdr,
  2383. HAL_RX_WBM_ERR_SRC_REO,
  2384. link_id);
  2385. } else {
  2386. /* should not enter here */
  2387. dp_rx_err_alert("invalid reo push reason %u",
  2388. wbm_err.info_bit.reo_psh_rsn);
  2389. dp_rx_nbuf_free(nbuf);
  2390. dp_assert_always_internal(0);
  2391. }
  2392. } else if (wbm_err.info_bit.wbm_err_src ==
  2393. HAL_RX_WBM_ERR_SRC_RXDMA) {
  2394. if (wbm_err.info_bit.rxdma_psh_rsn
  2395. == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2396. DP_STATS_INC(soc,
  2397. rx.err.rxdma_error
  2398. [wbm_err.info_bit.rxdma_err_code], 1);
  2399. /* increment @pdev level */
  2400. if (dp_pdev)
  2401. DP_STATS_INC(dp_pdev,
  2402. err.rxdma_error, 1);
  2403. switch (wbm_err.info_bit.rxdma_err_code) {
  2404. case HAL_RXDMA_ERR_UNENCRYPTED:
  2405. case HAL_RXDMA_ERR_WIFI_PARSE:
  2406. if (txrx_peer)
  2407. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2408. rx.err.rxdma_wifi_parse_err,
  2409. 1,
  2410. link_id);
  2411. pool_id = wbm_err.info_bit.pool_id;
  2412. dp_rx_process_rxdma_err(soc, nbuf,
  2413. rx_tlv_hdr,
  2414. txrx_peer,
  2415. wbm_err.
  2416. info_bit.
  2417. rxdma_err_code,
  2418. pool_id,
  2419. link_id);
  2420. break;
  2421. case HAL_RXDMA_ERR_TKIP_MIC:
  2422. dp_rx_process_mic_error(soc, nbuf,
  2423. rx_tlv_hdr,
  2424. txrx_peer);
  2425. if (txrx_peer)
  2426. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2427. rx.err.mic_err,
  2428. 1,
  2429. link_id);
  2430. break;
  2431. case HAL_RXDMA_ERR_DECRYPT:
  2432. /* All the TKIP-MIC failures are treated as Decrypt Errors
  2433. * for QCN9224 Targets
  2434. */
  2435. is_tkip_mic_err = hal_rx_msdu_end_is_tkip_mic_err(hal_soc, rx_tlv_hdr);
  2436. if (is_tkip_mic_err && txrx_peer) {
  2437. dp_rx_process_mic_error(soc, nbuf,
  2438. rx_tlv_hdr,
  2439. txrx_peer);
  2440. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2441. rx.err.mic_err,
  2442. 1,
  2443. link_id);
  2444. break;
  2445. }
  2446. if (txrx_peer) {
  2447. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  2448. rx.err.decrypt_err,
  2449. 1,
  2450. link_id);
  2451. dp_rx_nbuf_free(nbuf);
  2452. break;
  2453. }
  2454. if (!dp_handle_rxdma_decrypt_err()) {
  2455. dp_rx_nbuf_free(nbuf);
  2456. break;
  2457. }
  2458. pool_id = wbm_err.info_bit.pool_id;
  2459. err_code = wbm_err.info_bit.rxdma_err_code;
  2460. tlv_hdr = rx_tlv_hdr;
  2461. dp_rx_process_rxdma_err(soc, nbuf,
  2462. tlv_hdr, NULL,
  2463. err_code,
  2464. pool_id,
  2465. link_id);
  2466. break;
  2467. case HAL_RXDMA_MULTICAST_ECHO:
  2468. if (txrx_peer)
  2469. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  2470. rx.mec_drop, 1,
  2471. qdf_nbuf_len(nbuf),
  2472. link_id);
  2473. dp_rx_nbuf_free(nbuf);
  2474. break;
  2475. case HAL_RXDMA_UNAUTHORIZED_WDS:
  2476. pool_id = wbm_err.info_bit.pool_id;
  2477. err_code = wbm_err.info_bit.rxdma_err_code;
  2478. tlv_hdr = rx_tlv_hdr;
  2479. dp_rx_process_rxdma_err(soc, nbuf,
  2480. tlv_hdr,
  2481. txrx_peer,
  2482. err_code,
  2483. pool_id,
  2484. link_id);
  2485. break;
  2486. default:
  2487. dp_rx_nbuf_free(nbuf);
  2488. dp_err_rl("RXDMA error %d",
  2489. wbm_err.info_bit.rxdma_err_code);
  2490. }
  2491. } else if (wbm_err.info_bit.rxdma_psh_rsn
  2492. == HAL_RX_WBM_RXDMA_PSH_RSN_ROUTE) {
  2493. dp_rx_err_route_hdl(soc, nbuf, txrx_peer,
  2494. rx_tlv_hdr,
  2495. HAL_RX_WBM_ERR_SRC_RXDMA,
  2496. link_id);
  2497. } else if (wbm_err.info_bit.rxdma_psh_rsn
  2498. == HAL_RX_WBM_RXDMA_PSH_RSN_FLUSH) {
  2499. dp_rx_err_err("rxdma push reason %u",
  2500. wbm_err.info_bit.rxdma_psh_rsn);
  2501. DP_STATS_INC(soc, rx.err.rx_flush_count, 1);
  2502. dp_rx_nbuf_free(nbuf);
  2503. } else {
  2504. /* should not enter here */
  2505. dp_rx_err_alert("invalid rxdma push reason %u",
  2506. wbm_err.info_bit.rxdma_psh_rsn);
  2507. dp_rx_nbuf_free(nbuf);
  2508. dp_assert_always_internal(0);
  2509. }
  2510. } else {
  2511. /* Should not come here */
  2512. qdf_assert(0);
  2513. }
  2514. if (txrx_peer)
  2515. dp_txrx_peer_unref_delete(txrx_ref_handle,
  2516. DP_MOD_ID_RX_ERR);
  2517. nbuf = next;
  2518. }
  2519. return rx_bufs_used; /* Assume no scale factor for now */
  2520. }
  2521. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  2522. /**
  2523. * dup_desc_dbg() - dump and assert if duplicate rx desc found
  2524. *
  2525. * @soc: core DP main context
  2526. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2527. * @rx_desc: void pointer to rx descriptor
  2528. *
  2529. * Return: void
  2530. */
  2531. static void dup_desc_dbg(struct dp_soc *soc,
  2532. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2533. void *rx_desc)
  2534. {
  2535. DP_STATS_INC(soc, rx.err.hal_rxdma_err_dup, 1);
  2536. dp_rx_dump_info_and_assert(
  2537. soc,
  2538. soc->rx_rel_ring.hal_srng,
  2539. hal_rxdma_desc_to_hal_ring_desc(rxdma_dst_ring_desc),
  2540. rx_desc);
  2541. }
  2542. /**
  2543. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  2544. *
  2545. * @soc: core DP main context
  2546. * @mac_id: mac id which is one of 3 mac_ids
  2547. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  2548. * @head: head of descs list to be freed
  2549. * @tail: tail of decs list to be freed
  2550. *
  2551. * Return: number of msdu in MPDU to be popped
  2552. */
  2553. static inline uint32_t
  2554. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2555. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2556. union dp_rx_desc_list_elem_t **head,
  2557. union dp_rx_desc_list_elem_t **tail)
  2558. {
  2559. void *rx_msdu_link_desc;
  2560. qdf_nbuf_t msdu;
  2561. qdf_nbuf_t last;
  2562. struct hal_rx_msdu_list msdu_list;
  2563. uint16_t num_msdus;
  2564. struct hal_buf_info buf_info;
  2565. uint32_t rx_bufs_used = 0;
  2566. uint32_t msdu_cnt;
  2567. uint32_t i;
  2568. uint8_t push_reason;
  2569. uint8_t rxdma_error_code = 0;
  2570. uint8_t bm_action = HAL_BM_ACTION_PUT_IN_IDLE_LIST;
  2571. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2572. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2573. hal_rxdma_desc_t ring_desc;
  2574. struct rx_desc_pool *rx_desc_pool;
  2575. if (!pdev) {
  2576. dp_rx_err_debug("%pK: pdev is null for mac_id = %d",
  2577. soc, mac_id);
  2578. return rx_bufs_used;
  2579. }
  2580. msdu = 0;
  2581. last = NULL;
  2582. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2583. &buf_info, &msdu_cnt);
  2584. push_reason =
  2585. hal_rx_reo_ent_rxdma_push_reason_get(rxdma_dst_ring_desc);
  2586. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  2587. rxdma_error_code =
  2588. hal_rx_reo_ent_rxdma_error_code_get(rxdma_dst_ring_desc);
  2589. }
  2590. do {
  2591. rx_msdu_link_desc =
  2592. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2593. qdf_assert_always(rx_msdu_link_desc);
  2594. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2595. &msdu_list, &num_msdus);
  2596. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2597. /* if the msdus belongs to NSS offloaded radio &&
  2598. * the rbm is not SW1_BM then return the msdu_link
  2599. * descriptor without freeing the msdus (nbufs). let
  2600. * these buffers be given to NSS completion ring for
  2601. * NSS to free them.
  2602. * else iterate through the msdu link desc list and
  2603. * free each msdu in the list.
  2604. */
  2605. if (msdu_list.rbm[0] !=
  2606. HAL_RX_BUF_RBM_SW3_BM(soc->wbm_sw0_bm_id) &&
  2607. wlan_cfg_get_dp_pdev_nss_enabled(
  2608. pdev->wlan_cfg_ctx))
  2609. bm_action = HAL_BM_ACTION_RELEASE_MSDU_LIST;
  2610. else {
  2611. for (i = 0; i < num_msdus; i++) {
  2612. struct dp_rx_desc *rx_desc =
  2613. soc->arch_ops.
  2614. dp_rx_desc_cookie_2_va(
  2615. soc,
  2616. msdu_list.sw_cookie[i]);
  2617. qdf_assert_always(rx_desc);
  2618. msdu = rx_desc->nbuf;
  2619. /*
  2620. * this is a unlikely scenario
  2621. * where the host is reaping
  2622. * a descriptor which
  2623. * it already reaped just a while ago
  2624. * but is yet to replenish
  2625. * it back to HW.
  2626. * In this case host will dump
  2627. * the last 128 descriptors
  2628. * including the software descriptor
  2629. * rx_desc and assert.
  2630. */
  2631. ring_desc = rxdma_dst_ring_desc;
  2632. if (qdf_unlikely(!rx_desc->in_use)) {
  2633. dup_desc_dbg(soc,
  2634. ring_desc,
  2635. rx_desc);
  2636. continue;
  2637. }
  2638. if (rx_desc->unmapped == 0) {
  2639. rx_desc_pool =
  2640. &soc->rx_desc_buf[rx_desc->pool_id];
  2641. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2642. dp_rx_nbuf_unmap_pool(soc,
  2643. rx_desc_pool,
  2644. msdu);
  2645. rx_desc->unmapped = 1;
  2646. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2647. }
  2648. dp_rx_err_debug("%pK: msdu_nbuf=%pK ",
  2649. soc, msdu);
  2650. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2651. rx_desc->pool_id);
  2652. rx_bufs_used++;
  2653. dp_rx_add_to_free_desc_list(head,
  2654. tail, rx_desc);
  2655. }
  2656. }
  2657. } else {
  2658. rxdma_error_code = HAL_RXDMA_ERR_WAR;
  2659. }
  2660. /*
  2661. * Store the current link buffer into to the local structure
  2662. * to be used for release purpose.
  2663. */
  2664. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2665. buf_info.paddr, buf_info.sw_cookie,
  2666. buf_info.rbm);
  2667. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2668. &buf_info);
  2669. dp_rx_link_desc_return_by_addr(soc,
  2670. (hal_buff_addrinfo_t)
  2671. rx_link_buf_info,
  2672. bm_action);
  2673. } while (buf_info.paddr);
  2674. DP_STATS_INC(soc, rx.err.rxdma_error[rxdma_error_code], 1);
  2675. if (pdev)
  2676. DP_STATS_INC(pdev, err.rxdma_error, 1);
  2677. if (rxdma_error_code == HAL_RXDMA_ERR_DECRYPT) {
  2678. dp_rx_err_err("%pK: Packet received with Decrypt error", soc);
  2679. }
  2680. return rx_bufs_used;
  2681. }
  2682. uint32_t
  2683. dp_rxdma_err_process(struct dp_intr *int_ctx, struct dp_soc *soc,
  2684. uint32_t mac_id, uint32_t quota)
  2685. {
  2686. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, mac_id);
  2687. hal_rxdma_desc_t rxdma_dst_ring_desc;
  2688. hal_soc_handle_t hal_soc;
  2689. void *err_dst_srng;
  2690. union dp_rx_desc_list_elem_t *head = NULL;
  2691. union dp_rx_desc_list_elem_t *tail = NULL;
  2692. struct dp_srng *dp_rxdma_srng;
  2693. struct rx_desc_pool *rx_desc_pool;
  2694. uint32_t work_done = 0;
  2695. uint32_t rx_bufs_used = 0;
  2696. if (!pdev)
  2697. return 0;
  2698. err_dst_srng = soc->rxdma_err_dst_ring[mac_id].hal_srng;
  2699. if (!err_dst_srng) {
  2700. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2701. soc, err_dst_srng);
  2702. return 0;
  2703. }
  2704. hal_soc = soc->hal_soc;
  2705. qdf_assert(hal_soc);
  2706. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, err_dst_srng))) {
  2707. dp_rx_err_err("%pK: HAL Monitor Destination Ring Init Failed -- %pK",
  2708. soc, err_dst_srng);
  2709. return 0;
  2710. }
  2711. while (qdf_likely(quota-- && (rxdma_dst_ring_desc =
  2712. hal_srng_dst_get_next(hal_soc, err_dst_srng)))) {
  2713. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  2714. rxdma_dst_ring_desc,
  2715. &head, &tail);
  2716. }
  2717. dp_srng_access_end(int_ctx, soc, err_dst_srng);
  2718. if (rx_bufs_used) {
  2719. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2720. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2721. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2722. } else {
  2723. dp_rxdma_srng = &soc->rx_refill_buf_ring[pdev->lmac_id];
  2724. rx_desc_pool = &soc->rx_desc_buf[pdev->lmac_id];
  2725. }
  2726. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2727. rx_desc_pool, rx_bufs_used, &head, &tail, false);
  2728. work_done += rx_bufs_used;
  2729. }
  2730. return work_done;
  2731. }
  2732. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  2733. static inline void
  2734. dp_wbm_int_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  2735. hal_rxdma_desc_t rxdma_dst_ring_desc,
  2736. union dp_rx_desc_list_elem_t **head,
  2737. union dp_rx_desc_list_elem_t **tail,
  2738. uint32_t *rx_bufs_used)
  2739. {
  2740. void *rx_msdu_link_desc;
  2741. qdf_nbuf_t msdu;
  2742. qdf_nbuf_t last;
  2743. struct hal_rx_msdu_list msdu_list;
  2744. uint16_t num_msdus;
  2745. struct hal_buf_info buf_info;
  2746. uint32_t msdu_cnt, i;
  2747. uint32_t rx_link_buf_info[HAL_RX_BUFFINFO_NUM_DWORDS];
  2748. struct rx_desc_pool *rx_desc_pool;
  2749. struct dp_rx_desc *rx_desc;
  2750. msdu = 0;
  2751. last = NULL;
  2752. hal_rx_reo_ent_buf_paddr_get(soc->hal_soc, rxdma_dst_ring_desc,
  2753. &buf_info, &msdu_cnt);
  2754. do {
  2755. rx_msdu_link_desc =
  2756. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  2757. if (!rx_msdu_link_desc) {
  2758. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_LINK_DESC], 1);
  2759. break;
  2760. }
  2761. hal_rx_msdu_list_get(soc->hal_soc, rx_msdu_link_desc,
  2762. &msdu_list, &num_msdus);
  2763. if (msdu_list.sw_cookie[0] != HAL_RX_COOKIE_SPECIAL) {
  2764. for (i = 0; i < num_msdus; i++) {
  2765. if (!dp_rx_is_sw_cookie_valid(soc, msdu_list.sw_cookie[i])) {
  2766. dp_rx_err_info_rl("Invalid MSDU info cookie: 0x%x",
  2767. msdu_list.sw_cookie[i]);
  2768. continue;
  2769. }
  2770. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2771. soc,
  2772. msdu_list.sw_cookie[i]);
  2773. qdf_assert_always(rx_desc);
  2774. rx_desc_pool =
  2775. &soc->rx_desc_buf[rx_desc->pool_id];
  2776. msdu = rx_desc->nbuf;
  2777. /*
  2778. * this is a unlikely scenario where the host is reaping
  2779. * a descriptor which it already reaped just a while ago
  2780. * but is yet to replenish it back to HW.
  2781. */
  2782. if (qdf_unlikely(!rx_desc->in_use) ||
  2783. qdf_unlikely(!msdu)) {
  2784. dp_rx_err_info_rl("Reaping rx_desc not in use!");
  2785. continue;
  2786. }
  2787. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2788. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, msdu);
  2789. rx_desc->unmapped = 1;
  2790. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2791. dp_rx_buffer_pool_nbuf_free(soc, msdu,
  2792. rx_desc->pool_id);
  2793. rx_bufs_used[rx_desc->pool_id]++;
  2794. dp_rx_add_to_free_desc_list(head,
  2795. tail, rx_desc);
  2796. }
  2797. }
  2798. /*
  2799. * Store the current link buffer into to the local structure
  2800. * to be used for release purpose.
  2801. */
  2802. hal_rxdma_buff_addr_info_set(soc->hal_soc, rx_link_buf_info,
  2803. buf_info.paddr, buf_info.sw_cookie,
  2804. buf_info.rbm);
  2805. hal_rx_mon_next_link_desc_get(soc->hal_soc, rx_msdu_link_desc,
  2806. &buf_info);
  2807. dp_rx_link_desc_return_by_addr(soc, (hal_buff_addrinfo_t)
  2808. rx_link_buf_info,
  2809. HAL_BM_ACTION_PUT_IN_IDLE_LIST);
  2810. } while (buf_info.paddr);
  2811. }
  2812. void
  2813. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  2814. uint32_t buf_type)
  2815. {
  2816. struct hal_buf_info buf_info = {0};
  2817. struct dp_rx_desc *rx_desc = NULL;
  2818. struct rx_desc_pool *rx_desc_pool;
  2819. uint32_t rx_bufs_reaped[MAX_PDEV_CNT] = {0};
  2820. union dp_rx_desc_list_elem_t *head = NULL;
  2821. union dp_rx_desc_list_elem_t *tail = NULL;
  2822. uint8_t pool_id;
  2823. uint8_t mac_id;
  2824. hal_rx_reo_buf_paddr_get(soc->hal_soc, hal_desc, &buf_info);
  2825. if (!buf_info.paddr) {
  2826. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_BUFFER], 1);
  2827. return;
  2828. }
  2829. /* buffer_addr_info is the first element of ring_desc */
  2830. hal_rx_buf_cookie_rbm_get(soc->hal_soc, (uint32_t *)hal_desc,
  2831. &buf_info);
  2832. if (buf_type == HAL_WBM_RELEASE_RING_2_BUFFER_TYPE) {
  2833. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_NULL_MSDU_BUFF], 1);
  2834. rx_desc = soc->arch_ops.dp_rx_desc_cookie_2_va(
  2835. soc,
  2836. buf_info.sw_cookie);
  2837. if (rx_desc && rx_desc->nbuf) {
  2838. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  2839. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  2840. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool,
  2841. rx_desc->nbuf);
  2842. rx_desc->unmapped = 1;
  2843. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  2844. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  2845. rx_desc->pool_id);
  2846. dp_rx_add_to_free_desc_list(&head,
  2847. &tail,
  2848. rx_desc);
  2849. rx_bufs_reaped[rx_desc->pool_id]++;
  2850. }
  2851. } else if (buf_type == HAL_WBM_RELEASE_RING_2_DESC_TYPE) {
  2852. pool_id = DP_RX_DESC_COOKIE_POOL_ID_GET(buf_info.sw_cookie);
  2853. dp_wbm_int_err_mpdu_pop(soc, pool_id, hal_desc,
  2854. &head, &tail, rx_bufs_reaped);
  2855. }
  2856. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  2857. struct rx_desc_pool *rx_desc_pool;
  2858. struct dp_srng *dp_rxdma_srng;
  2859. if (!rx_bufs_reaped[mac_id])
  2860. continue;
  2861. DP_STATS_INC(soc, tx.wbm_internal_error[WBM_INT_ERROR_REO_BUFF_REAPED], 1);
  2862. dp_rxdma_srng = &soc->rx_refill_buf_ring[mac_id];
  2863. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  2864. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  2865. rx_desc_pool,
  2866. rx_bufs_reaped[mac_id],
  2867. &head, &tail, false);
  2868. }
  2869. }
  2870. #endif /* QCA_HOST_MODE_WIFI_DISABLED */