dp_be_rx.c 63 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950515253545556575859606162636465666768697071727374757677787980818283848586878889909192939495969798991001011021031041051061071081091101111121131141151161171181191201211221231241251261271281291301311321331341351361371381391401411421431441451461471481491501511521531541551561571581591601611621631641651661671681691701711721731741751761771781791801811821831841851861871881891901911921931941951961971981992002012022032042052062072082092102112122132142152162172182192202212222232242252262272282292302312322332342352362372382392402412422432442452462472482492502512522532542552562572582592602612622632642652662672682692702712722732742752762772782792802812822832842852862872882892902912922932942952962972982993003013023033043053063073083093103113123133143153163173183193203213223233243253263273283293303313323333343353363373383393403413423433443453463473483493503513523533543553563573583593603613623633643653663673683693703713723733743753763773783793803813823833843853863873883893903913923933943953963973983994004014024034044054064074084094104114124134144154164174184194204214224234244254264274284294304314324334344354364374384394404414424434444454464474484494504514524534544554564574584594604614624634644654664674684694704714724734744754764774784794804814824834844854864874884894904914924934944954964974984995005015025035045055065075085095105115125135145155165175185195205215225235245255265275285295305315325335345355365375385395405415425435445455465475485495505515525535545555565575585595605615625635645655665675685695705715725735745755765775785795805815825835845855865875885895905915925935945955965975985996006016026036046056066076086096106116126136146156166176186196206216226236246256266276286296306316326336346356366376386396406416426436446456466476486496506516526536546556566576586596606616626636646656666676686696706716726736746756766776786796806816826836846856866876886896906916926936946956966976986997007017027037047057067077087097107117127137147157167177187197207217227237247257267277287297307317327337347357367377387397407417427437447457467477487497507517527537547557567577587597607617627637647657667677687697707717727737747757767777787797807817827837847857867877887897907917927937947957967977987998008018028038048058068078088098108118128138148158168178188198208218228238248258268278288298308318328338348358368378388398408418428438448458468478488498508518528538548558568578588598608618628638648658668678688698708718728738748758768778788798808818828838848858868878888898908918928938948958968978988999009019029039049059069079089099109119129139149159169179189199209219229239249259269279289299309319329339349359369379389399409419429439449459469479489499509519529539549559569579589599609619629639649659669679689699709719729739749759769779789799809819829839849859869879889899909919929939949959969979989991000100110021003100410051006100710081009101010111012101310141015101610171018101910201021102210231024102510261027102810291030103110321033103410351036103710381039104010411042104310441045104610471048104910501051105210531054105510561057105810591060106110621063106410651066106710681069107010711072107310741075107610771078107910801081108210831084108510861087108810891090109110921093109410951096109710981099110011011102110311041105110611071108110911101111111211131114111511161117111811191120112111221123112411251126112711281129113011311132113311341135113611371138113911401141114211431144114511461147114811491150115111521153115411551156115711581159116011611162116311641165116611671168116911701171117211731174117511761177117811791180118111821183118411851186118711881189119011911192119311941195119611971198119912001201120212031204120512061207120812091210121112121213121412151216121712181219122012211222122312241225122612271228122912301231123212331234123512361237123812391240124112421243124412451246124712481249125012511252125312541255125612571258125912601261126212631264126512661267126812691270127112721273127412751276127712781279128012811282128312841285128612871288128912901291129212931294129512961297129812991300130113021303130413051306130713081309131013111312131313141315131613171318131913201321132213231324132513261327132813291330133113321333133413351336133713381339134013411342134313441345134613471348134913501351135213531354135513561357135813591360136113621363136413651366136713681369137013711372137313741375137613771378137913801381138213831384138513861387138813891390139113921393139413951396139713981399140014011402140314041405140614071408140914101411141214131414141514161417141814191420142114221423142414251426142714281429143014311432143314341435143614371438143914401441144214431444144514461447144814491450145114521453145414551456145714581459146014611462146314641465146614671468146914701471147214731474147514761477147814791480148114821483148414851486148714881489149014911492149314941495149614971498149915001501150215031504150515061507150815091510151115121513151415151516151715181519152015211522152315241525152615271528152915301531153215331534153515361537153815391540154115421543154415451546154715481549155015511552155315541555155615571558155915601561156215631564156515661567156815691570157115721573157415751576157715781579158015811582158315841585158615871588158915901591159215931594159515961597159815991600160116021603160416051606160716081609161016111612161316141615161616171618161916201621162216231624162516261627162816291630163116321633163416351636163716381639164016411642164316441645164616471648164916501651165216531654165516561657165816591660166116621663166416651666166716681669167016711672167316741675167616771678167916801681168216831684168516861687168816891690169116921693169416951696169716981699170017011702170317041705170617071708170917101711171217131714171517161717171817191720172117221723172417251726172717281729173017311732173317341735173617371738173917401741174217431744174517461747174817491750175117521753175417551756175717581759176017611762176317641765176617671768176917701771177217731774177517761777177817791780178117821783178417851786178717881789179017911792179317941795179617971798179918001801180218031804180518061807180818091810181118121813181418151816181718181819182018211822182318241825182618271828182918301831183218331834183518361837183818391840184118421843184418451846184718481849185018511852185318541855185618571858185918601861186218631864186518661867186818691870187118721873187418751876187718781879188018811882188318841885188618871888188918901891189218931894189518961897189818991900190119021903190419051906190719081909191019111912191319141915191619171918191919201921192219231924192519261927192819291930193119321933193419351936193719381939194019411942194319441945194619471948194919501951195219531954195519561957195819591960196119621963196419651966196719681969197019711972197319741975197619771978197919801981198219831984198519861987198819891990199119921993199419951996199719981999200020012002200320042005200620072008200920102011201220132014201520162017201820192020202120222023202420252026202720282029203020312032203320342035203620372038203920402041204220432044204520462047204820492050205120522053205420552056205720582059206020612062206320642065206620672068206920702071207220732074207520762077207820792080208120822083208420852086208720882089209020912092209320942095209620972098209921002101210221032104210521062107210821092110211121122113211421152116211721182119212021212122212321242125212621272128212921302131213221332134213521362137213821392140214121422143214421452146214721482149215021512152215321542155215621572158215921602161216221632164216521662167216821692170217121722173217421752176217721782179218021812182218321842185218621872188218921902191219221932194219521962197219821992200220122022203220422052206220722082209221022112212221322142215221622172218221922202221222222232224222522262227222822292230223122322233223422352236223722382239224022412242224322442245224622472248224922502251225222532254225522562257225822592260226122622263226422652266226722682269227022712272227322742275227622772278227922802281228222832284228522862287228822892290229122922293229422952296229722982299230023012302230323042305230623072308230923102311231223132314231523162317231823192320232123222323232423252326
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. * Copyright (c) 2021-2023 Qualcomm Innovation Center, Inc. All rights reserved.
  4. *
  5. * Permission to use, copy, modify, and/or distribute this software for
  6. * any purpose with or without fee is hereby granted, provided that the
  7. * above copyright notice and this permission notice appear in all
  8. * copies.
  9. *
  10. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  11. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  12. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  13. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  14. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  15. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  16. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  17. * PERFORMANCE OF THIS SOFTWARE.
  18. */
  19. #include "cdp_txrx_cmn_struct.h"
  20. #include "hal_hw_headers.h"
  21. #include "dp_types.h"
  22. #include "dp_rx.h"
  23. #include "dp_tx.h"
  24. #include "dp_be_rx.h"
  25. #include "dp_peer.h"
  26. #include "hal_rx.h"
  27. #include "hal_be_rx.h"
  28. #include "hal_api.h"
  29. #include "hal_be_api.h"
  30. #include "qdf_nbuf.h"
  31. #ifdef MESH_MODE_SUPPORT
  32. #include "if_meta_hdr.h"
  33. #endif
  34. #include "dp_internal.h"
  35. #include "dp_ipa.h"
  36. #ifdef FEATURE_WDS
  37. #include "dp_txrx_wds.h"
  38. #endif
  39. #include "dp_hist.h"
  40. #include "dp_rx_buffer_pool.h"
  41. #ifdef WLAN_SUPPORT_RX_FLOW_TAG
  42. static inline void
  43. dp_rx_update_flow_info(qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  44. {
  45. uint32_t fse_metadata;
  46. /* Set the flow idx valid flag only when there is no timeout */
  47. if (hal_rx_msdu_flow_idx_timeout_be(rx_tlv_hdr))
  48. return;
  49. /*
  50. * If invalid bit is not set and the fse metadata indicates that it is
  51. * a valid SFE flow match in FSE, do not set the rx flow tag and let it
  52. * go via stack instead of VP.
  53. */
  54. fse_metadata = hal_rx_msdu_fse_metadata_get_be(rx_tlv_hdr);
  55. if (!hal_rx_msdu_flow_idx_invalid_be(rx_tlv_hdr) && (fse_metadata == DP_RX_FSE_FLOW_MATCH_SFE))
  56. return;
  57. qdf_nbuf_set_rx_flow_idx_valid(nbuf,
  58. !hal_rx_msdu_flow_idx_invalid_be(rx_tlv_hdr));
  59. }
  60. #else
  61. static inline void
  62. dp_rx_update_flow_info(qdf_nbuf_t nbuf, uint8_t *rx_tlv_hdr)
  63. {
  64. }
  65. #endif
  66. #ifndef AST_OFFLOAD_ENABLE
  67. static void
  68. dp_rx_wds_learn(struct dp_soc *soc,
  69. struct dp_vdev *vdev,
  70. uint8_t *rx_tlv_hdr,
  71. struct dp_txrx_peer *txrx_peer,
  72. qdf_nbuf_t nbuf)
  73. {
  74. struct hal_rx_msdu_metadata msdu_metadata;
  75. hal_rx_msdu_packet_metadata_get_generic_be(rx_tlv_hdr, &msdu_metadata);
  76. /* WDS Source Port Learning */
  77. if (qdf_likely(vdev->wds_enabled))
  78. dp_rx_wds_srcport_learn(soc,
  79. rx_tlv_hdr,
  80. txrx_peer,
  81. nbuf,
  82. msdu_metadata);
  83. }
  84. #else
  85. #ifdef QCA_SUPPORT_WDS_EXTENDED
  86. /**
  87. * dp_wds_ext_peer_learn_be() - function to send event to control
  88. * path on receiving 1st 4-address frame from backhaul.
  89. * @soc: DP soc
  90. * @ta_txrx_peer: WDS repeater txrx peer
  91. * @rx_tlv_hdr: start address of rx tlvs
  92. * @nbuf: RX packet buffer
  93. *
  94. * Return: void
  95. */
  96. static inline void dp_wds_ext_peer_learn_be(struct dp_soc *soc,
  97. struct dp_txrx_peer *ta_txrx_peer,
  98. uint8_t *rx_tlv_hdr,
  99. qdf_nbuf_t nbuf)
  100. {
  101. uint8_t wds_ext_src_mac[QDF_MAC_ADDR_SIZE];
  102. struct dp_peer *ta_base_peer;
  103. /* instead of checking addr4 is valid or not in per packet path
  104. * check for init bit, which will be set on reception of
  105. * first addr4 valid packet.
  106. */
  107. if (!ta_txrx_peer->vdev->wds_ext_enabled ||
  108. qdf_atomic_test_bit(WDS_EXT_PEER_INIT_BIT,
  109. &ta_txrx_peer->wds_ext.init))
  110. return;
  111. if (qdf_nbuf_is_rx_chfrag_start(nbuf) &&
  112. (qdf_nbuf_is_fr_ds_set(nbuf) && qdf_nbuf_is_to_ds_set(nbuf))) {
  113. qdf_atomic_test_and_set_bit(WDS_EXT_PEER_INIT_BIT,
  114. &ta_txrx_peer->wds_ext.init);
  115. if (qdf_unlikely(ta_txrx_peer->nawds_enabled &&
  116. ta_txrx_peer->is_mld_peer)) {
  117. ta_base_peer = dp_get_primary_link_peer_by_id(
  118. soc,
  119. ta_txrx_peer->peer_id,
  120. DP_MOD_ID_RX);
  121. } else {
  122. ta_base_peer = dp_peer_get_ref_by_id(
  123. soc,
  124. ta_txrx_peer->peer_id,
  125. DP_MOD_ID_RX);
  126. }
  127. if (!ta_base_peer)
  128. return;
  129. qdf_mem_copy(wds_ext_src_mac, &ta_base_peer->mac_addr.raw[0],
  130. QDF_MAC_ADDR_SIZE);
  131. dp_peer_unref_delete(ta_base_peer, DP_MOD_ID_RX);
  132. soc->cdp_soc.ol_ops->rx_wds_ext_peer_learn(
  133. soc->ctrl_psoc,
  134. ta_txrx_peer->peer_id,
  135. ta_txrx_peer->vdev->vdev_id,
  136. wds_ext_src_mac);
  137. }
  138. }
  139. #else
  140. static inline void dp_wds_ext_peer_learn_be(struct dp_soc *soc,
  141. struct dp_txrx_peer *ta_txrx_peer,
  142. uint8_t *rx_tlv_hdr,
  143. qdf_nbuf_t nbuf)
  144. {
  145. }
  146. #endif
  147. static void
  148. dp_rx_wds_learn(struct dp_soc *soc,
  149. struct dp_vdev *vdev,
  150. uint8_t *rx_tlv_hdr,
  151. struct dp_txrx_peer *ta_txrx_peer,
  152. qdf_nbuf_t nbuf)
  153. {
  154. dp_wds_ext_peer_learn_be(soc, ta_txrx_peer, rx_tlv_hdr, nbuf);
  155. }
  156. #endif
  157. uint32_t dp_rx_process_be(struct dp_intr *int_ctx,
  158. hal_ring_handle_t hal_ring_hdl, uint8_t reo_ring_num,
  159. uint32_t quota)
  160. {
  161. hal_ring_desc_t ring_desc;
  162. hal_ring_desc_t last_prefetched_hw_desc;
  163. hal_soc_handle_t hal_soc;
  164. struct dp_rx_desc *rx_desc = NULL;
  165. struct dp_rx_desc *last_prefetched_sw_desc = NULL;
  166. qdf_nbuf_t nbuf, next;
  167. bool near_full;
  168. union dp_rx_desc_list_elem_t *head[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  169. union dp_rx_desc_list_elem_t *tail[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  170. uint32_t num_pending = 0;
  171. uint32_t rx_bufs_used = 0, rx_buf_cookie;
  172. uint16_t msdu_len = 0;
  173. uint16_t peer_id;
  174. uint8_t vdev_id;
  175. struct dp_txrx_peer *txrx_peer;
  176. dp_txrx_ref_handle txrx_ref_handle = NULL;
  177. struct dp_vdev *vdev;
  178. uint32_t pkt_len = 0;
  179. enum hal_reo_error_status error;
  180. uint8_t *rx_tlv_hdr;
  181. uint32_t rx_bufs_reaped[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT];
  182. uint8_t mac_id = 0;
  183. struct dp_pdev *rx_pdev;
  184. uint8_t enh_flag;
  185. struct dp_srng *dp_rxdma_srng;
  186. struct rx_desc_pool *rx_desc_pool;
  187. struct dp_soc *soc = int_ctx->soc;
  188. struct cdp_tid_rx_stats *tid_stats;
  189. qdf_nbuf_t nbuf_head;
  190. qdf_nbuf_t nbuf_tail;
  191. qdf_nbuf_t deliver_list_head;
  192. qdf_nbuf_t deliver_list_tail;
  193. uint32_t num_rx_bufs_reaped = 0;
  194. uint32_t intr_id;
  195. struct hif_opaque_softc *scn;
  196. int32_t tid = 0;
  197. bool is_prev_msdu_last = true;
  198. uint32_t num_entries_avail = 0;
  199. uint32_t rx_ol_pkt_cnt = 0;
  200. uint32_t num_entries = 0;
  201. QDF_STATUS status;
  202. qdf_nbuf_t ebuf_head;
  203. qdf_nbuf_t ebuf_tail;
  204. uint8_t pkt_capture_offload = 0;
  205. struct dp_srng *rx_ring = &soc->reo_dest_ring[reo_ring_num];
  206. int max_reap_limit, ring_near_full;
  207. struct dp_soc *replenish_soc;
  208. uint8_t chip_id;
  209. uint64_t current_time = 0;
  210. uint32_t old_tid;
  211. uint32_t peer_ext_stats;
  212. uint32_t dsf;
  213. uint32_t l3_pad;
  214. uint8_t link_id = 0;
  215. uint16_t buf_size;
  216. DP_HIST_INIT();
  217. qdf_assert_always(soc && hal_ring_hdl);
  218. hal_soc = soc->hal_soc;
  219. qdf_assert_always(hal_soc);
  220. scn = soc->hif_handle;
  221. intr_id = int_ctx->dp_intr_id;
  222. num_entries = hal_srng_get_num_entries(hal_soc, hal_ring_hdl);
  223. dp_runtime_pm_mark_last_busy(soc);
  224. buf_size = wlan_cfg_rx_buffer_size(soc->wlan_cfg_ctx);
  225. more_data:
  226. /* reset local variables here to be re-used in the function */
  227. nbuf_head = NULL;
  228. nbuf_tail = NULL;
  229. deliver_list_head = NULL;
  230. deliver_list_tail = NULL;
  231. txrx_peer = NULL;
  232. vdev = NULL;
  233. num_rx_bufs_reaped = 0;
  234. ebuf_head = NULL;
  235. ebuf_tail = NULL;
  236. ring_near_full = 0;
  237. max_reap_limit = dp_rx_get_loop_pkt_limit(soc);
  238. qdf_mem_zero(rx_bufs_reaped, sizeof(rx_bufs_reaped));
  239. qdf_mem_zero(head, sizeof(head));
  240. qdf_mem_zero(tail, sizeof(tail));
  241. old_tid = 0xff;
  242. dsf = 0;
  243. peer_ext_stats = 0;
  244. rx_pdev = NULL;
  245. tid_stats = NULL;
  246. dp_pkt_get_timestamp(&current_time);
  247. ring_near_full = _dp_srng_test_and_update_nf_params(soc, rx_ring,
  248. &max_reap_limit);
  249. peer_ext_stats = wlan_cfg_is_peer_ext_stats_enabled(soc->wlan_cfg_ctx);
  250. if (qdf_unlikely(dp_rx_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  251. /*
  252. * Need API to convert from hal_ring pointer to
  253. * Ring Type / Ring Id combo
  254. */
  255. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  256. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  257. FL("HAL RING Access Failed -- %pK"), hal_ring_hdl);
  258. goto done;
  259. }
  260. hal_srng_update_ring_usage_wm_no_lock(soc->hal_soc, hal_ring_hdl);
  261. if (!num_pending)
  262. num_pending = hal_srng_dst_num_valid(hal_soc, hal_ring_hdl, 0);
  263. if (num_pending > quota)
  264. num_pending = quota;
  265. dp_srng_dst_inv_cached_descs(soc, hal_ring_hdl, num_pending);
  266. last_prefetched_hw_desc = dp_srng_dst_prefetch_32_byte_desc(hal_soc,
  267. hal_ring_hdl,
  268. num_pending);
  269. /*
  270. * start reaping the buffers from reo ring and queue
  271. * them in per vdev queue.
  272. * Process the received pkts in a different per vdev loop.
  273. */
  274. while (qdf_likely(num_pending)) {
  275. ring_desc = dp_srng_dst_get_next(soc, hal_ring_hdl);
  276. if (qdf_unlikely(!ring_desc))
  277. break;
  278. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  279. if (qdf_unlikely(error == HAL_REO_ERROR_DETECTED)) {
  280. dp_rx_err("%pK: HAL RING 0x%pK:error %d",
  281. soc, hal_ring_hdl, error);
  282. DP_STATS_INC(soc, rx.err.hal_reo_error[reo_ring_num],
  283. 1);
  284. /* Don't know how to deal with this -- assert */
  285. qdf_assert(0);
  286. }
  287. dp_rx_ring_record_entry(soc, reo_ring_num, ring_desc);
  288. rx_buf_cookie = HAL_RX_REO_BUF_COOKIE_GET(ring_desc);
  289. status = dp_rx_cookie_check_and_invalidate(ring_desc);
  290. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  291. DP_STATS_INC(soc, rx.err.stale_cookie, 1);
  292. break;
  293. }
  294. rx_desc = (struct dp_rx_desc *)
  295. hal_rx_get_reo_desc_va(ring_desc);
  296. dp_rx_desc_sw_cc_check(soc, rx_buf_cookie, &rx_desc);
  297. status = dp_rx_desc_sanity(soc, hal_soc, hal_ring_hdl,
  298. ring_desc, rx_desc);
  299. if (QDF_IS_STATUS_ERROR(status)) {
  300. if (qdf_unlikely(rx_desc && rx_desc->nbuf)) {
  301. qdf_assert_always(!rx_desc->unmapped);
  302. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  303. rx_desc->unmapped = 1;
  304. dp_rx_buffer_pool_nbuf_free(soc, rx_desc->nbuf,
  305. rx_desc->pool_id);
  306. dp_rx_add_to_free_desc_list(
  307. &head[rx_desc->chip_id][rx_desc->pool_id],
  308. &tail[rx_desc->chip_id][rx_desc->pool_id],
  309. rx_desc);
  310. }
  311. continue;
  312. }
  313. /*
  314. * this is a unlikely scenario where the host is reaping
  315. * a descriptor which it already reaped just a while ago
  316. * but is yet to replenish it back to HW.
  317. * In this case host will dump the last 128 descriptors
  318. * including the software descriptor rx_desc and assert.
  319. */
  320. if (qdf_unlikely(!rx_desc->in_use)) {
  321. DP_STATS_INC(soc, rx.err.hal_reo_dest_dup, 1);
  322. dp_info_rl("Reaping rx_desc not in use!");
  323. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  324. ring_desc, rx_desc);
  325. continue;
  326. }
  327. status = dp_rx_desc_nbuf_sanity_check(soc, ring_desc, rx_desc);
  328. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  329. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  330. dp_info_rl("Nbuf sanity check failure!");
  331. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  332. ring_desc, rx_desc);
  333. rx_desc->in_err_state = 1;
  334. continue;
  335. }
  336. if (qdf_unlikely(!dp_rx_desc_check_magic(rx_desc))) {
  337. dp_err("Invalid rx_desc cookie=%d", rx_buf_cookie);
  338. DP_STATS_INC(soc, rx.err.rx_desc_invalid_magic, 1);
  339. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  340. ring_desc, rx_desc);
  341. }
  342. pkt_capture_offload =
  343. dp_rx_copy_desc_info_in_nbuf_cb(soc, ring_desc,
  344. rx_desc->nbuf,
  345. reo_ring_num);
  346. if (qdf_unlikely(qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf))) {
  347. /* In dp_rx_sg_create() until the last buffer,
  348. * end bit should not be set. As continuation bit set,
  349. * this is not a last buffer.
  350. */
  351. qdf_nbuf_set_rx_chfrag_end(rx_desc->nbuf, 0);
  352. /* previous msdu has end bit set, so current one is
  353. * the new MPDU
  354. */
  355. if (is_prev_msdu_last) {
  356. /* Get number of entries available in HW ring */
  357. num_entries_avail =
  358. hal_srng_dst_num_valid(hal_soc,
  359. hal_ring_hdl, 1);
  360. /* For new MPDU check if we can read complete
  361. * MPDU by comparing the number of buffers
  362. * available and number of buffers needed to
  363. * reap this MPDU
  364. */
  365. if ((QDF_NBUF_CB_RX_PKT_LEN(rx_desc->nbuf) /
  366. (buf_size -
  367. soc->rx_pkt_tlv_size) + 1) >
  368. num_pending) {
  369. DP_STATS_INC(soc,
  370. rx.msdu_scatter_wait_break,
  371. 1);
  372. dp_rx_cookie_reset_invalid_bit(
  373. ring_desc);
  374. /* As we are going to break out of the
  375. * loop because of unavailability of
  376. * descs to form complete SG, we need to
  377. * reset the TP in the REO destination
  378. * ring.
  379. */
  380. hal_srng_dst_dec_tp(hal_soc,
  381. hal_ring_hdl);
  382. break;
  383. }
  384. is_prev_msdu_last = false;
  385. }
  386. }
  387. if (!is_prev_msdu_last &&
  388. !(qdf_nbuf_is_rx_chfrag_cont(rx_desc->nbuf)))
  389. is_prev_msdu_last = true;
  390. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  391. /*
  392. * move unmap after scattered msdu waiting break logic
  393. * in case double skb unmap happened.
  394. */
  395. dp_rx_nbuf_unmap(soc, rx_desc, reo_ring_num);
  396. rx_desc->unmapped = 1;
  397. DP_RX_PROCESS_NBUF(soc, nbuf_head, nbuf_tail, ebuf_head,
  398. ebuf_tail, rx_desc);
  399. quota -= 1;
  400. num_pending -= 1;
  401. dp_rx_add_to_free_desc_list
  402. (&head[rx_desc->chip_id][rx_desc->pool_id],
  403. &tail[rx_desc->chip_id][rx_desc->pool_id], rx_desc);
  404. num_rx_bufs_reaped++;
  405. dp_rx_prefetch_hw_sw_nbuf_32_byte_desc(soc, hal_soc,
  406. num_pending,
  407. hal_ring_hdl,
  408. &last_prefetched_hw_desc,
  409. &last_prefetched_sw_desc);
  410. /*
  411. * only if complete msdu is received for scatter case,
  412. * then allow break.
  413. */
  414. if (is_prev_msdu_last &&
  415. dp_rx_reap_loop_pkt_limit_hit(soc, num_rx_bufs_reaped,
  416. max_reap_limit))
  417. break;
  418. }
  419. done:
  420. dp_rx_srng_access_end(int_ctx, soc, hal_ring_hdl);
  421. qdf_dsb();
  422. dp_rx_per_core_stats_update(soc, reo_ring_num, num_rx_bufs_reaped);
  423. for (chip_id = 0; chip_id < WLAN_MAX_MLO_CHIPS; chip_id++) {
  424. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  425. /*
  426. * continue with next mac_id if no pkts were reaped
  427. * from that pool
  428. */
  429. if (!rx_bufs_reaped[chip_id][mac_id])
  430. continue;
  431. replenish_soc = dp_rx_replenish_soc_get(soc, chip_id);
  432. dp_rxdma_srng =
  433. &replenish_soc->rx_refill_buf_ring[mac_id];
  434. rx_desc_pool = &replenish_soc->rx_desc_buf[mac_id];
  435. dp_rx_buffers_replenish_simple(replenish_soc, mac_id,
  436. dp_rxdma_srng,
  437. rx_desc_pool,
  438. rx_bufs_reaped[chip_id][mac_id],
  439. &head[chip_id][mac_id],
  440. &tail[chip_id][mac_id]);
  441. }
  442. }
  443. /* Peer can be NULL is case of LFR */
  444. if (qdf_likely(txrx_peer))
  445. vdev = NULL;
  446. /*
  447. * BIG loop where each nbuf is dequeued from global queue,
  448. * processed and queued back on a per vdev basis. These nbufs
  449. * are sent to stack as and when we run out of nbufs
  450. * or a new nbuf dequeued from global queue has a different
  451. * vdev when compared to previous nbuf.
  452. */
  453. nbuf = nbuf_head;
  454. while (nbuf) {
  455. next = nbuf->next;
  456. dp_rx_prefetch_nbuf_data_be(nbuf, next);
  457. if (qdf_unlikely(dp_rx_is_raw_frame_dropped(nbuf))) {
  458. nbuf = next;
  459. DP_STATS_INC(soc, rx.err.raw_frm_drop, 1);
  460. continue;
  461. }
  462. rx_tlv_hdr = qdf_nbuf_data(nbuf);
  463. vdev_id = QDF_NBUF_CB_RX_VDEV_ID(nbuf);
  464. peer_id = dp_rx_get_peer_id_be(nbuf);
  465. dp_rx_set_mpdu_seq_number_be(nbuf, rx_tlv_hdr);
  466. if (dp_rx_is_list_ready(deliver_list_head, vdev, txrx_peer,
  467. peer_id, vdev_id)) {
  468. dp_rx_deliver_to_stack(soc, vdev, txrx_peer,
  469. deliver_list_head,
  470. deliver_list_tail);
  471. deliver_list_head = NULL;
  472. deliver_list_tail = NULL;
  473. }
  474. /* Get TID from struct cb->tid_val, save to tid */
  475. tid = qdf_nbuf_get_tid_val(nbuf);
  476. if (qdf_unlikely(tid >= CDP_MAX_DATA_TIDS)) {
  477. DP_STATS_INC(soc, rx.err.rx_invalid_tid_err, 1);
  478. dp_rx_nbuf_free(nbuf);
  479. nbuf = next;
  480. continue;
  481. }
  482. if (qdf_unlikely(!txrx_peer)) {
  483. txrx_peer = dp_rx_get_txrx_peer_and_vdev(soc, nbuf,
  484. peer_id,
  485. &txrx_ref_handle,
  486. pkt_capture_offload,
  487. &vdev,
  488. &rx_pdev, &dsf,
  489. &old_tid);
  490. if (qdf_unlikely(!txrx_peer) || qdf_unlikely(!vdev)) {
  491. nbuf = next;
  492. continue;
  493. }
  494. enh_flag = rx_pdev->enhanced_stats_en;
  495. } else if (txrx_peer && txrx_peer->peer_id != peer_id) {
  496. dp_txrx_peer_unref_delete(txrx_ref_handle,
  497. DP_MOD_ID_RX);
  498. txrx_peer = dp_rx_get_txrx_peer_and_vdev(soc, nbuf,
  499. peer_id,
  500. &txrx_ref_handle,
  501. pkt_capture_offload,
  502. &vdev,
  503. &rx_pdev, &dsf,
  504. &old_tid);
  505. if (qdf_unlikely(!txrx_peer) || qdf_unlikely(!vdev)) {
  506. nbuf = next;
  507. continue;
  508. }
  509. enh_flag = rx_pdev->enhanced_stats_en;
  510. }
  511. if (txrx_peer) {
  512. QDF_NBUF_CB_DP_TRACE_PRINT(nbuf) = false;
  513. qdf_dp_trace_set_track(nbuf, QDF_RX);
  514. QDF_NBUF_CB_RX_DP_TRACE(nbuf) = 1;
  515. QDF_NBUF_CB_RX_PACKET_TRACK(nbuf) =
  516. QDF_NBUF_RX_PKT_DATA_TRACK;
  517. }
  518. rx_bufs_used++;
  519. /* MLD Link Peer Statistics support */
  520. if (txrx_peer->is_mld_peer && rx_pdev->link_peer_stats) {
  521. link_id = dp_rx_get_stats_arr_idx_from_link_id(
  522. nbuf,
  523. txrx_peer);
  524. } else {
  525. link_id = 0;
  526. }
  527. dp_rx_set_nbuf_band(nbuf, txrx_peer, link_id);
  528. /* when hlos tid override is enabled, save tid in
  529. * skb->priority
  530. */
  531. if (qdf_unlikely(vdev->skip_sw_tid_classification &
  532. DP_TXRX_HLOS_TID_OVERRIDE_ENABLED))
  533. qdf_nbuf_set_priority(nbuf, tid);
  534. DP_RX_TID_SAVE(nbuf, tid);
  535. if (qdf_unlikely(dsf) || qdf_unlikely(peer_ext_stats) ||
  536. dp_rx_pkt_tracepoints_enabled())
  537. qdf_nbuf_set_timestamp(nbuf);
  538. if (qdf_likely(old_tid != tid)) {
  539. tid_stats =
  540. &rx_pdev->stats.tid_stats.tid_rx_stats[reo_ring_num][tid];
  541. old_tid = tid;
  542. }
  543. /*
  544. * Check if DMA completed -- msdu_done is the last bit
  545. * to be written
  546. */
  547. if (qdf_unlikely(!qdf_nbuf_is_rx_chfrag_cont(nbuf) &&
  548. !hal_rx_tlv_msdu_done_get_be(rx_tlv_hdr))) {
  549. dp_err("MSDU DONE failure");
  550. DP_STATS_INC(soc, rx.err.msdu_done_fail, 1);
  551. hal_rx_dump_pkt_tlvs(hal_soc, rx_tlv_hdr,
  552. QDF_TRACE_LEVEL_INFO);
  553. tid_stats->fail_cnt[MSDU_DONE_FAILURE]++;
  554. dp_rx_nbuf_free(nbuf);
  555. qdf_assert(0);
  556. nbuf = next;
  557. continue;
  558. }
  559. DP_HIST_PACKET_COUNT_INC(vdev->pdev->pdev_id);
  560. /*
  561. * First IF condition:
  562. * 802.11 Fragmented pkts are reinjected to REO
  563. * HW block as SG pkts and for these pkts we only
  564. * need to pull the RX TLVS header length.
  565. * Second IF condition:
  566. * The below condition happens when an MSDU is spread
  567. * across multiple buffers. This can happen in two cases
  568. * 1. The nbuf size is smaller then the received msdu.
  569. * ex: we have set the nbuf size to 2048 during
  570. * nbuf_alloc. but we received an msdu which is
  571. * 2304 bytes in size then this msdu is spread
  572. * across 2 nbufs.
  573. *
  574. * 2. AMSDUs when RAW mode is enabled.
  575. * ex: 1st MSDU is in 1st nbuf and 2nd MSDU is spread
  576. * across 1st nbuf and 2nd nbuf and last MSDU is
  577. * spread across 2nd nbuf and 3rd nbuf.
  578. *
  579. * for these scenarios let us create a skb frag_list and
  580. * append these buffers till the last MSDU of the AMSDU
  581. * Third condition:
  582. * This is the most likely case, we receive 802.3 pkts
  583. * decapsulated by HW, here we need to set the pkt length.
  584. */
  585. if (qdf_unlikely(qdf_nbuf_is_frag(nbuf))) {
  586. bool is_mcbc, is_sa_vld, is_da_vld;
  587. is_mcbc = hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  588. rx_tlv_hdr);
  589. is_sa_vld =
  590. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  591. rx_tlv_hdr);
  592. is_da_vld =
  593. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  594. rx_tlv_hdr);
  595. qdf_nbuf_set_da_mcbc(nbuf, is_mcbc);
  596. qdf_nbuf_set_da_valid(nbuf, is_da_vld);
  597. qdf_nbuf_set_sa_valid(nbuf, is_sa_vld);
  598. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  599. } else if (qdf_nbuf_is_rx_chfrag_cont(nbuf)) {
  600. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  601. nbuf = dp_rx_sg_create(soc, nbuf);
  602. next = nbuf->next;
  603. if (qdf_nbuf_is_raw_frame(nbuf)) {
  604. DP_STATS_INC(vdev->pdev, rx_raw_pkts, 1);
  605. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  606. rx.raw, 1,
  607. msdu_len,
  608. link_id);
  609. } else {
  610. DP_STATS_INC(soc, rx.err.scatter_msdu, 1);
  611. if (!dp_rx_is_sg_supported()) {
  612. dp_rx_nbuf_free(nbuf);
  613. dp_info_rl("sg msdu len %d, dropped",
  614. msdu_len);
  615. nbuf = next;
  616. continue;
  617. }
  618. }
  619. } else {
  620. l3_pad = hal_rx_get_l3_pad_bytes_be(nbuf, rx_tlv_hdr);
  621. msdu_len = QDF_NBUF_CB_RX_PKT_LEN(nbuf);
  622. pkt_len = msdu_len + l3_pad + soc->rx_pkt_tlv_size;
  623. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  624. dp_rx_skip_tlvs(soc, nbuf, l3_pad);
  625. }
  626. dp_rx_send_pktlog(soc, rx_pdev, nbuf, QDF_TX_RX_STATUS_OK);
  627. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  628. dp_rx_err("%pK: Policy Check Drop pkt", soc);
  629. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  630. rx.policy_check_drop,
  631. 1, link_id);
  632. tid_stats->fail_cnt[POLICY_CHECK_DROP]++;
  633. /* Drop & free packet */
  634. dp_rx_nbuf_free(nbuf);
  635. /* Statistics */
  636. nbuf = next;
  637. continue;
  638. }
  639. /*
  640. * Drop non-EAPOL frames from unauthorized peer.
  641. */
  642. if (qdf_likely(txrx_peer) &&
  643. qdf_unlikely(!txrx_peer->authorize) &&
  644. !qdf_nbuf_is_raw_frame(nbuf)) {
  645. bool is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf) ||
  646. qdf_nbuf_is_ipv4_wapi_pkt(nbuf);
  647. if (!is_eapol) {
  648. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  649. rx.peer_unauth_rx_pkt_drop,
  650. 1, link_id);
  651. dp_rx_nbuf_free(nbuf);
  652. nbuf = next;
  653. continue;
  654. }
  655. }
  656. dp_rx_cksum_offload(vdev->pdev, nbuf, rx_tlv_hdr);
  657. dp_rx_update_flow_info(nbuf, rx_tlv_hdr);
  658. if (qdf_unlikely(!rx_pdev->rx_fast_flag)) {
  659. /*
  660. * process frame for mulitpass phrase processing
  661. */
  662. if (qdf_unlikely(vdev->multipass_en)) {
  663. if (dp_rx_multipass_process(txrx_peer, nbuf,
  664. tid) == false) {
  665. DP_PEER_PER_PKT_STATS_INC
  666. (txrx_peer,
  667. rx.multipass_rx_pkt_drop,
  668. 1, link_id);
  669. dp_rx_nbuf_free(nbuf);
  670. nbuf = next;
  671. continue;
  672. }
  673. }
  674. if (qdf_unlikely(txrx_peer &&
  675. (txrx_peer->nawds_enabled) &&
  676. (qdf_nbuf_is_da_mcbc(nbuf)) &&
  677. (hal_rx_get_mpdu_mac_ad4_valid_be
  678. (rx_tlv_hdr) == false))) {
  679. tid_stats->fail_cnt[NAWDS_MCAST_DROP]++;
  680. DP_PEER_PER_PKT_STATS_INC(txrx_peer,
  681. rx.nawds_mcast_drop,
  682. 1, link_id);
  683. dp_rx_nbuf_free(nbuf);
  684. nbuf = next;
  685. continue;
  686. }
  687. /* Update the protocol tag in SKB based on CCE metadata
  688. */
  689. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  690. reo_ring_num, false, true);
  691. /* Update the flow tag in SKB based on FSE metadata */
  692. dp_rx_update_flow_tag(soc, vdev, nbuf, rx_tlv_hdr,
  693. true);
  694. if (qdf_unlikely(vdev->mesh_vdev)) {
  695. if (dp_rx_filter_mesh_packets(vdev, nbuf,
  696. rx_tlv_hdr)
  697. == QDF_STATUS_SUCCESS) {
  698. dp_rx_info("%pK: mesh pkt filtered",
  699. soc);
  700. tid_stats->fail_cnt[MESH_FILTER_DROP]++;
  701. DP_STATS_INC(vdev->pdev,
  702. dropped.mesh_filter, 1);
  703. dp_rx_nbuf_free(nbuf);
  704. nbuf = next;
  705. continue;
  706. }
  707. dp_rx_fill_mesh_stats(vdev, nbuf, rx_tlv_hdr,
  708. txrx_peer);
  709. }
  710. }
  711. if (qdf_likely(vdev->rx_decap_type ==
  712. htt_cmn_pkt_type_ethernet) &&
  713. qdf_likely(!vdev->mesh_vdev)) {
  714. dp_rx_wds_learn(soc, vdev,
  715. rx_tlv_hdr,
  716. txrx_peer,
  717. nbuf);
  718. }
  719. dp_rx_msdu_stats_update(soc, nbuf, rx_tlv_hdr, txrx_peer,
  720. reo_ring_num, tid_stats, link_id);
  721. if (qdf_likely(vdev->rx_decap_type ==
  722. htt_cmn_pkt_type_ethernet) &&
  723. qdf_likely(!vdev->mesh_vdev)) {
  724. /* Intrabss-fwd */
  725. if (dp_rx_check_ap_bridge(vdev))
  726. if (dp_rx_intrabss_fwd_be(soc, txrx_peer,
  727. rx_tlv_hdr,
  728. nbuf,
  729. link_id)) {
  730. nbuf = next;
  731. tid_stats->intrabss_cnt++;
  732. continue; /* Get next desc */
  733. }
  734. }
  735. dp_rx_fill_gro_info(soc, rx_tlv_hdr, nbuf, &rx_ol_pkt_cnt);
  736. dp_rx_mark_first_packet_after_wow_wakeup(vdev->pdev, rx_tlv_hdr,
  737. nbuf);
  738. dp_rx_update_stats(soc, nbuf);
  739. dp_pkt_add_timestamp(txrx_peer->vdev, QDF_PKT_RX_DRIVER_ENTRY,
  740. current_time, nbuf);
  741. DP_RX_LIST_APPEND(deliver_list_head,
  742. deliver_list_tail,
  743. nbuf);
  744. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1,
  745. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  746. enh_flag);
  747. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  748. rx.rx_success, 1,
  749. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  750. link_id);
  751. if (qdf_unlikely(txrx_peer->in_twt))
  752. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  753. rx.to_stack_twt, 1,
  754. QDF_NBUF_CB_RX_PKT_LEN(nbuf),
  755. link_id);
  756. tid_stats->delivered_to_stack++;
  757. nbuf = next;
  758. }
  759. DP_RX_DELIVER_TO_STACK(soc, vdev, txrx_peer, peer_id,
  760. pkt_capture_offload,
  761. deliver_list_head,
  762. deliver_list_tail);
  763. if (qdf_likely(txrx_peer))
  764. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  765. /*
  766. * If we are processing in near-full condition, there are 3 scenario
  767. * 1) Ring entries has reached critical state
  768. * 2) Ring entries are still near high threshold
  769. * 3) Ring entries are below the safe level
  770. *
  771. * One more loop will move the state to normal processing and yield
  772. */
  773. if (ring_near_full && quota)
  774. goto more_data;
  775. if (dp_rx_enable_eol_data_check(soc) && rx_bufs_used) {
  776. if (quota) {
  777. num_pending =
  778. dp_rx_srng_get_num_pending(hal_soc,
  779. hal_ring_hdl,
  780. num_entries,
  781. &near_full);
  782. if (num_pending) {
  783. DP_STATS_INC(soc, rx.hp_oos2, 1);
  784. if (!hif_exec_should_yield(scn, intr_id))
  785. goto more_data;
  786. if (qdf_unlikely(near_full)) {
  787. DP_STATS_INC(soc, rx.near_full, 1);
  788. goto more_data;
  789. }
  790. }
  791. }
  792. if (vdev && vdev->osif_fisa_flush)
  793. vdev->osif_fisa_flush(soc, reo_ring_num);
  794. if (vdev && vdev->osif_gro_flush && rx_ol_pkt_cnt) {
  795. vdev->osif_gro_flush(vdev->osif_vdev,
  796. reo_ring_num);
  797. }
  798. }
  799. /* Update histogram statistics by looping through pdev's */
  800. DP_RX_HIST_STATS_PER_PDEV();
  801. return rx_bufs_used; /* Assume no scale factor for now */
  802. }
  803. #ifdef RX_DESC_MULTI_PAGE_ALLOC
  804. /**
  805. * dp_rx_desc_pool_init_be_cc() - initial RX desc pool for cookie conversion
  806. * @soc: Handle to DP Soc structure
  807. * @rx_desc_pool: Rx descriptor pool handler
  808. * @pool_id: Rx descriptor pool ID
  809. *
  810. * Return: QDF_STATUS_SUCCESS - succeeded, others - failed
  811. */
  812. static QDF_STATUS
  813. dp_rx_desc_pool_init_be_cc(struct dp_soc *soc,
  814. struct rx_desc_pool *rx_desc_pool,
  815. uint32_t pool_id)
  816. {
  817. struct dp_hw_cookie_conversion_t *cc_ctx;
  818. struct dp_soc_be *be_soc;
  819. union dp_rx_desc_list_elem_t *rx_desc_elem;
  820. struct dp_spt_page_desc *page_desc;
  821. uint32_t ppt_idx = 0;
  822. uint32_t avail_entry_index = 0;
  823. if (!rx_desc_pool->pool_size) {
  824. dp_err("desc_num 0 !!");
  825. return QDF_STATUS_E_FAILURE;
  826. }
  827. be_soc = dp_get_be_soc_from_dp_soc(soc);
  828. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  829. page_desc = &cc_ctx->page_desc_base[0];
  830. rx_desc_elem = rx_desc_pool->freelist;
  831. while (rx_desc_elem) {
  832. if (avail_entry_index == 0) {
  833. if (ppt_idx >= cc_ctx->total_page_num) {
  834. dp_alert("insufficient secondary page tables");
  835. qdf_assert_always(0);
  836. }
  837. page_desc = &cc_ctx->page_desc_base[ppt_idx++];
  838. }
  839. /* put each RX Desc VA to SPT pages and
  840. * get corresponding ID
  841. */
  842. DP_CC_SPT_PAGE_UPDATE_VA(page_desc->page_v_addr,
  843. avail_entry_index,
  844. &rx_desc_elem->rx_desc);
  845. rx_desc_elem->rx_desc.cookie =
  846. dp_cc_desc_id_generate(page_desc->ppt_index,
  847. avail_entry_index);
  848. rx_desc_elem->rx_desc.chip_id = dp_mlo_get_chip_id(soc);
  849. rx_desc_elem->rx_desc.pool_id = pool_id;
  850. rx_desc_elem->rx_desc.in_use = 0;
  851. rx_desc_elem = rx_desc_elem->next;
  852. avail_entry_index = (avail_entry_index + 1) &
  853. DP_CC_SPT_PAGE_MAX_ENTRIES_MASK;
  854. }
  855. return QDF_STATUS_SUCCESS;
  856. }
  857. #else
  858. static QDF_STATUS
  859. dp_rx_desc_pool_init_be_cc(struct dp_soc *soc,
  860. struct rx_desc_pool *rx_desc_pool,
  861. uint32_t pool_id)
  862. {
  863. struct dp_hw_cookie_conversion_t *cc_ctx;
  864. struct dp_soc_be *be_soc;
  865. struct dp_spt_page_desc *page_desc;
  866. uint32_t ppt_idx = 0;
  867. uint32_t avail_entry_index = 0;
  868. int i = 0;
  869. if (!rx_desc_pool->pool_size) {
  870. dp_err("desc_num 0 !!");
  871. return QDF_STATUS_E_FAILURE;
  872. }
  873. be_soc = dp_get_be_soc_from_dp_soc(soc);
  874. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  875. page_desc = &cc_ctx->page_desc_base[0];
  876. for (i = 0; i <= rx_desc_pool->pool_size - 1; i++) {
  877. if (i == rx_desc_pool->pool_size - 1)
  878. rx_desc_pool->array[i].next = NULL;
  879. else
  880. rx_desc_pool->array[i].next =
  881. &rx_desc_pool->array[i + 1];
  882. if (avail_entry_index == 0) {
  883. if (ppt_idx >= cc_ctx->total_page_num) {
  884. dp_alert("insufficient secondary page tables");
  885. qdf_assert_always(0);
  886. }
  887. page_desc = &cc_ctx->page_desc_base[ppt_idx++];
  888. }
  889. /* put each RX Desc VA to SPT pages and
  890. * get corresponding ID
  891. */
  892. DP_CC_SPT_PAGE_UPDATE_VA(page_desc->page_v_addr,
  893. avail_entry_index,
  894. &rx_desc_pool->array[i].rx_desc);
  895. rx_desc_pool->array[i].rx_desc.cookie =
  896. dp_cc_desc_id_generate(page_desc->ppt_index,
  897. avail_entry_index);
  898. rx_desc_pool->array[i].rx_desc.pool_id = pool_id;
  899. rx_desc_pool->array[i].rx_desc.in_use = 0;
  900. rx_desc_pool->array[i].rx_desc.chip_id =
  901. dp_mlo_get_chip_id(soc);
  902. avail_entry_index = (avail_entry_index + 1) &
  903. DP_CC_SPT_PAGE_MAX_ENTRIES_MASK;
  904. }
  905. return QDF_STATUS_SUCCESS;
  906. }
  907. #endif
  908. static void
  909. dp_rx_desc_pool_deinit_be_cc(struct dp_soc *soc,
  910. struct rx_desc_pool *rx_desc_pool,
  911. uint32_t pool_id)
  912. {
  913. struct dp_spt_page_desc *page_desc;
  914. struct dp_soc_be *be_soc;
  915. int i = 0;
  916. struct dp_hw_cookie_conversion_t *cc_ctx;
  917. be_soc = dp_get_be_soc_from_dp_soc(soc);
  918. cc_ctx = &be_soc->rx_cc_ctx[pool_id];
  919. for (i = 0; i < cc_ctx->total_page_num; i++) {
  920. page_desc = &cc_ctx->page_desc_base[i];
  921. qdf_mem_zero(page_desc->page_v_addr, qdf_page_size);
  922. }
  923. }
  924. QDF_STATUS dp_rx_desc_pool_init_be(struct dp_soc *soc,
  925. struct rx_desc_pool *rx_desc_pool,
  926. uint32_t pool_id)
  927. {
  928. QDF_STATUS status = QDF_STATUS_SUCCESS;
  929. /* Only regular RX buffer desc pool use HW cookie conversion */
  930. if (rx_desc_pool->desc_type == QDF_DP_RX_DESC_BUF_TYPE) {
  931. dp_info("rx_desc_buf pool init");
  932. status = dp_rx_desc_pool_init_be_cc(soc,
  933. rx_desc_pool,
  934. pool_id);
  935. } else {
  936. dp_info("non_rx_desc_buf_pool init");
  937. status = dp_rx_desc_pool_init_generic(soc, rx_desc_pool,
  938. pool_id);
  939. }
  940. return status;
  941. }
  942. void dp_rx_desc_pool_deinit_be(struct dp_soc *soc,
  943. struct rx_desc_pool *rx_desc_pool,
  944. uint32_t pool_id)
  945. {
  946. if (rx_desc_pool->desc_type == QDF_DP_RX_DESC_BUF_TYPE)
  947. dp_rx_desc_pool_deinit_be_cc(soc, rx_desc_pool, pool_id);
  948. }
  949. #ifdef DP_FEATURE_HW_COOKIE_CONVERSION
  950. #ifdef DP_HW_COOKIE_CONVERT_EXCEPTION
  951. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  952. void *ring_desc,
  953. struct dp_rx_desc **r_rx_desc)
  954. {
  955. if (hal_rx_wbm_get_cookie_convert_done(ring_desc)) {
  956. /* HW cookie conversion done */
  957. *r_rx_desc = (struct dp_rx_desc *)
  958. hal_rx_wbm_get_desc_va(ring_desc);
  959. } else {
  960. /* SW do cookie conversion */
  961. uint32_t cookie = HAL_RX_BUF_COOKIE_GET(ring_desc);
  962. *r_rx_desc = (struct dp_rx_desc *)
  963. dp_cc_desc_find(soc, cookie);
  964. }
  965. return QDF_STATUS_SUCCESS;
  966. }
  967. #else
  968. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  969. void *ring_desc,
  970. struct dp_rx_desc **r_rx_desc)
  971. {
  972. *r_rx_desc = (struct dp_rx_desc *)
  973. hal_rx_wbm_get_desc_va(ring_desc);
  974. return QDF_STATUS_SUCCESS;
  975. }
  976. #endif /* DP_HW_COOKIE_CONVERT_EXCEPTION */
  977. struct dp_rx_desc *dp_rx_desc_ppeds_cookie_2_va(struct dp_soc *soc,
  978. unsigned long cookie)
  979. {
  980. return (struct dp_rx_desc *)cookie;
  981. }
  982. #else
  983. struct dp_rx_desc *dp_rx_desc_ppeds_cookie_2_va(struct dp_soc *soc,
  984. unsigned long cookie)
  985. {
  986. if (!cookie)
  987. return NULL;
  988. return (struct dp_rx_desc *)dp_cc_desc_find(soc, cookie);
  989. }
  990. QDF_STATUS dp_wbm_get_rx_desc_from_hal_desc_be(struct dp_soc *soc,
  991. void *ring_desc,
  992. struct dp_rx_desc **r_rx_desc)
  993. {
  994. /* SW do cookie conversion */
  995. uint32_t cookie = HAL_RX_BUF_COOKIE_GET(ring_desc);
  996. *r_rx_desc = (struct dp_rx_desc *)
  997. dp_cc_desc_find(soc, cookie);
  998. return QDF_STATUS_SUCCESS;
  999. }
  1000. #endif /* DP_FEATURE_HW_COOKIE_CONVERSION */
  1001. struct dp_rx_desc *dp_rx_desc_cookie_2_va_be(struct dp_soc *soc,
  1002. uint32_t cookie)
  1003. {
  1004. return (struct dp_rx_desc *)dp_cc_desc_find(soc, cookie);
  1005. }
  1006. #if defined(WLAN_FEATURE_11BE_MLO)
  1007. #if defined(WLAN_MLO_MULTI_CHIP) && defined(WLAN_MCAST_MLO)
  1008. #define DP_RANDOM_MAC_ID_BIT_MASK 0xC0
  1009. #define DP_RANDOM_MAC_OFFSET 1
  1010. #define DP_MAC_LOCAL_ADMBIT_MASK 0x2
  1011. #define DP_MAC_LOCAL_ADMBIT_OFFSET 0
  1012. static inline void dp_rx_dummy_src_mac(struct dp_vdev *vdev,
  1013. qdf_nbuf_t nbuf)
  1014. {
  1015. qdf_ether_header_t *eh =
  1016. (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1017. eh->ether_shost[DP_MAC_LOCAL_ADMBIT_OFFSET] =
  1018. eh->ether_shost[DP_MAC_LOCAL_ADMBIT_OFFSET] |
  1019. DP_MAC_LOCAL_ADMBIT_MASK;
  1020. }
  1021. #ifdef QCA_SUPPORT_WDS_EXTENDED
  1022. static inline bool dp_rx_mlo_igmp_wds_ext_handler(struct dp_txrx_peer *peer)
  1023. {
  1024. return qdf_atomic_test_bit(WDS_EXT_PEER_INIT_BIT, &peer->wds_ext.init);
  1025. }
  1026. #else
  1027. static inline bool dp_rx_mlo_igmp_wds_ext_handler(struct dp_txrx_peer *peer)
  1028. {
  1029. return false;
  1030. }
  1031. #endif
  1032. #ifdef EXT_HYBRID_MLO_MODE
  1033. static inline
  1034. bool dp_rx_check_ext_hybrid_mode(struct dp_soc *soc, struct dp_vdev *vdev)
  1035. {
  1036. return ((DP_MLD_MODE_HYBRID_NONBOND == soc->mld_mode_ap) &&
  1037. (wlan_op_mode_ap == vdev->opmode));
  1038. }
  1039. #else
  1040. static inline
  1041. bool dp_rx_check_ext_hybrid_mode(struct dp_soc *soc, struct dp_vdev *vdev)
  1042. {
  1043. return false;
  1044. }
  1045. #endif
  1046. bool dp_rx_mlo_igmp_handler(struct dp_soc *soc,
  1047. struct dp_vdev *vdev,
  1048. struct dp_txrx_peer *peer,
  1049. qdf_nbuf_t nbuf,
  1050. uint8_t link_id)
  1051. {
  1052. qdf_nbuf_t nbuf_copy;
  1053. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1054. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1055. struct cdp_tid_rx_stats *tid_stats = &peer->vdev->pdev->stats.
  1056. tid_stats.tid_rx_wbm_stats[0][tid];
  1057. if (!(qdf_nbuf_is_ipv4_igmp_pkt(nbuf) ||
  1058. qdf_nbuf_is_ipv6_igmp_pkt(nbuf)))
  1059. return false;
  1060. if (qdf_unlikely(vdev->multipass_en)) {
  1061. if (dp_rx_multipass_process(peer, nbuf, tid) == false) {
  1062. DP_PEER_PER_PKT_STATS_INC(peer,
  1063. rx.multipass_rx_pkt_drop,
  1064. 1, link_id);
  1065. return false;
  1066. }
  1067. }
  1068. if (!peer->bss_peer) {
  1069. if (dp_rx_intrabss_mcbc_fwd(soc, peer, NULL, nbuf,
  1070. tid_stats, link_id))
  1071. dp_rx_err("forwarding failed");
  1072. }
  1073. qdf_nbuf_set_next(nbuf, NULL);
  1074. /* REO sends IGMP to driver only if AP is operating in hybrid
  1075. * mld mode.
  1076. */
  1077. if (qdf_unlikely(dp_rx_mlo_igmp_wds_ext_handler(peer))) {
  1078. /* send the IGMP to the netdev corresponding to the interface
  1079. * its received on
  1080. */
  1081. goto send_pkt;
  1082. }
  1083. if (dp_rx_check_ext_hybrid_mode(soc, vdev)) {
  1084. /* send the IGMP to the netdev corresponding to the interface
  1085. * its received on
  1086. */
  1087. goto send_pkt;
  1088. }
  1089. /*
  1090. * In the case of ME5/ME6, Backhaul WDS for a mld peer, NAWDS,
  1091. * legacy non-mlo AP vdev & non-AP vdev(which is very unlikely),
  1092. * send the igmp pkt on the same link where it received, as these
  1093. * features will use peer based tcl metadata.
  1094. */
  1095. if (vdev->mcast_enhancement_en ||
  1096. peer->is_mld_peer ||
  1097. peer->nawds_enabled ||
  1098. !vdev->mlo_vdev ||
  1099. qdf_unlikely(wlan_op_mode_ap != vdev->opmode)) {
  1100. /* send the IGMP to the netdev corresponding to the interface
  1101. * its received on
  1102. */
  1103. goto send_pkt;
  1104. }
  1105. /* We are here, it means a legacy non-wds sta is connected
  1106. * to a hybrid mld ap, So send a clone of the IGPMP packet
  1107. * on the interface where it was received.
  1108. */
  1109. nbuf_copy = qdf_nbuf_copy(nbuf);
  1110. if (qdf_likely(nbuf_copy))
  1111. dp_rx_deliver_to_stack(soc, vdev, peer, nbuf_copy, NULL);
  1112. dp_rx_dummy_src_mac(vdev, nbuf);
  1113. /* Set the ml peer valid bit in skb peer metadata, so that osif
  1114. * can deliver the SA mangled IGMP packet to mld netdev.
  1115. */
  1116. QDF_NBUF_CB_RX_PEER_ID(nbuf) |= CDP_RX_ML_PEER_VALID_MASK;
  1117. /* Deliver the original IGMP with dummy src on the mld netdev */
  1118. send_pkt:
  1119. dp_rx_deliver_to_stack(be_vdev->vdev.pdev->soc,
  1120. &be_vdev->vdev,
  1121. peer,
  1122. nbuf,
  1123. NULL);
  1124. return true;
  1125. }
  1126. #else
  1127. bool dp_rx_mlo_igmp_handler(struct dp_soc *soc,
  1128. struct dp_vdev *vdev,
  1129. struct dp_txrx_peer *peer,
  1130. qdf_nbuf_t nbuf,
  1131. uint8_t link_id)
  1132. {
  1133. return false;
  1134. }
  1135. #endif
  1136. #endif
  1137. #ifdef WLAN_FEATURE_NEAR_FULL_IRQ
  1138. uint32_t dp_rx_nf_process(struct dp_intr *int_ctx,
  1139. hal_ring_handle_t hal_ring_hdl,
  1140. uint8_t reo_ring_num,
  1141. uint32_t quota)
  1142. {
  1143. struct dp_soc *soc = int_ctx->soc;
  1144. struct dp_srng *rx_ring = &soc->reo_dest_ring[reo_ring_num];
  1145. uint32_t work_done = 0;
  1146. if (dp_srng_get_near_full_level(soc, rx_ring) <
  1147. DP_SRNG_THRESH_NEAR_FULL)
  1148. return 0;
  1149. qdf_atomic_set(&rx_ring->near_full, 1);
  1150. work_done++;
  1151. return work_done;
  1152. }
  1153. #endif
  1154. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  1155. #ifdef WLAN_FEATURE_11BE_MLO
  1156. /**
  1157. * dp_rx_intrabss_fwd_mlo_allow() - check if MLO forwarding is allowed
  1158. * @ta_peer: transmitter peer handle
  1159. * @da_peer: destination peer handle
  1160. *
  1161. * Return: true - MLO forwarding case, false: not
  1162. */
  1163. static inline bool
  1164. dp_rx_intrabss_fwd_mlo_allow(struct dp_txrx_peer *ta_peer,
  1165. struct dp_txrx_peer *da_peer)
  1166. {
  1167. /* TA peer and DA peer's vdev should be partner MLO vdevs */
  1168. if (dp_peer_find_mac_addr_cmp(&ta_peer->vdev->mld_mac_addr,
  1169. &da_peer->vdev->mld_mac_addr))
  1170. return false;
  1171. return true;
  1172. }
  1173. #else
  1174. static inline bool
  1175. dp_rx_intrabss_fwd_mlo_allow(struct dp_txrx_peer *ta_peer,
  1176. struct dp_txrx_peer *da_peer)
  1177. {
  1178. return false;
  1179. }
  1180. #endif
  1181. #ifdef INTRA_BSS_FWD_OFFLOAD
  1182. /**
  1183. * dp_rx_intrabss_ucast_check_be() - Check if intrabss is allowed
  1184. * for unicast frame
  1185. * @nbuf: RX packet buffer
  1186. * @ta_peer: transmitter DP peer handle
  1187. * @rx_tlv_hdr: Rx TLV header
  1188. * @msdu_metadata: MSDU meta data info
  1189. * @params: params to be filled in
  1190. *
  1191. * Return: true - intrabss allowed
  1192. * false - not allow
  1193. */
  1194. static bool
  1195. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1196. struct dp_txrx_peer *ta_peer,
  1197. uint8_t *rx_tlv_hdr,
  1198. struct hal_rx_msdu_metadata *msdu_metadata,
  1199. struct dp_be_intrabss_params *params)
  1200. {
  1201. uint8_t dest_chip_id, dest_chip_pmac_id;
  1202. struct dp_vdev_be *be_vdev =
  1203. dp_get_be_vdev_from_dp_vdev(ta_peer->vdev);
  1204. struct dp_soc_be *be_soc =
  1205. dp_get_be_soc_from_dp_soc(params->dest_soc);
  1206. uint16_t da_peer_id;
  1207. struct dp_peer *da_peer = NULL;
  1208. if (!qdf_nbuf_is_intra_bss(nbuf))
  1209. return false;
  1210. if (!be_vdev->mlo_dev_ctxt) {
  1211. params->tx_vdev_id = ta_peer->vdev->vdev_id;
  1212. return true;
  1213. }
  1214. hal_rx_tlv_get_dest_chip_pmac_id(rx_tlv_hdr,
  1215. &dest_chip_id,
  1216. &dest_chip_pmac_id);
  1217. if (dp_assert_always_internal_stat(
  1218. (dest_chip_id <= (DP_MLO_MAX_DEST_CHIP_ID - 1)),
  1219. &be_soc->soc, rx.err.intra_bss_bad_chipid))
  1220. return false;
  1221. params->dest_soc =
  1222. dp_mlo_get_soc_ref_by_chip_id(be_soc->ml_ctxt,
  1223. dest_chip_id);
  1224. if (!params->dest_soc)
  1225. return false;
  1226. da_peer_id = HAL_RX_PEER_ID_GET(msdu_metadata);
  1227. da_peer = dp_peer_get_tgt_peer_by_id(params->dest_soc, da_peer_id,
  1228. DP_MOD_ID_RX);
  1229. if (da_peer) {
  1230. if (da_peer->bss_peer || (da_peer->txrx_peer == ta_peer)) {
  1231. dp_peer_unref_delete(da_peer, DP_MOD_ID_RX);
  1232. return false;
  1233. }
  1234. dp_peer_unref_delete(da_peer, DP_MOD_ID_RX);
  1235. }
  1236. if (dest_chip_id == be_soc->mlo_chip_id) {
  1237. if (dest_chip_pmac_id == ta_peer->vdev->pdev->pdev_id)
  1238. params->tx_vdev_id = ta_peer->vdev->vdev_id;
  1239. else
  1240. params->tx_vdev_id =
  1241. be_vdev->mlo_dev_ctxt->vdev_list[dest_chip_id]
  1242. [dest_chip_pmac_id];
  1243. return true;
  1244. }
  1245. params->tx_vdev_id =
  1246. be_vdev->mlo_dev_ctxt->vdev_list[dest_chip_id]
  1247. [dest_chip_pmac_id];
  1248. return true;
  1249. }
  1250. #else
  1251. #ifdef WLAN_MLO_MULTI_CHIP
  1252. static bool
  1253. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1254. struct dp_txrx_peer *ta_peer,
  1255. uint8_t *rx_tlv_hdr,
  1256. struct hal_rx_msdu_metadata *msdu_metadata,
  1257. struct dp_be_intrabss_params *params)
  1258. {
  1259. uint16_t da_peer_id;
  1260. struct dp_txrx_peer *da_peer;
  1261. bool ret = false;
  1262. uint8_t dest_chip_id;
  1263. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1264. struct dp_vdev_be *be_vdev =
  1265. dp_get_be_vdev_from_dp_vdev(ta_peer->vdev);
  1266. struct dp_soc_be *be_soc =
  1267. dp_get_be_soc_from_dp_soc(params->dest_soc);
  1268. if (!(qdf_nbuf_is_da_valid(nbuf) || qdf_nbuf_is_da_mcbc(nbuf)))
  1269. return false;
  1270. dest_chip_id = HAL_RX_DEST_CHIP_ID_GET(msdu_metadata);
  1271. if (dp_assert_always_internal_stat(
  1272. (dest_chip_id <= (DP_MLO_MAX_DEST_CHIP_ID - 1)),
  1273. &be_soc->soc, rx.err.intra_bss_bad_chipid))
  1274. return false;
  1275. da_peer_id = HAL_RX_PEER_ID_GET(msdu_metadata);
  1276. /* use dest chip id when TA is MLD peer and DA is legacy */
  1277. if (be_soc->mlo_enabled &&
  1278. ta_peer->mld_peer &&
  1279. !(da_peer_id & HAL_RX_DA_IDX_ML_PEER_MASK)) {
  1280. /* validate chip_id, get a ref, and re-assign soc */
  1281. params->dest_soc =
  1282. dp_mlo_get_soc_ref_by_chip_id(be_soc->ml_ctxt,
  1283. dest_chip_id);
  1284. if (!params->dest_soc)
  1285. return false;
  1286. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc,
  1287. da_peer_id,
  1288. &txrx_ref_handle,
  1289. DP_MOD_ID_RX);
  1290. if (!da_peer)
  1291. return false;
  1292. } else {
  1293. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc,
  1294. da_peer_id,
  1295. &txrx_ref_handle,
  1296. DP_MOD_ID_RX);
  1297. if (!da_peer)
  1298. return false;
  1299. params->dest_soc = da_peer->vdev->pdev->soc;
  1300. if (!params->dest_soc)
  1301. goto rel_da_peer;
  1302. }
  1303. params->tx_vdev_id = da_peer->vdev->vdev_id;
  1304. /* If the source or destination peer in the isolation
  1305. * list then dont forward instead push to bridge stack.
  1306. */
  1307. if (dp_get_peer_isolation(ta_peer) ||
  1308. dp_get_peer_isolation(da_peer)) {
  1309. ret = false;
  1310. goto rel_da_peer;
  1311. }
  1312. if (da_peer->bss_peer || (da_peer == ta_peer)) {
  1313. ret = false;
  1314. goto rel_da_peer;
  1315. }
  1316. /* Same vdev, support Inra-BSS */
  1317. if (da_peer->vdev == ta_peer->vdev) {
  1318. ret = true;
  1319. goto rel_da_peer;
  1320. }
  1321. if (!be_vdev->mlo_dev_ctxt)
  1322. ret = false;
  1323. goto rel_da_peer;
  1324. }
  1325. /* MLO specific Intra-BSS check */
  1326. if (dp_rx_intrabss_fwd_mlo_allow(ta_peer, da_peer)) {
  1327. /* use dest chip id for legacy dest peer */
  1328. if (!(da_peer_id & HAL_RX_DA_IDX_ML_PEER_MASK)) {
  1329. if (!(be_vdev->mlo_dev_ctxt->vdev_list[dest_chip_id][0]
  1330. == params->tx_vdev_id) &&
  1331. !(be_vdev->mlo_dev_ctxt->vdev_list[dest_chip_id][1]
  1332. == params->tx_vdev_id)) {
  1333. /*dp_soc_unref_delete(soc);*/
  1334. goto rel_da_peer;
  1335. }
  1336. }
  1337. ret = true;
  1338. }
  1339. rel_da_peer:
  1340. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  1341. return ret;
  1342. }
  1343. #else
  1344. static bool
  1345. dp_rx_intrabss_ucast_check_be(qdf_nbuf_t nbuf,
  1346. struct dp_txrx_peer *ta_peer,
  1347. uint8_t *rx_tlv_hdr,
  1348. struct hal_rx_msdu_metadata *msdu_metadata,
  1349. struct dp_be_intrabss_params *params)
  1350. {
  1351. uint16_t da_peer_id;
  1352. struct dp_txrx_peer *da_peer;
  1353. bool ret = false;
  1354. dp_txrx_ref_handle txrx_ref_handle = NULL;
  1355. if (!qdf_nbuf_is_da_valid(nbuf) || qdf_nbuf_is_da_mcbc(nbuf))
  1356. return false;
  1357. da_peer_id = dp_rx_peer_metadata_peer_id_get_be(
  1358. params->dest_soc,
  1359. msdu_metadata->da_idx);
  1360. da_peer = dp_txrx_peer_get_ref_by_id(params->dest_soc, da_peer_id,
  1361. &txrx_ref_handle, DP_MOD_ID_RX);
  1362. if (!da_peer)
  1363. return false;
  1364. params->tx_vdev_id = da_peer->vdev->vdev_id;
  1365. /* If the source or destination peer in the isolation
  1366. * list then dont forward instead push to bridge stack.
  1367. */
  1368. if (dp_get_peer_isolation(ta_peer) ||
  1369. dp_get_peer_isolation(da_peer))
  1370. goto rel_da_peer;
  1371. if (da_peer->bss_peer || da_peer == ta_peer)
  1372. goto rel_da_peer;
  1373. /* Same vdev, support Inra-BSS */
  1374. if (da_peer->vdev == ta_peer->vdev) {
  1375. ret = true;
  1376. goto rel_da_peer;
  1377. }
  1378. /* MLO specific Intra-BSS check */
  1379. if (dp_rx_intrabss_fwd_mlo_allow(ta_peer, da_peer)) {
  1380. ret = true;
  1381. goto rel_da_peer;
  1382. }
  1383. rel_da_peer:
  1384. dp_txrx_peer_unref_delete(txrx_ref_handle, DP_MOD_ID_RX);
  1385. return ret;
  1386. }
  1387. #endif /* WLAN_MLO_MULTI_CHIP */
  1388. #endif /* INTRA_BSS_FWD_OFFLOAD */
  1389. #if defined(WLAN_PKT_CAPTURE_RX_2_0) || defined(CONFIG_WORD_BASED_TLV)
  1390. void dp_rx_word_mask_subscribe_be(struct dp_soc *soc,
  1391. uint32_t *msg_word,
  1392. void *rx_filter)
  1393. {
  1394. struct htt_rx_ring_tlv_filter *tlv_filter =
  1395. (struct htt_rx_ring_tlv_filter *)rx_filter;
  1396. if (!msg_word || !tlv_filter)
  1397. return;
  1398. /* tlv_filter->enable is set to 1 for monitor rings */
  1399. if (tlv_filter->enable)
  1400. return;
  1401. /* if word mask is zero, FW will set the default values */
  1402. if (!(tlv_filter->rx_mpdu_start_wmask > 0 &&
  1403. tlv_filter->rx_msdu_end_wmask > 0)) {
  1404. return;
  1405. }
  1406. HTT_RX_RING_SELECTION_CFG_WORD_MASK_COMPACTION_ENABLE_SET(*msg_word, 1);
  1407. /* word 14 */
  1408. msg_word += 3;
  1409. *msg_word = 0;
  1410. HTT_RX_RING_SELECTION_CFG_RX_MPDU_START_WORD_MASK_SET(
  1411. *msg_word,
  1412. tlv_filter->rx_mpdu_start_wmask);
  1413. /* word 15 */
  1414. msg_word++;
  1415. *msg_word = 0;
  1416. HTT_RX_RING_SELECTION_CFG_RX_MSDU_END_WORD_MASK_SET(
  1417. *msg_word,
  1418. tlv_filter->rx_msdu_end_wmask);
  1419. }
  1420. #else
  1421. void dp_rx_word_mask_subscribe_be(struct dp_soc *soc,
  1422. uint32_t *msg_word,
  1423. void *rx_filter)
  1424. {
  1425. }
  1426. #endif
  1427. #if defined(WLAN_MCAST_MLO) && defined(CONFIG_MLO_SINGLE_DEV)
  1428. static inline
  1429. bool dp_rx_intrabss_mlo_mcbc_fwd(struct dp_soc *soc, struct dp_vdev *vdev,
  1430. qdf_nbuf_t nbuf_copy)
  1431. {
  1432. struct dp_vdev *mcast_primary_vdev = NULL;
  1433. struct dp_vdev_be *be_vdev = dp_get_be_vdev_from_dp_vdev(vdev);
  1434. struct dp_soc_be *be_soc = dp_get_be_soc_from_dp_soc(soc);
  1435. struct cdp_tx_exception_metadata tx_exc_metadata = {0};
  1436. tx_exc_metadata.is_mlo_mcast = 1;
  1437. tx_exc_metadata.tx_encap_type = CDP_INVALID_TX_ENCAP_TYPE;
  1438. tx_exc_metadata.sec_type = CDP_INVALID_SEC_TYPE;
  1439. tx_exc_metadata.peer_id = CDP_INVALID_PEER;
  1440. tx_exc_metadata.tid = CDP_INVALID_TID;
  1441. mcast_primary_vdev = dp_mlo_get_mcast_primary_vdev(be_soc,
  1442. be_vdev,
  1443. DP_MOD_ID_RX);
  1444. if (!mcast_primary_vdev)
  1445. return false;
  1446. nbuf_copy = dp_tx_send_exception((struct cdp_soc_t *)
  1447. mcast_primary_vdev->pdev->soc,
  1448. mcast_primary_vdev->vdev_id,
  1449. nbuf_copy, &tx_exc_metadata);
  1450. if (nbuf_copy)
  1451. qdf_nbuf_free(nbuf_copy);
  1452. dp_vdev_unref_delete(mcast_primary_vdev->pdev->soc,
  1453. mcast_primary_vdev, DP_MOD_ID_RX);
  1454. return true;
  1455. }
  1456. #else
  1457. static inline
  1458. bool dp_rx_intrabss_mlo_mcbc_fwd(struct dp_soc *soc, struct dp_vdev *vdev,
  1459. qdf_nbuf_t nbuf_copy)
  1460. {
  1461. return false;
  1462. }
  1463. #endif
  1464. bool
  1465. dp_rx_intrabss_mcast_handler_be(struct dp_soc *soc,
  1466. struct dp_txrx_peer *ta_txrx_peer,
  1467. qdf_nbuf_t nbuf_copy,
  1468. struct cdp_tid_rx_stats *tid_stats,
  1469. uint8_t link_id)
  1470. {
  1471. if (qdf_unlikely(ta_txrx_peer->vdev->nawds_enabled)) {
  1472. struct cdp_tx_exception_metadata tx_exc_metadata = {0};
  1473. uint16_t len = QDF_NBUF_CB_RX_PKT_LEN(nbuf_copy);
  1474. tx_exc_metadata.peer_id = ta_txrx_peer->peer_id;
  1475. tx_exc_metadata.is_intrabss_fwd = 1;
  1476. tx_exc_metadata.tid = HTT_TX_EXT_TID_INVALID;
  1477. if (dp_tx_send_exception((struct cdp_soc_t *)soc,
  1478. ta_txrx_peer->vdev->vdev_id,
  1479. nbuf_copy,
  1480. &tx_exc_metadata)) {
  1481. DP_PEER_PER_PKT_STATS_INC_PKT(ta_txrx_peer,
  1482. rx.intra_bss.fail, 1,
  1483. len, link_id);
  1484. tid_stats->fail_cnt[INTRABSS_DROP]++;
  1485. qdf_nbuf_free(nbuf_copy);
  1486. } else {
  1487. DP_PEER_PER_PKT_STATS_INC_PKT(ta_txrx_peer,
  1488. rx.intra_bss.pkts, 1,
  1489. len, link_id);
  1490. tid_stats->intrabss_cnt++;
  1491. }
  1492. return true;
  1493. }
  1494. if (dp_rx_intrabss_mlo_mcbc_fwd(soc, ta_txrx_peer->vdev,
  1495. nbuf_copy))
  1496. return true;
  1497. return false;
  1498. }
  1499. bool dp_rx_intrabss_fwd_be(struct dp_soc *soc, struct dp_txrx_peer *ta_peer,
  1500. uint8_t *rx_tlv_hdr, qdf_nbuf_t nbuf,
  1501. uint8_t link_id)
  1502. {
  1503. uint8_t tid = qdf_nbuf_get_tid_val(nbuf);
  1504. uint8_t ring_id = QDF_NBUF_CB_RX_CTX_ID(nbuf);
  1505. struct cdp_tid_rx_stats *tid_stats = &ta_peer->vdev->pdev->stats.
  1506. tid_stats.tid_rx_stats[ring_id][tid];
  1507. bool ret = false;
  1508. struct dp_be_intrabss_params params;
  1509. struct hal_rx_msdu_metadata msdu_metadata;
  1510. /* if it is a broadcast pkt (eg: ARP) and it is not its own
  1511. * source, then clone the pkt and send the cloned pkt for
  1512. * intra BSS forwarding and original pkt up the network stack
  1513. * Note: how do we handle multicast pkts. do we forward
  1514. * all multicast pkts as is or let a higher layer module
  1515. * like igmpsnoop decide whether to forward or not with
  1516. * Mcast enhancement.
  1517. */
  1518. if (qdf_nbuf_is_da_mcbc(nbuf) && !ta_peer->bss_peer) {
  1519. return dp_rx_intrabss_mcbc_fwd(soc, ta_peer, rx_tlv_hdr,
  1520. nbuf, tid_stats, link_id);
  1521. }
  1522. if (dp_rx_intrabss_eapol_drop_check(soc, ta_peer, rx_tlv_hdr,
  1523. nbuf))
  1524. return true;
  1525. hal_rx_msdu_packet_metadata_get_generic_be(rx_tlv_hdr, &msdu_metadata);
  1526. params.dest_soc = soc;
  1527. if (dp_rx_intrabss_ucast_check_be(nbuf, ta_peer, rx_tlv_hdr,
  1528. &msdu_metadata, &params)) {
  1529. ret = dp_rx_intrabss_ucast_fwd(params.dest_soc, ta_peer,
  1530. params.tx_vdev_id,
  1531. rx_tlv_hdr, nbuf, tid_stats,
  1532. link_id);
  1533. }
  1534. return ret;
  1535. }
  1536. #endif
  1537. qdf_nbuf_t
  1538. dp_rx_wbm_err_reap_desc_be(struct dp_intr *int_ctx, struct dp_soc *soc,
  1539. hal_ring_handle_t hal_ring_hdl, uint32_t quota,
  1540. uint32_t *rx_bufs_used)
  1541. {
  1542. hal_ring_desc_t ring_desc;
  1543. hal_soc_handle_t hal_soc;
  1544. struct dp_rx_desc *rx_desc;
  1545. union dp_rx_desc_list_elem_t
  1546. *head[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { NULL } };
  1547. union dp_rx_desc_list_elem_t
  1548. *tail[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { NULL } };
  1549. uint32_t rx_bufs_reaped[WLAN_MAX_MLO_CHIPS][MAX_PDEV_CNT] = { { 0 } };
  1550. uint8_t mac_id;
  1551. struct dp_srng *dp_rxdma_srng;
  1552. struct rx_desc_pool *rx_desc_pool;
  1553. qdf_nbuf_t nbuf_head = NULL;
  1554. qdf_nbuf_t nbuf_tail = NULL;
  1555. qdf_nbuf_t nbuf;
  1556. uint8_t msdu_continuation = 0;
  1557. bool process_sg_buf = false;
  1558. QDF_STATUS status;
  1559. struct dp_soc *replenish_soc;
  1560. uint8_t chip_id;
  1561. union hal_wbm_err_info_u wbm_err = { 0 };
  1562. qdf_assert(soc && hal_ring_hdl);
  1563. hal_soc = soc->hal_soc;
  1564. qdf_assert(hal_soc);
  1565. if (qdf_unlikely(dp_srng_access_start(int_ctx, soc, hal_ring_hdl))) {
  1566. /* TODO */
  1567. /*
  1568. * Need API to convert from hal_ring pointer to
  1569. * Ring Type / Ring Id combo
  1570. */
  1571. dp_rx_err_err("%pK: HAL RING Access Failed -- %pK",
  1572. soc, hal_ring_hdl);
  1573. goto done;
  1574. }
  1575. while (qdf_likely(quota)) {
  1576. ring_desc = hal_srng_dst_get_next(hal_soc, hal_ring_hdl);
  1577. if (qdf_unlikely(!ring_desc))
  1578. break;
  1579. /* Get SW Desc from HAL desc */
  1580. if (dp_wbm_get_rx_desc_from_hal_desc_be(soc,
  1581. ring_desc,
  1582. &rx_desc)) {
  1583. dp_rx_err_err("get rx sw desc from hal_desc failed");
  1584. continue;
  1585. }
  1586. if (dp_assert_always_internal_stat(rx_desc, soc,
  1587. rx.err.rx_desc_null))
  1588. continue;
  1589. if (!dp_rx_desc_check_magic(rx_desc)) {
  1590. dp_rx_err_err("%pK: Invalid rx_desc %pK",
  1591. soc, rx_desc);
  1592. continue;
  1593. }
  1594. /*
  1595. * this is a unlikely scenario where the host is reaping
  1596. * a descriptor which it already reaped just a while ago
  1597. * but is yet to replenish it back to HW.
  1598. * In this case host will dump the last 128 descriptors
  1599. * including the software descriptor rx_desc and assert.
  1600. */
  1601. if (qdf_unlikely(!rx_desc->in_use)) {
  1602. DP_STATS_INC(soc, rx.err.hal_wbm_rel_dup, 1);
  1603. dp_rx_dump_info_and_assert(soc, hal_ring_hdl,
  1604. ring_desc, rx_desc);
  1605. continue;
  1606. }
  1607. status = dp_rx_wbm_desc_nbuf_sanity_check(soc, hal_ring_hdl,
  1608. ring_desc, rx_desc);
  1609. if (qdf_unlikely(QDF_IS_STATUS_ERROR(status))) {
  1610. DP_STATS_INC(soc, rx.err.nbuf_sanity_fail, 1);
  1611. dp_info_rl("Rx error Nbuf %pK sanity check failure!",
  1612. rx_desc->nbuf);
  1613. rx_desc->in_err_state = 1;
  1614. rx_desc->unmapped = 1;
  1615. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  1616. dp_rx_add_to_free_desc_list(
  1617. &head[rx_desc->chip_id][rx_desc->pool_id],
  1618. &tail[rx_desc->chip_id][rx_desc->pool_id],
  1619. rx_desc);
  1620. continue;
  1621. }
  1622. nbuf = rx_desc->nbuf;
  1623. /*
  1624. * Read wbm err info , MSDU info , MPDU info , peer meta data,
  1625. * from desc. Save all the info in nbuf CB/TLV.
  1626. * We will need this info when we do the actual nbuf processing
  1627. */
  1628. wbm_err.info = dp_rx_wbm_err_copy_desc_info_in_nbuf(
  1629. soc,
  1630. ring_desc,
  1631. nbuf,
  1632. rx_desc->pool_id);
  1633. /*
  1634. * For WBM ring, expect only MSDU buffers
  1635. */
  1636. if (dp_assert_always_internal_stat(
  1637. wbm_err.info_bit.buffer_or_desc_type ==
  1638. HAL_RX_WBM_BUF_TYPE_REL_BUF,
  1639. soc, rx.err.wbm_err_buf_rel_type))
  1640. continue;
  1641. /*
  1642. * Errors are handled only if the source is RXDMA or REO
  1643. */
  1644. qdf_assert((wbm_err.info_bit.wbm_err_src ==
  1645. HAL_RX_WBM_ERR_SRC_RXDMA) ||
  1646. (wbm_err.info_bit.wbm_err_src ==
  1647. HAL_RX_WBM_ERR_SRC_REO));
  1648. rx_desc_pool = &soc->rx_desc_buf[rx_desc->pool_id];
  1649. dp_ipa_rx_buf_smmu_mapping_lock(soc);
  1650. dp_rx_nbuf_unmap_pool(soc, rx_desc_pool, nbuf);
  1651. rx_desc->unmapped = 1;
  1652. dp_ipa_rx_buf_smmu_mapping_unlock(soc);
  1653. if (qdf_unlikely(
  1654. soc->wbm_release_desc_rx_sg_support &&
  1655. dp_rx_is_sg_formation_required(&wbm_err.info_bit))) {
  1656. /* SG is detected from continuation bit */
  1657. msdu_continuation =
  1658. dp_rx_wbm_err_msdu_continuation_get(soc,
  1659. ring_desc,
  1660. nbuf);
  1661. if (msdu_continuation &&
  1662. !(soc->wbm_sg_param.wbm_is_first_msdu_in_sg)) {
  1663. /* Update length from first buffer in SG */
  1664. soc->wbm_sg_param.wbm_sg_desc_msdu_len =
  1665. hal_rx_msdu_start_msdu_len_get(
  1666. soc->hal_soc,
  1667. qdf_nbuf_data(nbuf));
  1668. soc->wbm_sg_param.wbm_is_first_msdu_in_sg =
  1669. true;
  1670. }
  1671. if (msdu_continuation) {
  1672. /* MSDU continued packets */
  1673. qdf_nbuf_set_rx_chfrag_cont(nbuf, 1);
  1674. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1675. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  1676. } else {
  1677. /* This is the terminal packet in SG */
  1678. qdf_nbuf_set_rx_chfrag_start(nbuf, 1);
  1679. qdf_nbuf_set_rx_chfrag_end(nbuf, 1);
  1680. QDF_NBUF_CB_RX_PKT_LEN(nbuf) =
  1681. soc->wbm_sg_param.wbm_sg_desc_msdu_len;
  1682. process_sg_buf = true;
  1683. }
  1684. } else {
  1685. qdf_nbuf_set_rx_chfrag_cont(nbuf, 0);
  1686. }
  1687. rx_bufs_reaped[rx_desc->chip_id][rx_desc->pool_id]++;
  1688. if (qdf_nbuf_is_rx_chfrag_cont(nbuf) || process_sg_buf) {
  1689. DP_RX_LIST_APPEND(soc->wbm_sg_param.wbm_sg_nbuf_head,
  1690. soc->wbm_sg_param.wbm_sg_nbuf_tail,
  1691. nbuf);
  1692. if (process_sg_buf) {
  1693. if (!dp_rx_buffer_pool_refill(
  1694. soc,
  1695. soc->wbm_sg_param.wbm_sg_nbuf_head,
  1696. rx_desc->pool_id))
  1697. DP_RX_MERGE_TWO_LIST(
  1698. nbuf_head, nbuf_tail,
  1699. soc->wbm_sg_param.wbm_sg_nbuf_head,
  1700. soc->wbm_sg_param.wbm_sg_nbuf_tail);
  1701. dp_rx_wbm_sg_list_last_msdu_war(soc);
  1702. dp_rx_wbm_sg_list_reset(soc);
  1703. process_sg_buf = false;
  1704. }
  1705. } else if (!dp_rx_buffer_pool_refill(soc, nbuf,
  1706. rx_desc->pool_id)) {
  1707. DP_RX_LIST_APPEND(nbuf_head, nbuf_tail, nbuf);
  1708. }
  1709. dp_rx_add_to_free_desc_list
  1710. (&head[rx_desc->chip_id][rx_desc->pool_id],
  1711. &tail[rx_desc->chip_id][rx_desc->pool_id], rx_desc);
  1712. /*
  1713. * if continuation bit is set then we have MSDU spread
  1714. * across multiple buffers, let us not decrement quota
  1715. * till we reap all buffers of that MSDU.
  1716. */
  1717. if (qdf_likely(!msdu_continuation))
  1718. quota -= 1;
  1719. }
  1720. done:
  1721. dp_srng_access_end(int_ctx, soc, hal_ring_hdl);
  1722. for (chip_id = 0; chip_id < WLAN_MAX_MLO_CHIPS; chip_id++) {
  1723. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  1724. /*
  1725. * continue with next mac_id if no pkts were reaped
  1726. * from that pool
  1727. */
  1728. if (!rx_bufs_reaped[chip_id][mac_id])
  1729. continue;
  1730. replenish_soc = dp_rx_replenish_soc_get(soc, chip_id);
  1731. dp_rxdma_srng =
  1732. &replenish_soc->rx_refill_buf_ring[mac_id];
  1733. rx_desc_pool = &replenish_soc->rx_desc_buf[mac_id];
  1734. dp_rx_buffers_replenish_simple(replenish_soc, mac_id,
  1735. dp_rxdma_srng,
  1736. rx_desc_pool,
  1737. rx_bufs_reaped[chip_id][mac_id],
  1738. &head[chip_id][mac_id],
  1739. &tail[chip_id][mac_id]);
  1740. *rx_bufs_used += rx_bufs_reaped[chip_id][mac_id];
  1741. }
  1742. }
  1743. return nbuf_head;
  1744. }
  1745. #ifdef WLAN_FEATURE_11BE_MLO
  1746. /**
  1747. * check_extap_multicast_loopback() - Check if rx packet is a loopback packet.
  1748. *
  1749. * @vdev: vdev on which rx packet is received
  1750. * @addr: src address of the received packet
  1751. *
  1752. */
  1753. static bool check_extap_multicast_loopback(struct dp_vdev *vdev, uint8_t *addr)
  1754. {
  1755. /* if src mac addr matches with vdev mac address then drop the pkt */
  1756. if (!(qdf_mem_cmp(addr, vdev->mac_addr.raw, QDF_MAC_ADDR_SIZE)))
  1757. return true;
  1758. /* if src mac addr matches with mld mac address then drop the pkt */
  1759. if (!(qdf_mem_cmp(addr, vdev->mld_mac_addr.raw, QDF_MAC_ADDR_SIZE)))
  1760. return true;
  1761. return false;
  1762. }
  1763. #else
  1764. static bool check_extap_multicast_loopback(struct dp_vdev *vdev, uint8_t *addr)
  1765. {
  1766. return false;
  1767. }
  1768. #endif
  1769. QDF_STATUS
  1770. dp_rx_null_q_desc_handle_be(struct dp_soc *soc, qdf_nbuf_t nbuf,
  1771. uint8_t *rx_tlv_hdr, uint8_t pool_id,
  1772. struct dp_txrx_peer *txrx_peer,
  1773. bool is_reo_exception,
  1774. uint8_t link_id)
  1775. {
  1776. uint32_t pkt_len;
  1777. uint16_t msdu_len;
  1778. struct dp_vdev *vdev;
  1779. uint8_t tid;
  1780. qdf_ether_header_t *eh;
  1781. struct hal_rx_msdu_metadata msdu_metadata;
  1782. uint16_t sa_idx = 0;
  1783. bool is_eapol = 0;
  1784. bool enh_flag;
  1785. uint16_t buf_size;
  1786. buf_size = wlan_cfg_rx_buffer_size(soc->wlan_cfg_ctx);
  1787. qdf_nbuf_set_rx_chfrag_start(
  1788. nbuf,
  1789. hal_rx_msdu_end_first_msdu_get(soc->hal_soc,
  1790. rx_tlv_hdr));
  1791. qdf_nbuf_set_rx_chfrag_end(nbuf,
  1792. hal_rx_msdu_end_last_msdu_get(soc->hal_soc,
  1793. rx_tlv_hdr));
  1794. qdf_nbuf_set_da_mcbc(nbuf, hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1795. rx_tlv_hdr));
  1796. qdf_nbuf_set_da_valid(nbuf,
  1797. hal_rx_msdu_end_da_is_valid_get(soc->hal_soc,
  1798. rx_tlv_hdr));
  1799. qdf_nbuf_set_sa_valid(nbuf,
  1800. hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc,
  1801. rx_tlv_hdr));
  1802. tid = hal_rx_tid_get(soc->hal_soc, rx_tlv_hdr);
  1803. hal_rx_msdu_metadata_get(soc->hal_soc, rx_tlv_hdr, &msdu_metadata);
  1804. msdu_len = hal_rx_msdu_start_msdu_len_get(soc->hal_soc, rx_tlv_hdr);
  1805. pkt_len = msdu_len + msdu_metadata.l3_hdr_pad + soc->rx_pkt_tlv_size;
  1806. if (qdf_likely(!qdf_nbuf_is_frag(nbuf))) {
  1807. if (dp_rx_check_pkt_len(soc, pkt_len))
  1808. goto drop_nbuf;
  1809. /* Set length in nbuf */
  1810. qdf_nbuf_set_pktlen(nbuf, qdf_min(pkt_len, (uint32_t)buf_size));
  1811. }
  1812. /*
  1813. * Check if DMA completed -- msdu_done is the last bit
  1814. * to be written
  1815. */
  1816. if (!hal_rx_attn_msdu_done_get(soc->hal_soc, rx_tlv_hdr)) {
  1817. dp_err_rl("MSDU DONE failure");
  1818. hal_rx_dump_pkt_tlvs(soc->hal_soc, rx_tlv_hdr,
  1819. QDF_TRACE_LEVEL_INFO);
  1820. qdf_assert(0);
  1821. }
  1822. if (!txrx_peer &&
  1823. dp_rx_null_q_handle_invalid_peer_id_exception(soc, pool_id,
  1824. rx_tlv_hdr, nbuf))
  1825. return QDF_STATUS_E_FAILURE;
  1826. if (!txrx_peer) {
  1827. bool mpdu_done = false;
  1828. struct dp_pdev *pdev = dp_get_pdev_for_lmac_id(soc, pool_id);
  1829. if (!pdev) {
  1830. dp_err_rl("pdev is null for pool_id = %d", pool_id);
  1831. return QDF_STATUS_E_FAILURE;
  1832. }
  1833. dp_err_rl("txrx_peer is NULL");
  1834. DP_STATS_INC_PKT(soc, rx.err.rx_invalid_peer, 1,
  1835. qdf_nbuf_len(nbuf));
  1836. /* QCN9000 has the support enabled */
  1837. if (qdf_unlikely(soc->wbm_release_desc_rx_sg_support)) {
  1838. mpdu_done = true;
  1839. nbuf->next = NULL;
  1840. /* Trigger invalid peer handler wrapper */
  1841. dp_rx_process_invalid_peer_wrapper(soc,
  1842. nbuf,
  1843. mpdu_done,
  1844. pool_id);
  1845. }
  1846. if (mpdu_done) {
  1847. pdev->invalid_peer_head_msdu = NULL;
  1848. pdev->invalid_peer_tail_msdu = NULL;
  1849. }
  1850. return QDF_STATUS_E_FAILURE;
  1851. }
  1852. vdev = txrx_peer->vdev;
  1853. if (!vdev) {
  1854. dp_err_rl("Null vdev!");
  1855. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  1856. goto drop_nbuf;
  1857. }
  1858. /*
  1859. * Advance the packet start pointer by total size of
  1860. * pre-header TLV's
  1861. */
  1862. if (qdf_nbuf_is_frag(nbuf))
  1863. qdf_nbuf_pull_head(nbuf, soc->rx_pkt_tlv_size);
  1864. else
  1865. qdf_nbuf_pull_head(nbuf, (msdu_metadata.l3_hdr_pad +
  1866. soc->rx_pkt_tlv_size));
  1867. DP_STATS_INC_PKT(vdev, rx_i.null_q_desc_pkt, 1, qdf_nbuf_len(nbuf));
  1868. dp_vdev_peer_stats_update_protocol_cnt(vdev, nbuf, NULL, 0, 1);
  1869. if (dp_rx_err_drop_3addr_mcast(vdev, rx_tlv_hdr)) {
  1870. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.mcast_3addr_drop, 1,
  1871. link_id);
  1872. goto drop_nbuf;
  1873. }
  1874. if (hal_rx_msdu_end_sa_is_valid_get(soc->hal_soc, rx_tlv_hdr)) {
  1875. sa_idx = hal_rx_msdu_end_sa_idx_get(soc->hal_soc, rx_tlv_hdr);
  1876. if ((sa_idx < 0) ||
  1877. (sa_idx >= wlan_cfg_get_max_ast_idx(soc->wlan_cfg_ctx))) {
  1878. DP_STATS_INC(soc, rx.err.invalid_sa_da_idx, 1);
  1879. goto drop_nbuf;
  1880. }
  1881. }
  1882. if ((!soc->mec_fw_offload) &&
  1883. dp_rx_mcast_echo_check(soc, txrx_peer, rx_tlv_hdr, nbuf)) {
  1884. /* this is a looped back MCBC pkt, drop it */
  1885. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1886. qdf_nbuf_len(nbuf), link_id);
  1887. goto drop_nbuf;
  1888. }
  1889. /*
  1890. * In qwrap mode if the received packet matches with any of the vdev
  1891. * mac addresses, drop it. Donot receive multicast packets originated
  1892. * from any proxysta.
  1893. */
  1894. if (check_qwrap_multicast_loopback(vdev, nbuf)) {
  1895. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1896. qdf_nbuf_len(nbuf), link_id);
  1897. goto drop_nbuf;
  1898. }
  1899. if (qdf_unlikely(txrx_peer->nawds_enabled &&
  1900. hal_rx_msdu_end_da_is_mcbc_get(soc->hal_soc,
  1901. rx_tlv_hdr))) {
  1902. dp_err_rl("free buffer for multicast packet");
  1903. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.nawds_mcast_drop, 1,
  1904. link_id);
  1905. goto drop_nbuf;
  1906. }
  1907. if (!dp_wds_rx_policy_check(rx_tlv_hdr, vdev, txrx_peer)) {
  1908. dp_err_rl("mcast Policy Check Drop pkt");
  1909. DP_PEER_PER_PKT_STATS_INC(txrx_peer, rx.policy_check_drop, 1,
  1910. link_id);
  1911. goto drop_nbuf;
  1912. }
  1913. /* WDS Source Port Learning */
  1914. if (!soc->ast_offload_support &&
  1915. qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet &&
  1916. vdev->wds_enabled))
  1917. dp_rx_wds_srcport_learn(soc, rx_tlv_hdr, txrx_peer, nbuf,
  1918. msdu_metadata);
  1919. if (hal_rx_is_unicast(soc->hal_soc, rx_tlv_hdr)) {
  1920. struct dp_peer *peer;
  1921. struct dp_rx_tid *rx_tid;
  1922. peer = dp_peer_get_ref_by_id(soc, txrx_peer->peer_id,
  1923. DP_MOD_ID_RX_ERR);
  1924. if (peer) {
  1925. rx_tid = &peer->rx_tid[tid];
  1926. qdf_spin_lock_bh(&rx_tid->tid_lock);
  1927. if (!peer->rx_tid[tid].hw_qdesc_vaddr_unaligned) {
  1928. /* For Mesh peer, if on one of the mesh AP the
  1929. * mesh peer is not deleted, the new addition of mesh
  1930. * peer on other mesh AP doesn't do BA negotiation
  1931. * leading to mismatch in BA windows.
  1932. * To avoid this send max BA window during init.
  1933. */
  1934. if (qdf_unlikely(vdev->mesh_vdev) ||
  1935. qdf_unlikely(txrx_peer->nawds_enabled))
  1936. dp_rx_tid_setup_wifi3(
  1937. peer, tid,
  1938. hal_get_rx_max_ba_window(soc->hal_soc,tid),
  1939. IEEE80211_SEQ_MAX);
  1940. else
  1941. dp_rx_tid_setup_wifi3(peer, tid, 1,
  1942. IEEE80211_SEQ_MAX);
  1943. }
  1944. qdf_spin_unlock_bh(&rx_tid->tid_lock);
  1945. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  1946. dp_peer_unref_delete(peer, DP_MOD_ID_RX_ERR);
  1947. }
  1948. }
  1949. eh = (qdf_ether_header_t *)qdf_nbuf_data(nbuf);
  1950. if (!txrx_peer->authorize) {
  1951. is_eapol = qdf_nbuf_is_ipv4_eapol_pkt(nbuf);
  1952. if (is_eapol || qdf_nbuf_is_ipv4_wapi_pkt(nbuf)) {
  1953. if (!dp_rx_err_match_dhost(eh, vdev))
  1954. goto drop_nbuf;
  1955. } else {
  1956. goto drop_nbuf;
  1957. }
  1958. }
  1959. /*
  1960. * Drop packets in this path if cce_match is found. Packets will come
  1961. * in following path depending on whether tidQ is setup.
  1962. * 1. If tidQ is setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE and
  1963. * cce_match = 1
  1964. * Packets with WIFILI_HAL_RX_WBM_REO_PSH_RSN_ROUTE are already
  1965. * dropped.
  1966. * 2. If tidQ is not setup: WIFILI_HAL_RX_WBM_REO_PSH_RSN_ERROR and
  1967. * cce_match = 1
  1968. * These packets need to be dropped and should not get delivered
  1969. * to stack.
  1970. */
  1971. if (qdf_unlikely(dp_rx_err_cce_drop(soc, vdev, nbuf, rx_tlv_hdr)))
  1972. goto drop_nbuf;
  1973. /*
  1974. * In extap mode if the received packet matches with mld mac address
  1975. * drop it. For non IP packets conversion might not be possible
  1976. * due to that MEC entry will not be updated, resulting loopback.
  1977. */
  1978. if (qdf_unlikely(check_extap_multicast_loopback(vdev,
  1979. eh->ether_shost))) {
  1980. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer, rx.mec_drop, 1,
  1981. qdf_nbuf_len(nbuf), link_id);
  1982. goto drop_nbuf;
  1983. }
  1984. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  1985. qdf_nbuf_set_raw_frame(nbuf, 1);
  1986. qdf_nbuf_set_next(nbuf, NULL);
  1987. dp_rx_deliver_raw(vdev, nbuf, txrx_peer, link_id);
  1988. } else {
  1989. enh_flag = vdev->pdev->enhanced_stats_en;
  1990. qdf_nbuf_set_next(nbuf, NULL);
  1991. DP_PEER_TO_STACK_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  1992. enh_flag);
  1993. DP_PEER_PER_PKT_STATS_INC_PKT(txrx_peer,
  1994. rx.rx_success, 1,
  1995. qdf_nbuf_len(nbuf),
  1996. link_id);
  1997. /*
  1998. * Update the protocol tag in SKB based on
  1999. * CCE metadata
  2000. */
  2001. dp_rx_update_protocol_tag(soc, vdev, nbuf, rx_tlv_hdr,
  2002. EXCEPTION_DEST_RING_ID,
  2003. true, true);
  2004. /* Update the flow tag in SKB based on FSE metadata */
  2005. dp_rx_update_flow_tag(soc, vdev, nbuf,
  2006. rx_tlv_hdr, true);
  2007. if (qdf_unlikely(hal_rx_msdu_end_da_is_mcbc_get(
  2008. soc->hal_soc, rx_tlv_hdr) &&
  2009. (vdev->rx_decap_type ==
  2010. htt_cmn_pkt_type_ethernet))) {
  2011. DP_PEER_MC_INCC_PKT(txrx_peer, 1, qdf_nbuf_len(nbuf),
  2012. enh_flag, link_id);
  2013. if (QDF_IS_ADDR_BROADCAST(eh->ether_dhost))
  2014. DP_PEER_BC_INCC_PKT(txrx_peer, 1,
  2015. qdf_nbuf_len(nbuf),
  2016. enh_flag,
  2017. link_id);
  2018. } else {
  2019. DP_PEER_UC_INCC_PKT(txrx_peer, 1,
  2020. qdf_nbuf_len(nbuf),
  2021. enh_flag,
  2022. link_id);
  2023. }
  2024. qdf_nbuf_set_exc_frame(nbuf, 1);
  2025. if (qdf_unlikely(vdev->multipass_en)) {
  2026. if (dp_rx_multipass_process(txrx_peer, nbuf,
  2027. tid) == false) {
  2028. DP_PEER_PER_PKT_STATS_INC
  2029. (txrx_peer,
  2030. rx.multipass_rx_pkt_drop,
  2031. 1, link_id);
  2032. goto drop_nbuf;
  2033. }
  2034. }
  2035. dp_rx_deliver_to_osif_stack(soc, vdev, txrx_peer, nbuf, NULL,
  2036. is_eapol);
  2037. }
  2038. return QDF_STATUS_SUCCESS;
  2039. drop_nbuf:
  2040. dp_rx_nbuf_free(nbuf);
  2041. return QDF_STATUS_E_FAILURE;
  2042. }