dp_main.c 102 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <hal_api.h>
  23. #include <hif.h>
  24. #include <htt.h>
  25. #include <wdi_event.h>
  26. #include <queue.h>
  27. #include "dp_htt.h"
  28. #include "dp_types.h"
  29. #include "dp_internal.h"
  30. #include "dp_tx.h"
  31. #include "dp_rx.h"
  32. #include <cdp_txrx_handle.h>
  33. #include <wlan_cfg.h>
  34. #include "cdp_txrx_cmn_struct.h"
  35. #include <qdf_util.h>
  36. #include "dp_peer.h"
  37. #include "dp_rx_mon.h"
  38. #define DP_INTR_POLL_TIMER_MS 10
  39. #define DP_MCS_LENGTH (6*MAX_MCS)
  40. #define DP_NSS_LENGTH (6*SS_COUNT)
  41. #define DP_RXDMA_ERR_LENGTH (6*MAX_RXDMA_ERRORS)
  42. #define DP_REO_ERR_LENGTH (6*REO_ERROR_TYPE_MAX)
  43. /**
  44. * default_dscp_tid_map - Default DSCP-TID mapping
  45. *
  46. * DSCP TID AC
  47. * 000000 0 WME_AC_BE
  48. * 001000 1 WME_AC_BK
  49. * 010000 1 WME_AC_BK
  50. * 011000 0 WME_AC_BE
  51. * 100000 5 WME_AC_VI
  52. * 101000 5 WME_AC_VI
  53. * 110000 6 WME_AC_VO
  54. * 111000 6 WME_AC_VO
  55. */
  56. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  57. 0, 0, 0, 0, 0, 0, 0, 0,
  58. 1, 1, 1, 1, 1, 1, 1, 1,
  59. 1, 1, 1, 1, 1, 1, 1, 1,
  60. 0, 0, 0, 0, 0, 0, 0, 0,
  61. 5, 5, 5, 5, 5, 5, 5, 5,
  62. 5, 5, 5, 5, 5, 5, 5, 5,
  63. 6, 6, 6, 6, 6, 6, 6, 6,
  64. 6, 6, 6, 6, 6, 6, 6, 6,
  65. };
  66. /**
  67. * @brief Select the type of statistics
  68. */
  69. enum dp_stats_type {
  70. STATS_FW = 0,
  71. STATS_HOST = 1,
  72. STATS_TYPE_MAX = 2,
  73. };
  74. /**
  75. * @brief General Firmware statistics options
  76. *
  77. */
  78. enum dp_fw_stats {
  79. TXRX_FW_STATS_INVALID = -1,
  80. };
  81. /**
  82. * @brief Firmware and Host statistics
  83. * currently supported
  84. */
  85. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  86. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  87. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  88. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  89. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  90. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  91. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  92. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  93. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  94. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  95. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  96. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  97. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  98. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  99. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  100. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  101. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  102. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  103. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  104. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  105. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  106. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  107. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  108. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  109. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  110. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  111. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  112. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  113. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  114. };
  115. /**
  116. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  117. */
  118. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  119. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  120. {
  121. void *hal_soc = soc->hal_soc;
  122. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  123. /* TODO: See if we should get align size from hal */
  124. uint32_t ring_base_align = 8;
  125. struct hal_srng_params ring_params;
  126. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  127. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  128. srng->hal_srng = NULL;
  129. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  130. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  131. soc->osdev, soc->osdev->dev, srng->alloc_size,
  132. &(srng->base_paddr_unaligned));
  133. if (!srng->base_vaddr_unaligned) {
  134. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  135. FL("alloc failed - ring_type: %d, ring_num %d"),
  136. ring_type, ring_num);
  137. return QDF_STATUS_E_NOMEM;
  138. }
  139. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  140. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  141. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  142. ((unsigned long)(ring_params.ring_base_vaddr) -
  143. (unsigned long)srng->base_vaddr_unaligned);
  144. ring_params.num_entries = num_entries;
  145. /* TODO: Check MSI support and get MSI settings from HIF layer */
  146. ring_params.msi_data = 0;
  147. ring_params.msi_addr = 0;
  148. /* TODO: Setup interrupt timer and batch counter thresholds for
  149. * interrupt mitigation based on ring type
  150. */
  151. ring_params.intr_timer_thres_us = 8;
  152. ring_params.intr_batch_cntr_thres_entries = 1;
  153. /* TODO: Currently hal layer takes care of endianness related settings.
  154. * See if these settings need to passed from DP layer
  155. */
  156. ring_params.flags = 0;
  157. /* Enable low threshold interrupts for rx buffer rings (regular and
  158. * monitor buffer rings.
  159. * TODO: See if this is required for any other ring
  160. */
  161. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF)) {
  162. /* TODO: Setting low threshold to 1/8th of ring size
  163. * see if this needs to be configurable
  164. */
  165. ring_params.low_threshold = num_entries >> 3;
  166. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  167. }
  168. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  169. mac_id, &ring_params);
  170. return 0;
  171. }
  172. /**
  173. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  174. * Any buffers allocated and attached to ring entries are expected to be freed
  175. * before calling this function.
  176. */
  177. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  178. int ring_type, int ring_num)
  179. {
  180. if (!srng->hal_srng) {
  181. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  182. FL("Ring type: %d, num:%d not setup"),
  183. ring_type, ring_num);
  184. return;
  185. }
  186. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  187. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  188. srng->alloc_size,
  189. srng->base_vaddr_unaligned,
  190. srng->base_paddr_unaligned, 0);
  191. }
  192. /* TODO: Need this interface from HIF */
  193. void *hif_get_hal_handle(void *hif_handle);
  194. /*
  195. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  196. * @dp_ctx: DP SOC handle
  197. * @budget: Number of frames/descriptors that can be processed in one shot
  198. *
  199. * Return: remaining budget/quota for the soc device
  200. */
  201. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  202. {
  203. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  204. struct dp_soc *soc = int_ctx->soc;
  205. int ring = 0;
  206. uint32_t work_done = 0;
  207. uint32_t budget = dp_budget;
  208. uint8_t tx_mask = int_ctx->tx_ring_mask;
  209. uint8_t rx_mask = int_ctx->rx_ring_mask;
  210. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  211. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  212. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  213. /* Process Tx completion interrupts first to return back buffers */
  214. if (tx_mask) {
  215. for (ring = 0; ring < soc->num_tcl_data_rings; ring++) {
  216. if (tx_mask & (1 << ring)) {
  217. work_done =
  218. dp_tx_comp_handler(soc, ring, budget);
  219. budget -= work_done;
  220. if (work_done)
  221. QDF_TRACE(QDF_MODULE_ID_DP,
  222. QDF_TRACE_LEVEL_INFO,
  223. "tx mask 0x%x ring %d,"
  224. "budget %d",
  225. tx_mask, ring, budget);
  226. if (budget <= 0)
  227. goto budget_done;
  228. }
  229. }
  230. }
  231. /* Process REO Exception ring interrupt */
  232. if (rx_err_mask) {
  233. work_done = dp_rx_err_process(soc,
  234. soc->reo_exception_ring.hal_srng, budget);
  235. budget -= work_done;
  236. if (work_done)
  237. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  238. "REO Exception Ring: work_done %d budget %d",
  239. work_done, budget);
  240. if (budget <= 0) {
  241. goto budget_done;
  242. }
  243. }
  244. /* Process Rx WBM release ring interrupt */
  245. if (rx_wbm_rel_mask) {
  246. work_done = dp_rx_wbm_err_process(soc,
  247. soc->rx_rel_ring.hal_srng, budget);
  248. budget -= work_done;
  249. if (work_done)
  250. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  251. "WBM Release Ring: work_done %d budget %d",
  252. work_done, budget);
  253. if (budget <= 0) {
  254. goto budget_done;
  255. }
  256. }
  257. /* Process Rx interrupts */
  258. if (rx_mask) {
  259. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  260. if (rx_mask & (1 << ring)) {
  261. work_done =
  262. dp_rx_process(int_ctx,
  263. soc->reo_dest_ring[ring].hal_srng,
  264. budget);
  265. budget -= work_done;
  266. if (work_done)
  267. QDF_TRACE(QDF_MODULE_ID_DP,
  268. QDF_TRACE_LEVEL_INFO,
  269. "rx mask 0x%x ring %d,"
  270. "budget %d",
  271. tx_mask, ring, budget);
  272. if (budget <= 0)
  273. goto budget_done;
  274. }
  275. }
  276. }
  277. if (reo_status_mask)
  278. dp_reo_status_ring_handler(soc);
  279. /* Process Rx monitor interrupts */
  280. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  281. if (int_ctx->rx_mon_ring_mask & (1 << ring)) {
  282. work_done =
  283. dp_mon_process(soc, ring, budget);
  284. budget -= work_done;
  285. }
  286. }
  287. qdf_lro_flush(int_ctx->lro_ctx);
  288. budget_done:
  289. return dp_budget - budget;
  290. }
  291. /* dp_interrupt_timer()- timer poll for interrupts
  292. *
  293. * @arg: SoC Handle
  294. *
  295. * Return:
  296. *
  297. */
  298. #ifdef DP_INTR_POLL_BASED
  299. static void dp_interrupt_timer(void *arg)
  300. {
  301. struct dp_soc *soc = (struct dp_soc *) arg;
  302. int i;
  303. if (qdf_atomic_read(&soc->cmn_init_done)) {
  304. for (i = 0;
  305. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  306. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  307. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  308. }
  309. }
  310. /*
  311. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  312. * @txrx_soc: DP SOC handle
  313. *
  314. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  315. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  316. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  317. *
  318. * Return: 0 for success. nonzero for failure.
  319. */
  320. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  321. {
  322. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  323. int i;
  324. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  325. soc->intr_ctx[i].tx_ring_mask = 0xF;
  326. soc->intr_ctx[i].rx_ring_mask = 0xF;
  327. soc->intr_ctx[i].rx_mon_ring_mask = 0x1;
  328. soc->intr_ctx[i].rx_err_ring_mask = 0x1;
  329. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0x1;
  330. soc->intr_ctx[i].reo_status_ring_mask = 0x1;
  331. soc->intr_ctx[i].soc = soc;
  332. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  333. }
  334. qdf_timer_init(soc->osdev, &soc->int_timer,
  335. dp_interrupt_timer, (void *)soc,
  336. QDF_TIMER_TYPE_WAKE_APPS);
  337. return QDF_STATUS_SUCCESS;
  338. }
  339. /*
  340. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  341. * @txrx_soc: DP SOC handle
  342. *
  343. * Return: void
  344. */
  345. static void dp_soc_interrupt_detach(void *txrx_soc)
  346. {
  347. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  348. qdf_timer_stop(&soc->int_timer);
  349. qdf_timer_free(&soc->int_timer);
  350. }
  351. #else
  352. /*
  353. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  354. * @txrx_soc: DP SOC handle
  355. *
  356. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  357. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  358. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  359. *
  360. * Return: 0 for success. nonzero for failure.
  361. */
  362. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  363. {
  364. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  365. int i = 0;
  366. int num_irq = 0;
  367. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  368. int j = 0;
  369. int ret = 0;
  370. /* Map of IRQ ids registered with one interrupt context */
  371. int irq_id_map[HIF_MAX_GRP_IRQ];
  372. int tx_mask =
  373. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  374. int rx_mask =
  375. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  376. int rx_mon_mask =
  377. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  378. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  379. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  380. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  381. soc->intr_ctx[i].soc = soc;
  382. num_irq = 0;
  383. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  384. if (tx_mask & (1 << j)) {
  385. irq_id_map[num_irq++] =
  386. (wbm2host_tx_completions_ring1 - j);
  387. }
  388. if (rx_mask & (1 << j)) {
  389. irq_id_map[num_irq++] =
  390. (reo2host_destination_ring1 - j);
  391. }
  392. if (rx_mon_mask & (1 << j)) {
  393. irq_id_map[num_irq++] =
  394. (rxdma2host_monitor_destination_mac1
  395. - j);
  396. }
  397. }
  398. ret = hif_register_ext_group_int_handler(soc->hif_handle,
  399. num_irq, irq_id_map,
  400. dp_service_srngs,
  401. &soc->intr_ctx[i]);
  402. if (ret) {
  403. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  404. FL("failed, ret = %d"), ret);
  405. return QDF_STATUS_E_FAILURE;
  406. }
  407. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  408. }
  409. hif_configure_ext_group_interrupts(soc->hif_handle);
  410. return QDF_STATUS_SUCCESS;
  411. }
  412. /*
  413. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  414. * @txrx_soc: DP SOC handle
  415. *
  416. * Return: void
  417. */
  418. static void dp_soc_interrupt_detach(void *txrx_soc)
  419. {
  420. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  421. int i;
  422. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  423. soc->intr_ctx[i].tx_ring_mask = 0;
  424. soc->intr_ctx[i].rx_ring_mask = 0;
  425. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  426. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  427. }
  428. }
  429. #endif
  430. #define AVG_MAX_MPDUS_PER_TID 128
  431. #define AVG_TIDS_PER_CLIENT 2
  432. #define AVG_FLOWS_PER_TID 2
  433. #define AVG_MSDUS_PER_FLOW 128
  434. #define AVG_MSDUS_PER_MPDU 4
  435. /*
  436. * Allocate and setup link descriptor pool that will be used by HW for
  437. * various link and queue descriptors and managed by WBM
  438. */
  439. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  440. {
  441. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  442. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  443. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  444. uint32_t num_mpdus_per_link_desc =
  445. hal_num_mpdus_per_link_desc(soc->hal_soc);
  446. uint32_t num_msdus_per_link_desc =
  447. hal_num_msdus_per_link_desc(soc->hal_soc);
  448. uint32_t num_mpdu_links_per_queue_desc =
  449. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  450. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  451. uint32_t total_link_descs, total_mem_size;
  452. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  453. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  454. uint32_t num_link_desc_banks;
  455. uint32_t last_bank_size = 0;
  456. uint32_t entry_size, num_entries;
  457. int i;
  458. /* Only Tx queue descriptors are allocated from common link descriptor
  459. * pool Rx queue descriptors are not included in this because (REO queue
  460. * extension descriptors) they are expected to be allocated contiguously
  461. * with REO queue descriptors
  462. */
  463. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  464. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  465. num_mpdu_queue_descs = num_mpdu_link_descs /
  466. num_mpdu_links_per_queue_desc;
  467. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  468. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  469. num_msdus_per_link_desc;
  470. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  471. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  472. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  473. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  474. /* Round up to power of 2 */
  475. total_link_descs = 1;
  476. while (total_link_descs < num_entries)
  477. total_link_descs <<= 1;
  478. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  479. FL("total_link_descs: %u, link_desc_size: %d"),
  480. total_link_descs, link_desc_size);
  481. total_mem_size = total_link_descs * link_desc_size;
  482. total_mem_size += link_desc_align;
  483. if (total_mem_size <= max_alloc_size) {
  484. num_link_desc_banks = 0;
  485. last_bank_size = total_mem_size;
  486. } else {
  487. num_link_desc_banks = (total_mem_size) /
  488. (max_alloc_size - link_desc_align);
  489. last_bank_size = total_mem_size %
  490. (max_alloc_size - link_desc_align);
  491. }
  492. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  493. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  494. total_mem_size, num_link_desc_banks);
  495. for (i = 0; i < num_link_desc_banks; i++) {
  496. soc->link_desc_banks[i].base_vaddr_unaligned =
  497. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  498. max_alloc_size,
  499. &(soc->link_desc_banks[i].base_paddr_unaligned));
  500. soc->link_desc_banks[i].size = max_alloc_size;
  501. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  502. soc->link_desc_banks[i].base_vaddr_unaligned) +
  503. ((unsigned long)(
  504. soc->link_desc_banks[i].base_vaddr_unaligned) %
  505. link_desc_align));
  506. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  507. soc->link_desc_banks[i].base_paddr_unaligned) +
  508. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  509. (unsigned long)(
  510. soc->link_desc_banks[i].base_vaddr_unaligned));
  511. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  512. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  513. FL("Link descriptor memory alloc failed"));
  514. goto fail;
  515. }
  516. }
  517. if (last_bank_size) {
  518. /* Allocate last bank in case total memory required is not exact
  519. * multiple of max_alloc_size
  520. */
  521. soc->link_desc_banks[i].base_vaddr_unaligned =
  522. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  523. last_bank_size,
  524. &(soc->link_desc_banks[i].base_paddr_unaligned));
  525. soc->link_desc_banks[i].size = last_bank_size;
  526. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  527. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  528. ((unsigned long)(
  529. soc->link_desc_banks[i].base_vaddr_unaligned) %
  530. link_desc_align));
  531. soc->link_desc_banks[i].base_paddr =
  532. (unsigned long)(
  533. soc->link_desc_banks[i].base_paddr_unaligned) +
  534. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  535. (unsigned long)(
  536. soc->link_desc_banks[i].base_vaddr_unaligned));
  537. }
  538. /* Allocate and setup link descriptor idle list for HW internal use */
  539. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  540. total_mem_size = entry_size * total_link_descs;
  541. if (total_mem_size <= max_alloc_size) {
  542. void *desc;
  543. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  544. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  545. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  546. FL("Link desc idle ring setup failed"));
  547. goto fail;
  548. }
  549. hal_srng_access_start_unlocked(soc->hal_soc,
  550. soc->wbm_idle_link_ring.hal_srng);
  551. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  552. soc->link_desc_banks[i].base_paddr; i++) {
  553. uint32_t num_entries = (soc->link_desc_banks[i].size -
  554. (unsigned long)(
  555. soc->link_desc_banks[i].base_vaddr) -
  556. (unsigned long)(
  557. soc->link_desc_banks[i].base_vaddr_unaligned))
  558. / link_desc_size;
  559. unsigned long paddr = (unsigned long)(
  560. soc->link_desc_banks[i].base_paddr);
  561. while (num_entries && (desc = hal_srng_src_get_next(
  562. soc->hal_soc,
  563. soc->wbm_idle_link_ring.hal_srng))) {
  564. hal_set_link_desc_addr(desc, i, paddr);
  565. num_entries--;
  566. paddr += link_desc_size;
  567. }
  568. }
  569. hal_srng_access_end_unlocked(soc->hal_soc,
  570. soc->wbm_idle_link_ring.hal_srng);
  571. } else {
  572. uint32_t num_scatter_bufs;
  573. uint32_t num_entries_per_buf;
  574. uint32_t rem_entries;
  575. uint8_t *scatter_buf_ptr;
  576. uint16_t scatter_buf_num;
  577. soc->wbm_idle_scatter_buf_size =
  578. hal_idle_list_scatter_buf_size(soc->hal_soc);
  579. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  580. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  581. num_scatter_bufs = (total_mem_size /
  582. soc->wbm_idle_scatter_buf_size) + (total_mem_size %
  583. soc->wbm_idle_scatter_buf_size) ? 1 : 0;
  584. for (i = 0; i < num_scatter_bufs; i++) {
  585. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  586. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  587. soc->wbm_idle_scatter_buf_size,
  588. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  589. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  590. QDF_TRACE(QDF_MODULE_ID_DP,
  591. QDF_TRACE_LEVEL_ERROR,
  592. FL("Scatter list memory alloc failed"));
  593. goto fail;
  594. }
  595. }
  596. /* Populate idle list scatter buffers with link descriptor
  597. * pointers
  598. */
  599. scatter_buf_num = 0;
  600. scatter_buf_ptr = (uint8_t *)(
  601. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  602. rem_entries = num_entries_per_buf;
  603. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  604. soc->link_desc_banks[i].base_paddr; i++) {
  605. uint32_t num_link_descs =
  606. (soc->link_desc_banks[i].size -
  607. (unsigned long)(
  608. soc->link_desc_banks[i].base_vaddr) -
  609. (unsigned long)(
  610. soc->link_desc_banks[i].base_vaddr_unaligned)) /
  611. link_desc_size;
  612. unsigned long paddr = (unsigned long)(
  613. soc->link_desc_banks[i].base_paddr);
  614. void *desc = NULL;
  615. while (num_link_descs && (desc =
  616. hal_srng_src_get_next(soc->hal_soc,
  617. soc->wbm_idle_link_ring.hal_srng))) {
  618. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  619. i, paddr);
  620. num_link_descs--;
  621. paddr += link_desc_size;
  622. if (rem_entries) {
  623. rem_entries--;
  624. scatter_buf_ptr += link_desc_size;
  625. } else {
  626. rem_entries = num_entries_per_buf;
  627. scatter_buf_num++;
  628. scatter_buf_ptr = (uint8_t *)(
  629. soc->wbm_idle_scatter_buf_base_vaddr[
  630. scatter_buf_num]);
  631. }
  632. }
  633. }
  634. /* Setup link descriptor idle list in HW */
  635. hal_setup_link_idle_list(soc->hal_soc,
  636. soc->wbm_idle_scatter_buf_base_paddr,
  637. soc->wbm_idle_scatter_buf_base_vaddr,
  638. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  639. (uint32_t)(scatter_buf_ptr -
  640. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  641. scatter_buf_num])));
  642. }
  643. return 0;
  644. fail:
  645. if (soc->wbm_idle_link_ring.hal_srng) {
  646. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  647. WBM_IDLE_LINK, 0);
  648. }
  649. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  650. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  651. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  652. soc->wbm_idle_scatter_buf_size,
  653. soc->wbm_idle_scatter_buf_base_vaddr[i],
  654. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  655. }
  656. }
  657. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  658. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  659. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  660. soc->link_desc_banks[i].size,
  661. soc->link_desc_banks[i].base_vaddr_unaligned,
  662. soc->link_desc_banks[i].base_paddr_unaligned,
  663. 0);
  664. }
  665. }
  666. return QDF_STATUS_E_FAILURE;
  667. }
  668. #ifdef notused
  669. /*
  670. * Free link descriptor pool that was setup HW
  671. */
  672. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  673. {
  674. int i;
  675. if (soc->wbm_idle_link_ring.hal_srng) {
  676. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  677. WBM_IDLE_LINK, 0);
  678. }
  679. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  680. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  681. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  682. soc->wbm_idle_scatter_buf_size,
  683. soc->wbm_idle_scatter_buf_base_vaddr[i],
  684. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  685. }
  686. }
  687. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  688. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  689. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  690. soc->link_desc_banks[i].size,
  691. soc->link_desc_banks[i].base_vaddr_unaligned,
  692. soc->link_desc_banks[i].base_paddr_unaligned,
  693. 0);
  694. }
  695. }
  696. }
  697. #endif /* notused */
  698. /* TODO: Following should be configurable */
  699. #define WBM_RELEASE_RING_SIZE 64
  700. #define TCL_DATA_RING_SIZE 512
  701. #define TX_COMP_RING_SIZE 1024
  702. #define TCL_CMD_RING_SIZE 32
  703. #define TCL_STATUS_RING_SIZE 32
  704. #define REO_DST_RING_SIZE 2048
  705. #define REO_REINJECT_RING_SIZE 32
  706. #define RX_RELEASE_RING_SIZE 1024
  707. #define REO_EXCEPTION_RING_SIZE 128
  708. #define REO_CMD_RING_SIZE 32
  709. #define REO_STATUS_RING_SIZE 32
  710. #define RXDMA_BUF_RING_SIZE 1024
  711. #define RXDMA_REFILL_RING_SIZE 2048
  712. #define RXDMA_MONITOR_BUF_RING_SIZE 1024
  713. #define RXDMA_MONITOR_DST_RING_SIZE 1024
  714. #define RXDMA_MONITOR_STATUS_RING_SIZE 1024
  715. #define RXDMA_MONITOR_DESC_RING_SIZE 1024
  716. /*
  717. * dp_soc_cmn_setup() - Common SoC level initializion
  718. * @soc: Datapath SOC handle
  719. *
  720. * This is an internal function used to setup common SOC data structures,
  721. * to be called from PDEV attach after receiving HW mode capabilities from FW
  722. */
  723. static int dp_soc_cmn_setup(struct dp_soc *soc)
  724. {
  725. int i;
  726. struct hal_reo_params reo_params;
  727. if (qdf_atomic_read(&soc->cmn_init_done))
  728. return 0;
  729. if (dp_peer_find_attach(soc))
  730. goto fail0;
  731. if (dp_hw_link_desc_pool_setup(soc))
  732. goto fail1;
  733. /* Setup SRNG rings */
  734. /* Common rings */
  735. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  736. WBM_RELEASE_RING_SIZE)) {
  737. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  738. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  739. goto fail1;
  740. }
  741. soc->num_tcl_data_rings = 0;
  742. /* Tx data rings */
  743. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  744. soc->num_tcl_data_rings =
  745. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  746. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  747. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  748. TCL_DATA, i, 0, TCL_DATA_RING_SIZE)) {
  749. QDF_TRACE(QDF_MODULE_ID_DP,
  750. QDF_TRACE_LEVEL_ERROR,
  751. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  752. goto fail1;
  753. }
  754. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  755. WBM2SW_RELEASE, i, 0, TX_COMP_RING_SIZE)) {
  756. QDF_TRACE(QDF_MODULE_ID_DP,
  757. QDF_TRACE_LEVEL_ERROR,
  758. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  759. goto fail1;
  760. }
  761. }
  762. } else {
  763. /* This will be incremented during per pdev ring setup */
  764. soc->num_tcl_data_rings = 0;
  765. }
  766. if (dp_tx_soc_attach(soc)) {
  767. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  768. FL("dp_tx_soc_attach failed"));
  769. goto fail1;
  770. }
  771. /* TCL command and status rings */
  772. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  773. TCL_CMD_RING_SIZE)) {
  774. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  775. FL("dp_srng_setup failed for tcl_cmd_ring"));
  776. goto fail1;
  777. }
  778. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  779. TCL_STATUS_RING_SIZE)) {
  780. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  781. FL("dp_srng_setup failed for tcl_status_ring"));
  782. goto fail1;
  783. }
  784. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  785. * descriptors
  786. */
  787. /* Rx data rings */
  788. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  789. soc->num_reo_dest_rings =
  790. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  791. QDF_TRACE(QDF_MODULE_ID_DP,
  792. QDF_TRACE_LEVEL_ERROR,
  793. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  794. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  795. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  796. i, 0, REO_DST_RING_SIZE)) {
  797. QDF_TRACE(QDF_MODULE_ID_DP,
  798. QDF_TRACE_LEVEL_ERROR,
  799. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  800. goto fail1;
  801. }
  802. }
  803. } else {
  804. /* This will be incremented during per pdev ring setup */
  805. soc->num_reo_dest_rings = 0;
  806. }
  807. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  808. /* REO reinjection ring */
  809. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  810. REO_REINJECT_RING_SIZE)) {
  811. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  812. FL("dp_srng_setup failed for reo_reinject_ring"));
  813. goto fail1;
  814. }
  815. /* Rx release ring */
  816. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  817. RX_RELEASE_RING_SIZE)) {
  818. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  819. FL("dp_srng_setup failed for rx_rel_ring"));
  820. goto fail1;
  821. }
  822. /* Rx exception ring */
  823. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  824. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  825. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  826. FL("dp_srng_setup failed for reo_exception_ring"));
  827. goto fail1;
  828. }
  829. /* REO command and status rings */
  830. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  831. REO_CMD_RING_SIZE)) {
  832. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  833. FL("dp_srng_setup failed for reo_cmd_ring"));
  834. goto fail1;
  835. }
  836. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  837. TAILQ_INIT(&soc->rx.reo_cmd_list);
  838. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  839. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  840. REO_STATUS_RING_SIZE)) {
  841. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  842. FL("dp_srng_setup failed for reo_status_ring"));
  843. goto fail1;
  844. }
  845. dp_soc_interrupt_attach(soc);
  846. /* Setup HW REO */
  847. qdf_mem_zero(&reo_params, sizeof(reo_params));
  848. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx))
  849. reo_params.rx_hash_enabled = true;
  850. hal_reo_setup(soc->hal_soc, &reo_params);
  851. qdf_atomic_set(&soc->cmn_init_done, 1);
  852. return 0;
  853. fail1:
  854. /*
  855. * Cleanup will be done as part of soc_detach, which will
  856. * be called on pdev attach failure
  857. */
  858. fail0:
  859. return QDF_STATUS_E_FAILURE;
  860. }
  861. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  862. static void dp_lro_hash_setup(struct dp_soc *soc)
  863. {
  864. struct cdp_lro_hash_config lro_hash;
  865. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  866. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  867. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  868. FL("LRO disabled RX hash disabled"));
  869. return;
  870. }
  871. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  872. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  873. lro_hash.lro_enable = 1;
  874. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  875. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  876. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  877. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  878. }
  879. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR, FL("enabled"));
  880. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  881. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  882. LRO_IPV4_SEED_ARR_SZ));
  883. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  884. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  885. LRO_IPV6_SEED_ARR_SZ));
  886. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  887. "lro_hash: lro_enable: 0x%x"
  888. "lro_hash: tcp_flag 0x%x tcp_flag_mask 0x%x",
  889. lro_hash.lro_enable, lro_hash.tcp_flag,
  890. lro_hash.tcp_flag_mask);
  891. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  892. FL("lro_hash: toeplitz_hash_ipv4:"));
  893. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  894. QDF_TRACE_LEVEL_ERROR,
  895. (void *)lro_hash.toeplitz_hash_ipv4,
  896. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  897. LRO_IPV4_SEED_ARR_SZ));
  898. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  899. FL("lro_hash: toeplitz_hash_ipv6:"));
  900. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  901. QDF_TRACE_LEVEL_ERROR,
  902. (void *)lro_hash.toeplitz_hash_ipv6,
  903. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  904. LRO_IPV6_SEED_ARR_SZ));
  905. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  906. if (soc->cdp_soc.ol_ops->lro_hash_config)
  907. (void)soc->cdp_soc.ol_ops->lro_hash_config
  908. (soc->osif_soc, &lro_hash);
  909. }
  910. /*
  911. * dp_rxdma_ring_setup() - configure the RX DMA rings
  912. * @soc: data path SoC handle
  913. * @pdev: Physical device handle
  914. *
  915. * Return: 0 - success, > 0 - failure
  916. */
  917. #ifdef QCA_HOST2FW_RXBUF_RING
  918. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  919. struct dp_pdev *pdev)
  920. {
  921. int max_mac_rings =
  922. wlan_cfg_get_num_mac_rings
  923. (pdev->wlan_cfg_ctx);
  924. int i;
  925. for (i = 0; i < max_mac_rings; i++) {
  926. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  927. "%s: pdev_id %d mac_id %d\n",
  928. __func__, pdev->pdev_id, i);
  929. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  930. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  931. QDF_TRACE(QDF_MODULE_ID_DP,
  932. QDF_TRACE_LEVEL_ERROR,
  933. FL("failed rx mac ring setup"));
  934. return QDF_STATUS_E_FAILURE;
  935. }
  936. }
  937. return QDF_STATUS_SUCCESS;
  938. }
  939. #else
  940. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  941. struct dp_pdev *pdev)
  942. {
  943. return QDF_STATUS_SUCCESS;
  944. }
  945. #endif
  946. /**
  947. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  948. * @pdev - DP_PDEV handle
  949. *
  950. * Return: void
  951. */
  952. static inline void
  953. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  954. {
  955. uint8_t map_id;
  956. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  957. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  958. sizeof(default_dscp_tid_map));
  959. }
  960. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  961. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  962. pdev->dscp_tid_map[map_id],
  963. map_id);
  964. }
  965. }
  966. /*
  967. * dp_pdev_attach_wifi3() - attach txrx pdev
  968. * @osif_pdev: Opaque PDEV handle from OSIF/HDD
  969. * @txrx_soc: Datapath SOC handle
  970. * @htc_handle: HTC handle for host-target interface
  971. * @qdf_osdev: QDF OS device
  972. * @pdev_id: PDEV ID
  973. *
  974. * Return: DP PDEV handle on success, NULL on failure
  975. */
  976. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  977. struct cdp_cfg *ctrl_pdev,
  978. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  979. {
  980. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  981. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  982. if (!pdev) {
  983. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  984. FL("DP PDEV memory allocation failed"));
  985. goto fail0;
  986. }
  987. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  988. if (!pdev->wlan_cfg_ctx) {
  989. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  990. FL("pdev cfg_attach failed"));
  991. qdf_mem_free(pdev);
  992. goto fail0;
  993. }
  994. pdev->soc = soc;
  995. pdev->osif_pdev = ctrl_pdev;
  996. pdev->pdev_id = pdev_id;
  997. soc->pdev_list[pdev_id] = pdev;
  998. soc->pdev_count++;
  999. TAILQ_INIT(&pdev->vdev_list);
  1000. pdev->vdev_count = 0;
  1001. if (dp_soc_cmn_setup(soc)) {
  1002. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1003. FL("dp_soc_cmn_setup failed"));
  1004. goto fail1;
  1005. }
  1006. /* Setup per PDEV TCL rings if configured */
  1007. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1008. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  1009. pdev_id, pdev_id, TCL_DATA_RING_SIZE)) {
  1010. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1011. FL("dp_srng_setup failed for tcl_data_ring"));
  1012. goto fail1;
  1013. }
  1014. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  1015. WBM2SW_RELEASE, pdev_id, pdev_id, TCL_DATA_RING_SIZE)) {
  1016. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1017. FL("dp_srng_setup failed for tx_comp_ring"));
  1018. goto fail1;
  1019. }
  1020. soc->num_tcl_data_rings++;
  1021. }
  1022. /* Tx specific init */
  1023. if (dp_tx_pdev_attach(pdev)) {
  1024. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1025. FL("dp_tx_pdev_attach failed"));
  1026. goto fail1;
  1027. }
  1028. /* Setup per PDEV REO rings if configured */
  1029. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1030. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  1031. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  1032. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1033. FL("dp_srng_setup failed for reo_dest_ringn"));
  1034. goto fail1;
  1035. }
  1036. soc->num_reo_dest_rings++;
  1037. }
  1038. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  1039. RXDMA_REFILL_RING_SIZE)) {
  1040. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1041. FL("dp_srng_setup failed rx refill ring"));
  1042. goto fail1;
  1043. }
  1044. if (dp_rxdma_ring_setup(soc, pdev)) {
  1045. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1046. FL("RXDMA ring config failed"));
  1047. goto fail1;
  1048. }
  1049. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  1050. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  1051. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1052. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  1053. goto fail1;
  1054. }
  1055. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  1056. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  1057. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1058. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  1059. goto fail1;
  1060. }
  1061. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  1062. RXDMA_MONITOR_STATUS, 0, pdev_id,
  1063. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  1064. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1065. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  1066. goto fail1;
  1067. }
  1068. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring,
  1069. RXDMA_MONITOR_DESC, 0, pdev_id, RXDMA_MONITOR_DESC_RING_SIZE)) {
  1070. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1071. "dp_srng_setup failed for rxdma_mon_desc_ring\n");
  1072. goto fail1;
  1073. }
  1074. /* Rx specific init */
  1075. if (dp_rx_pdev_attach(pdev)) {
  1076. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1077. FL("dp_rx_pdev_attach failed "));
  1078. goto fail0;
  1079. }
  1080. DP_STATS_INIT(pdev);
  1081. #ifndef CONFIG_WIN
  1082. /* MCL */
  1083. dp_local_peer_id_pool_init(pdev);
  1084. #endif
  1085. dp_dscp_tid_map_setup(pdev);
  1086. /* Rx monitor mode specific init */
  1087. if (dp_rx_pdev_mon_attach(pdev)) {
  1088. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1089. "dp_rx_pdev_attach failed\n");
  1090. goto fail0;
  1091. }
  1092. /* set the reo destination to 1 during initialization */
  1093. pdev->reo_dest = 1;
  1094. return (struct cdp_pdev *)pdev;
  1095. fail1:
  1096. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  1097. fail0:
  1098. return NULL;
  1099. }
  1100. /*
  1101. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  1102. * @soc: data path SoC handle
  1103. * @pdev: Physical device handle
  1104. *
  1105. * Return: void
  1106. */
  1107. #ifdef QCA_HOST2FW_RXBUF_RING
  1108. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  1109. struct dp_pdev *pdev)
  1110. {
  1111. int max_mac_rings =
  1112. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  1113. int i;
  1114. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  1115. max_mac_rings : MAX_RX_MAC_RINGS;
  1116. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  1117. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  1118. RXDMA_BUF, 1);
  1119. }
  1120. #else
  1121. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  1122. struct dp_pdev *pdev)
  1123. {
  1124. }
  1125. #endif
  1126. /*
  1127. * dp_pdev_detach_wifi3() - detach txrx pdev
  1128. * @txrx_pdev: Datapath PDEV handle
  1129. * @force: Force detach
  1130. *
  1131. */
  1132. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  1133. {
  1134. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  1135. struct dp_soc *soc = pdev->soc;
  1136. dp_tx_pdev_detach(pdev);
  1137. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1138. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  1139. TCL_DATA, pdev->pdev_id);
  1140. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  1141. WBM2SW_RELEASE, pdev->pdev_id);
  1142. }
  1143. dp_rx_pdev_detach(pdev);
  1144. dp_rx_pdev_mon_detach(pdev);
  1145. /* Setup per PDEV REO rings if configured */
  1146. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1147. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  1148. REO_DST, pdev->pdev_id);
  1149. }
  1150. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  1151. dp_rxdma_ring_cleanup(soc, pdev);
  1152. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  1153. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  1154. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  1155. RXDMA_MONITOR_STATUS, 0);
  1156. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring,
  1157. RXDMA_MONITOR_DESC, 0);
  1158. soc->pdev_list[pdev->pdev_id] = NULL;
  1159. soc->pdev_count--;
  1160. qdf_mem_free(pdev);
  1161. }
  1162. /*
  1163. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  1164. * @soc: DP SOC handle
  1165. */
  1166. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  1167. {
  1168. struct reo_desc_list_node *desc;
  1169. struct dp_rx_tid *rx_tid;
  1170. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  1171. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  1172. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  1173. rx_tid = &desc->rx_tid;
  1174. qdf_mem_unmap_nbytes_single(soc->osdev,
  1175. rx_tid->hw_qdesc_paddr,
  1176. QDF_DMA_BIDIRECTIONAL,
  1177. rx_tid->hw_qdesc_alloc_size);
  1178. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  1179. qdf_mem_free(desc);
  1180. }
  1181. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  1182. qdf_list_destroy(&soc->reo_desc_freelist);
  1183. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  1184. }
  1185. /*
  1186. * dp_soc_detach_wifi3() - Detach txrx SOC
  1187. * @txrx_soc: DP SOC handle
  1188. *
  1189. */
  1190. static void dp_soc_detach_wifi3(void *txrx_soc)
  1191. {
  1192. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1193. int i;
  1194. qdf_atomic_set(&soc->cmn_init_done, 0);
  1195. dp_soc_interrupt_detach(soc);
  1196. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1197. if (soc->pdev_list[i])
  1198. dp_pdev_detach_wifi3(
  1199. (struct cdp_pdev *)soc->pdev_list[i], 1);
  1200. }
  1201. dp_peer_find_detach(soc);
  1202. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  1203. * SW descriptors
  1204. */
  1205. /* Free the ring memories */
  1206. /* Common rings */
  1207. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  1208. /* Tx data rings */
  1209. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1210. dp_tx_soc_detach(soc);
  1211. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1212. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  1213. TCL_DATA, i);
  1214. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  1215. WBM2SW_RELEASE, i);
  1216. }
  1217. }
  1218. /* TCL command and status rings */
  1219. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  1220. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  1221. /* Rx data rings */
  1222. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1223. soc->num_reo_dest_rings =
  1224. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1225. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1226. /* TODO: Get number of rings and ring sizes
  1227. * from wlan_cfg
  1228. */
  1229. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  1230. REO_DST, i);
  1231. }
  1232. }
  1233. /* REO reinjection ring */
  1234. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  1235. /* Rx release ring */
  1236. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  1237. /* Rx exception ring */
  1238. /* TODO: Better to store ring_type and ring_num in
  1239. * dp_srng during setup
  1240. */
  1241. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  1242. /* REO command and status rings */
  1243. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  1244. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  1245. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  1246. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  1247. htt_soc_detach(soc->htt_handle);
  1248. dp_reo_desc_freelist_destroy(soc);
  1249. qdf_mem_free(soc);
  1250. }
  1251. /*
  1252. * dp_rxdma_ring_config() - configure the RX DMA rings
  1253. *
  1254. * This function is used to configure the MAC rings.
  1255. * On MCL host provides buffers in Host2FW ring
  1256. * FW refills (copies) buffers to the ring and updates
  1257. * ring_idx in register
  1258. *
  1259. * @soc: data path SoC handle
  1260. * @pdev: Physical device handle
  1261. *
  1262. * Return: void
  1263. */
  1264. #ifdef QCA_HOST2FW_RXBUF_RING
  1265. static void dp_rxdma_ring_config(struct dp_soc *soc)
  1266. {
  1267. int i;
  1268. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1269. struct dp_pdev *pdev = soc->pdev_list[i];
  1270. if (pdev) {
  1271. int mac_id = 0;
  1272. int j;
  1273. bool dbs_enable = 0;
  1274. int max_mac_rings =
  1275. wlan_cfg_get_num_mac_rings
  1276. (pdev->wlan_cfg_ctx);
  1277. htt_srng_setup(soc->htt_handle, 0,
  1278. pdev->rx_refill_buf_ring.hal_srng,
  1279. RXDMA_BUF);
  1280. if (soc->cdp_soc.ol_ops->
  1281. is_hw_dbs_2x2_capable) {
  1282. dbs_enable = soc->cdp_soc.ol_ops->
  1283. is_hw_dbs_2x2_capable(soc->psoc);
  1284. }
  1285. if (dbs_enable) {
  1286. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1287. QDF_TRACE_LEVEL_ERROR,
  1288. FL("DBS enabled max_mac_rings %d\n"),
  1289. max_mac_rings);
  1290. } else {
  1291. max_mac_rings = 1;
  1292. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1293. QDF_TRACE_LEVEL_ERROR,
  1294. FL("DBS disabled, max_mac_rings %d\n"),
  1295. max_mac_rings);
  1296. }
  1297. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1298. FL("pdev_id %d max_mac_rings %d\n"),
  1299. pdev->pdev_id, max_mac_rings);
  1300. for (j = 0; j < max_mac_rings; j++) {
  1301. QDF_TRACE(QDF_MODULE_ID_TXRX,
  1302. QDF_TRACE_LEVEL_ERROR,
  1303. FL("mac_id %d\n"), mac_id);
  1304. htt_srng_setup(soc->htt_handle, mac_id,
  1305. pdev->rx_mac_buf_ring[j]
  1306. .hal_srng,
  1307. RXDMA_BUF);
  1308. mac_id++;
  1309. }
  1310. }
  1311. }
  1312. }
  1313. #else
  1314. static void dp_rxdma_ring_config(struct dp_soc *soc)
  1315. {
  1316. int i;
  1317. for (i = 0; i < MAX_PDEV_CNT; i++) {
  1318. struct dp_pdev *pdev = soc->pdev_list[i];
  1319. if (pdev) {
  1320. htt_srng_setup(soc->htt_handle, i,
  1321. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  1322. htt_srng_setup(soc->htt_handle, i,
  1323. pdev->rxdma_mon_buf_ring.hal_srng,
  1324. RXDMA_MONITOR_BUF);
  1325. htt_srng_setup(soc->htt_handle, i,
  1326. pdev->rxdma_mon_dst_ring.hal_srng,
  1327. RXDMA_MONITOR_DST);
  1328. htt_srng_setup(soc->htt_handle, i,
  1329. pdev->rxdma_mon_status_ring.hal_srng,
  1330. RXDMA_MONITOR_STATUS);
  1331. htt_srng_setup(soc->htt_handle, i,
  1332. pdev->rxdma_mon_desc_ring.hal_srng,
  1333. RXDMA_MONITOR_DESC);
  1334. }
  1335. }
  1336. }
  1337. #endif
  1338. /*
  1339. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  1340. * @txrx_soc: Datapath SOC handle
  1341. */
  1342. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  1343. {
  1344. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  1345. htt_soc_attach_target(soc->htt_handle);
  1346. dp_rxdma_ring_config(soc);
  1347. DP_STATS_INIT(soc);
  1348. return 0;
  1349. }
  1350. /*
  1351. * dp_vdev_attach_wifi3() - attach txrx vdev
  1352. * @txrx_pdev: Datapath PDEV handle
  1353. * @vdev_mac_addr: MAC address of the virtual interface
  1354. * @vdev_id: VDEV Id
  1355. * @wlan_op_mode: VDEV operating mode
  1356. *
  1357. * Return: DP VDEV handle on success, NULL on failure
  1358. */
  1359. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  1360. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  1361. {
  1362. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  1363. struct dp_soc *soc = pdev->soc;
  1364. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  1365. if (!vdev) {
  1366. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1367. FL("DP VDEV memory allocation failed"));
  1368. goto fail0;
  1369. }
  1370. vdev->pdev = pdev;
  1371. vdev->vdev_id = vdev_id;
  1372. vdev->opmode = op_mode;
  1373. vdev->osdev = soc->osdev;
  1374. vdev->osif_rx = NULL;
  1375. vdev->osif_rsim_rx_decap = NULL;
  1376. vdev->osif_rx_mon = NULL;
  1377. vdev->osif_tx_free_ext = NULL;
  1378. vdev->osif_vdev = NULL;
  1379. vdev->delete.pending = 0;
  1380. vdev->safemode = 0;
  1381. vdev->drop_unenc = 1;
  1382. #ifdef notyet
  1383. vdev->filters_num = 0;
  1384. #endif
  1385. qdf_mem_copy(
  1386. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  1387. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  1388. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  1389. vdev->dscp_tid_map_id = 0;
  1390. vdev->mcast_enhancement_en = 0;
  1391. /* TODO: Initialize default HTT meta data that will be used in
  1392. * TCL descriptors for packets transmitted from this VDEV
  1393. */
  1394. TAILQ_INIT(&vdev->peer_list);
  1395. /* add this vdev into the pdev's list */
  1396. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  1397. pdev->vdev_count++;
  1398. dp_tx_vdev_attach(vdev);
  1399. #ifdef DP_INTR_POLL_BASED
  1400. if (pdev->vdev_count == 1)
  1401. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1402. #endif
  1403. dp_lro_hash_setup(soc);
  1404. /* LRO */
  1405. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  1406. wlan_op_mode_sta == vdev->opmode)
  1407. vdev->lro_enable = true;
  1408. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1409. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  1410. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1411. "Created vdev %p (%pM)", vdev, vdev->mac_addr.raw);
  1412. DP_STATS_INIT(vdev);
  1413. return (struct cdp_vdev *)vdev;
  1414. fail0:
  1415. return NULL;
  1416. }
  1417. /**
  1418. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  1419. * @vdev: Datapath VDEV handle
  1420. * @osif_vdev: OSIF vdev handle
  1421. * @txrx_ops: Tx and Rx operations
  1422. *
  1423. * Return: DP VDEV handle on success, NULL on failure
  1424. */
  1425. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  1426. void *osif_vdev,
  1427. struct ol_txrx_ops *txrx_ops)
  1428. {
  1429. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1430. vdev->osif_vdev = osif_vdev;
  1431. vdev->osif_rx = txrx_ops->rx.rx;
  1432. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  1433. vdev->osif_rx_mon = txrx_ops->rx.mon;
  1434. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  1435. #ifdef notyet
  1436. #if ATH_SUPPORT_WAPI
  1437. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  1438. #endif
  1439. #if UMAC_SUPPORT_PROXY_ARP
  1440. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  1441. #endif
  1442. #endif
  1443. vdev->me_convert = txrx_ops->me_convert;
  1444. /* TODO: Enable the following once Tx code is integrated */
  1445. txrx_ops->tx.tx = dp_tx_send;
  1446. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1447. "DP Vdev Register success");
  1448. }
  1449. /*
  1450. * dp_vdev_detach_wifi3() - Detach txrx vdev
  1451. * @txrx_vdev: Datapath VDEV handle
  1452. * @callback: Callback OL_IF on completion of detach
  1453. * @cb_context: Callback context
  1454. *
  1455. */
  1456. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  1457. ol_txrx_vdev_delete_cb callback, void *cb_context)
  1458. {
  1459. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1460. struct dp_pdev *pdev = vdev->pdev;
  1461. struct dp_soc *soc = pdev->soc;
  1462. /* preconditions */
  1463. qdf_assert(vdev);
  1464. /* remove the vdev from its parent pdev's list */
  1465. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  1466. /*
  1467. * Use peer_ref_mutex while accessing peer_list, in case
  1468. * a peer is in the process of being removed from the list.
  1469. */
  1470. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1471. /* check that the vdev has no peers allocated */
  1472. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  1473. /* debug print - will be removed later */
  1474. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1475. FL("not deleting vdev object %p (%pM)"
  1476. "until deletion finishes for all its peers"),
  1477. vdev, vdev->mac_addr.raw);
  1478. /* indicate that the vdev needs to be deleted */
  1479. vdev->delete.pending = 1;
  1480. vdev->delete.callback = callback;
  1481. vdev->delete.context = cb_context;
  1482. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1483. return;
  1484. }
  1485. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1486. dp_tx_vdev_detach(vdev);
  1487. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1488. FL("deleting vdev object %p (%pM)"), vdev, vdev->mac_addr.raw);
  1489. qdf_mem_free(vdev);
  1490. if (callback)
  1491. callback(cb_context);
  1492. }
  1493. /*
  1494. * dp_peer_create_wifi3() - attach txrx peer
  1495. * @txrx_vdev: Datapath VDEV handle
  1496. * @peer_mac_addr: Peer MAC address
  1497. *
  1498. * Return: DP peeer handle on success, NULL on failure
  1499. */
  1500. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  1501. uint8_t *peer_mac_addr)
  1502. {
  1503. struct dp_peer *peer;
  1504. int i;
  1505. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1506. struct dp_pdev *pdev;
  1507. struct dp_soc *soc;
  1508. /* preconditions */
  1509. qdf_assert(vdev);
  1510. qdf_assert(peer_mac_addr);
  1511. pdev = vdev->pdev;
  1512. soc = pdev->soc;
  1513. #ifdef notyet
  1514. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  1515. soc->mempool_ol_ath_peer);
  1516. #else
  1517. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  1518. #endif
  1519. if (!peer)
  1520. return NULL; /* failure */
  1521. qdf_mem_zero(peer, sizeof(struct dp_peer));
  1522. TAILQ_INIT(&peer->ast_entry_list);
  1523. qdf_mem_copy(&peer->self_ast_entry.mac_addr, peer_mac_addr,
  1524. DP_MAC_ADDR_LEN);
  1525. peer->self_ast_entry.peer = peer;
  1526. TAILQ_INSERT_TAIL(&peer->ast_entry_list, &peer->self_ast_entry,
  1527. ast_entry_elem);
  1528. qdf_spinlock_create(&peer->peer_info_lock);
  1529. /* store provided params */
  1530. peer->vdev = vdev;
  1531. qdf_mem_copy(
  1532. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  1533. /* TODO: See of rx_opt_proc is really required */
  1534. peer->rx_opt_proc = soc->rx_opt_proc;
  1535. /* initialize the peer_id */
  1536. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  1537. peer->peer_ids[i] = HTT_INVALID_PEER;
  1538. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1539. qdf_atomic_init(&peer->ref_cnt);
  1540. /* keep one reference for attach */
  1541. qdf_atomic_inc(&peer->ref_cnt);
  1542. /* add this peer into the vdev's list */
  1543. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  1544. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1545. /* TODO: See if hash based search is required */
  1546. dp_peer_find_hash_add(soc, peer);
  1547. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1548. "vdev %p created peer %p (%pM) ref_cnt: %d",
  1549. vdev, peer, peer->mac_addr.raw,
  1550. qdf_atomic_read(&peer->ref_cnt));
  1551. /*
  1552. * For every peer MAp message search and set if bss_peer
  1553. */
  1554. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  1555. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1556. "vdev bss_peer!!!!");
  1557. peer->bss_peer = 1;
  1558. vdev->vap_bss_peer = peer;
  1559. }
  1560. #ifndef CONFIG_WIN
  1561. dp_local_peer_id_alloc(pdev, peer);
  1562. #endif
  1563. DP_STATS_INIT(peer);
  1564. return (void *)peer;
  1565. }
  1566. /*
  1567. * dp_peer_setup_wifi3() - initialize the peer
  1568. * @vdev_hdl: virtual device object
  1569. * @peer: Peer object
  1570. *
  1571. * Return: void
  1572. */
  1573. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  1574. {
  1575. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  1576. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  1577. struct dp_pdev *pdev;
  1578. struct dp_soc *soc;
  1579. bool hash_based = 0;
  1580. enum cdp_host_reo_dest_ring reo_dest;
  1581. /* preconditions */
  1582. qdf_assert(vdev);
  1583. qdf_assert(peer);
  1584. pdev = vdev->pdev;
  1585. soc = pdev->soc;
  1586. dp_peer_rx_init(pdev, peer);
  1587. peer->last_assoc_rcvd = 0;
  1588. peer->last_disassoc_rcvd = 0;
  1589. peer->last_deauth_rcvd = 0;
  1590. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  1591. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1592. FL("hash based steering %d\n"), hash_based);
  1593. if (!hash_based)
  1594. reo_dest = pdev->reo_dest;
  1595. else
  1596. reo_dest = 1;
  1597. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  1598. /* TODO: Check the destination ring number to be passed to FW */
  1599. soc->cdp_soc.ol_ops->peer_set_default_routing(
  1600. pdev->osif_pdev, peer->mac_addr.raw,
  1601. peer->vdev->vdev_id, hash_based, reo_dest);
  1602. }
  1603. return;
  1604. }
  1605. /*
  1606. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  1607. * @vdev_handle: virtual device object
  1608. * @htt_pkt_type: type of pkt
  1609. *
  1610. * Return: void
  1611. */
  1612. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  1613. enum htt_cmn_pkt_type val)
  1614. {
  1615. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1616. vdev->tx_encap_type = val;
  1617. }
  1618. /*
  1619. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  1620. * @vdev_handle: virtual device object
  1621. * @htt_pkt_type: type of pkt
  1622. *
  1623. * Return: void
  1624. */
  1625. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  1626. enum htt_cmn_pkt_type val)
  1627. {
  1628. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1629. vdev->rx_decap_type = val;
  1630. }
  1631. /*
  1632. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  1633. * @pdev_handle: physical device object
  1634. * @val: reo destination ring index (1 - 4)
  1635. *
  1636. * Return: void
  1637. */
  1638. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  1639. enum cdp_host_reo_dest_ring val)
  1640. {
  1641. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  1642. if (pdev)
  1643. pdev->reo_dest = val;
  1644. }
  1645. /*
  1646. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  1647. * @pdev_handle: physical device object
  1648. *
  1649. * Return: reo destination ring index
  1650. */
  1651. static enum cdp_host_reo_dest_ring
  1652. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  1653. {
  1654. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  1655. if (pdev)
  1656. return pdev->reo_dest;
  1657. else
  1658. return cdp_host_reo_dest_ring_unknown;
  1659. }
  1660. /*
  1661. * dp_peer_authorize() - authorize txrx peer
  1662. * @peer_handle: Datapath peer handle
  1663. * @authorize
  1664. *
  1665. */
  1666. static void dp_peer_authorize(void *peer_handle, uint32_t authorize)
  1667. {
  1668. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1669. struct dp_soc *soc;
  1670. if (peer != NULL) {
  1671. soc = peer->vdev->pdev->soc;
  1672. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1673. peer->authorize = authorize ? 1 : 0;
  1674. #ifdef notyet /* ATH_BAND_STEERING */
  1675. peer->peer_bs_inact_flag = 0;
  1676. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  1677. #endif
  1678. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1679. }
  1680. }
  1681. /*
  1682. * dp_peer_unref_delete() - unref and delete peer
  1683. * @peer_handle: Datapath peer handle
  1684. *
  1685. */
  1686. void dp_peer_unref_delete(void *peer_handle)
  1687. {
  1688. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1689. struct dp_vdev *vdev = peer->vdev;
  1690. struct dp_pdev *pdev = vdev->pdev;
  1691. struct dp_soc *soc = pdev->soc;
  1692. struct dp_peer *tmppeer;
  1693. int found = 0;
  1694. uint16_t peer_id;
  1695. uint16_t hw_peer_id;
  1696. struct dp_ast_entry *ast_entry;
  1697. /*
  1698. * Hold the lock all the way from checking if the peer ref count
  1699. * is zero until the peer references are removed from the hash
  1700. * table and vdev list (if the peer ref count is zero).
  1701. * This protects against a new HL tx operation starting to use the
  1702. * peer object just after this function concludes it's done being used.
  1703. * Furthermore, the lock needs to be held while checking whether the
  1704. * vdev's list of peers is empty, to make sure that list is not modified
  1705. * concurrently with the empty check.
  1706. */
  1707. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  1708. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1709. "%s: peer %p ref_cnt(before decrement): %d\n", __func__,
  1710. peer, qdf_atomic_read(&peer->ref_cnt));
  1711. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  1712. peer_id = peer->peer_ids[0];
  1713. /*
  1714. * Make sure that the reference to the peer in
  1715. * peer object map is removed
  1716. */
  1717. if (peer_id != HTT_INVALID_PEER)
  1718. soc->peer_id_to_obj_map[peer_id] = NULL;
  1719. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1720. "Deleting peer %p (%pM)", peer, peer->mac_addr.raw);
  1721. /* remove the reference to the peer from the hash table */
  1722. dp_peer_find_hash_remove(soc, peer);
  1723. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  1724. if (tmppeer == peer) {
  1725. found = 1;
  1726. break;
  1727. }
  1728. }
  1729. if (found) {
  1730. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  1731. peer_list_elem);
  1732. } else {
  1733. /*Ignoring the remove operation as peer not found*/
  1734. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  1735. "peer %p not found in vdev (%p)->peer_list:%p",
  1736. peer, vdev, &peer->vdev->peer_list);
  1737. }
  1738. /* cleanup the peer data */
  1739. dp_peer_cleanup(vdev, peer);
  1740. /* check whether the parent vdev has no peers left */
  1741. if (TAILQ_EMPTY(&vdev->peer_list)) {
  1742. /*
  1743. * Now that there are no references to the peer, we can
  1744. * release the peer reference lock.
  1745. */
  1746. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1747. /*
  1748. * Check if the parent vdev was waiting for its peers
  1749. * to be deleted, in order for it to be deleted too.
  1750. */
  1751. if (vdev->delete.pending) {
  1752. ol_txrx_vdev_delete_cb vdev_delete_cb =
  1753. vdev->delete.callback;
  1754. void *vdev_delete_context =
  1755. vdev->delete.context;
  1756. QDF_TRACE(QDF_MODULE_ID_DP,
  1757. QDF_TRACE_LEVEL_INFO_HIGH,
  1758. FL("deleting vdev object %p (%pM)"
  1759. " - its last peer is done"),
  1760. vdev, vdev->mac_addr.raw);
  1761. /* all peers are gone, go ahead and delete it */
  1762. qdf_mem_free(vdev);
  1763. if (vdev_delete_cb)
  1764. vdev_delete_cb(vdev_delete_context);
  1765. }
  1766. } else {
  1767. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1768. }
  1769. #ifdef notyet
  1770. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  1771. #else
  1772. TAILQ_FOREACH(ast_entry, &peer->ast_entry_list,
  1773. ast_entry_elem) {
  1774. hw_peer_id = ast_entry->ast_idx;
  1775. if (peer->self_ast_entry.ast_idx != hw_peer_id)
  1776. qdf_mem_free(ast_entry);
  1777. else
  1778. peer->self_ast_entry.ast_idx =
  1779. HTT_INVALID_PEER;
  1780. soc->ast_table[hw_peer_id] = NULL;
  1781. }
  1782. qdf_mem_free(peer);
  1783. #endif
  1784. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  1785. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  1786. vdev->vdev_id, peer->mac_addr.raw);
  1787. }
  1788. } else {
  1789. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  1790. }
  1791. }
  1792. /*
  1793. * dp_peer_detach_wifi3() – Detach txrx peer
  1794. * @peer_handle: Datapath peer handle
  1795. *
  1796. */
  1797. static void dp_peer_delete_wifi3(void *peer_handle)
  1798. {
  1799. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1800. /* redirect the peer's rx delivery function to point to a
  1801. * discard func
  1802. */
  1803. peer->rx_opt_proc = dp_rx_discard;
  1804. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1805. FL("peer %p (%pM)"), peer, peer->mac_addr.raw);
  1806. #ifndef CONFIG_WIN
  1807. dp_local_peer_id_free(peer->vdev->pdev, peer);
  1808. #endif
  1809. qdf_spinlock_destroy(&peer->peer_info_lock);
  1810. /*
  1811. * Remove the reference added during peer_attach.
  1812. * The peer will still be left allocated until the
  1813. * PEER_UNMAP message arrives to remove the other
  1814. * reference, added by the PEER_MAP message.
  1815. */
  1816. dp_peer_unref_delete(peer_handle);
  1817. }
  1818. /*
  1819. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  1820. * @peer_handle: Datapath peer handle
  1821. *
  1822. */
  1823. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  1824. {
  1825. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  1826. return vdev->mac_addr.raw;
  1827. }
  1828. /*
  1829. * dp_vdev_set_wds() - Enable per packet stats
  1830. * @vdev_handle: DP VDEV handle
  1831. * @val: value
  1832. *
  1833. * Return: none
  1834. */
  1835. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  1836. {
  1837. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1838. vdev->wds_enabled = val;
  1839. return 0;
  1840. }
  1841. /*
  1842. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  1843. * @peer_handle: Datapath peer handle
  1844. *
  1845. */
  1846. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  1847. uint8_t vdev_id)
  1848. {
  1849. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  1850. struct dp_vdev *vdev = NULL;
  1851. if (qdf_unlikely(!pdev))
  1852. return NULL;
  1853. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  1854. if (vdev->vdev_id == vdev_id)
  1855. break;
  1856. }
  1857. return (struct cdp_vdev *)vdev;
  1858. }
  1859. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  1860. {
  1861. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1862. return vdev->opmode;
  1863. }
  1864. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  1865. {
  1866. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  1867. struct dp_pdev *pdev = vdev->pdev;
  1868. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  1869. }
  1870. /**
  1871. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  1872. * @vdev_handle: Datapath VDEV handle
  1873. *
  1874. * Return: 0 on success, not 0 on failure
  1875. */
  1876. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle)
  1877. {
  1878. /* Many monitor VAPs can exists in a system but only one can be up at
  1879. * anytime
  1880. */
  1881. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  1882. struct dp_pdev *pdev;
  1883. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  1884. struct dp_soc *soc;
  1885. uint8_t pdev_id;
  1886. qdf_assert(vdev);
  1887. pdev = vdev->pdev;
  1888. pdev_id = pdev->pdev_id;
  1889. soc = pdev->soc;
  1890. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  1891. "pdev=%p, pdev_id=%d, soc=%p vdev=%p\n",
  1892. pdev, pdev_id, soc, vdev);
  1893. /*Check if current pdev's monitor_vdev exists */
  1894. if (pdev->monitor_vdev) {
  1895. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1896. "vdev=%p\n", vdev);
  1897. qdf_assert(vdev);
  1898. }
  1899. pdev->monitor_vdev = vdev;
  1900. htt_tlv_filter.mpdu_start = 1;
  1901. htt_tlv_filter.msdu_start = 1;
  1902. htt_tlv_filter.packet = 1;
  1903. htt_tlv_filter.msdu_end = 1;
  1904. htt_tlv_filter.mpdu_end = 1;
  1905. htt_tlv_filter.packet_header = 1;
  1906. htt_tlv_filter.attention = 1;
  1907. htt_tlv_filter.ppdu_start = 0;
  1908. htt_tlv_filter.ppdu_end = 0;
  1909. htt_tlv_filter.ppdu_end_user_stats = 0;
  1910. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  1911. htt_tlv_filter.ppdu_end_status_done = 0;
  1912. htt_tlv_filter.enable_fp = 1;
  1913. htt_tlv_filter.enable_md = 0;
  1914. htt_tlv_filter.enable_mo = 1;
  1915. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  1916. pdev->rxdma_mon_dst_ring.hal_srng,
  1917. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  1918. htt_tlv_filter.mpdu_start = 1;
  1919. htt_tlv_filter.msdu_start = 1;
  1920. htt_tlv_filter.packet = 0;
  1921. htt_tlv_filter.msdu_end = 1;
  1922. htt_tlv_filter.mpdu_end = 1;
  1923. htt_tlv_filter.packet_header = 1;
  1924. htt_tlv_filter.attention = 1;
  1925. htt_tlv_filter.ppdu_start = 1;
  1926. htt_tlv_filter.ppdu_end = 1;
  1927. htt_tlv_filter.ppdu_end_user_stats = 1;
  1928. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  1929. htt_tlv_filter.ppdu_end_status_done = 1;
  1930. htt_tlv_filter.enable_fp = 1;
  1931. htt_tlv_filter.enable_md = 1;
  1932. htt_tlv_filter.enable_mo = 1;
  1933. /*
  1934. * htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  1935. * pdev->rxdma_mon_status_ring.hal_srng,
  1936. * RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  1937. */
  1938. return QDF_STATUS_SUCCESS;
  1939. }
  1940. #ifdef MESH_MODE_SUPPORT
  1941. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  1942. {
  1943. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  1944. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1945. FL("val %d"), val);
  1946. vdev->mesh_vdev = val;
  1947. }
  1948. /*
  1949. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  1950. * @vdev_hdl: virtual device object
  1951. * @val: value to be set
  1952. *
  1953. * Return: void
  1954. */
  1955. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  1956. {
  1957. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  1958. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1959. FL("val %d"), val);
  1960. vdev->mesh_rx_filter = val;
  1961. }
  1962. #endif
  1963. /**
  1964. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  1965. * @vdev: DP VDEV handle
  1966. *
  1967. * return: void
  1968. */
  1969. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  1970. {
  1971. struct dp_peer *peer = NULL;
  1972. int i;
  1973. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  1974. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  1975. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  1976. if (!peer)
  1977. return;
  1978. for (i = 0; i <= MAX_MCS; i++) {
  1979. DP_STATS_AGGR(vdev, peer, tx.pkt_type[0].mcs_count[i]);
  1980. DP_STATS_AGGR(vdev, peer, tx.pkt_type[1].mcs_count[i]);
  1981. DP_STATS_AGGR(vdev, peer, tx.pkt_type[2].mcs_count[i]);
  1982. DP_STATS_AGGR(vdev, peer, tx.pkt_type[3].mcs_count[i]);
  1983. DP_STATS_AGGR(vdev, peer, tx.pkt_type[4].mcs_count[i]);
  1984. DP_STATS_AGGR(vdev, peer, rx.mcs_count[i]);
  1985. }
  1986. for (i = 0; i < SUPPORTED_BW; i++) {
  1987. DP_STATS_AGGR(vdev, peer, tx.bw[i]);
  1988. DP_STATS_AGGR(vdev, peer, rx.bw[i]);
  1989. }
  1990. for (i = 0; i < SS_COUNT; i++)
  1991. DP_STATS_AGGR(vdev, peer, rx.nss[i]);
  1992. for (i = 0; i < WME_AC_MAX; i++) {
  1993. DP_STATS_AGGR(vdev, peer, tx.wme_ac_type[i]);
  1994. DP_STATS_AGGR(vdev, peer, rx.wme_ac_type[i]);
  1995. DP_STATS_AGGR(vdev, peer, tx.excess_retries_ac[i]);
  1996. }
  1997. for (i = 0; i < MAX_MCS + 1; i++) {
  1998. DP_STATS_AGGR(vdev, peer, tx.sgi_count[i]);
  1999. DP_STATS_AGGR(vdev, peer, rx.sgi_count[i]);
  2000. }
  2001. DP_STATS_AGGR_PKT(vdev, peer, tx.comp_pkt);
  2002. DP_STATS_AGGR_PKT(vdev, peer, tx.ucast);
  2003. DP_STATS_AGGR_PKT(vdev, peer, tx.mcast);
  2004. DP_STATS_AGGR_PKT(vdev, peer, tx.tx_success);
  2005. DP_STATS_AGGR(vdev, peer, tx.tx_failed);
  2006. DP_STATS_AGGR(vdev, peer, tx.ofdma);
  2007. DP_STATS_AGGR(vdev, peer, tx.stbc);
  2008. DP_STATS_AGGR(vdev, peer, tx.ldpc);
  2009. DP_STATS_AGGR(vdev, peer, tx.retries);
  2010. DP_STATS_AGGR(vdev, peer, tx.non_amsdu_cnt);
  2011. DP_STATS_AGGR(vdev, peer, tx.amsdu_cnt);
  2012. DP_STATS_AGGR(vdev, peer, tx.dropped.dma_map_error);
  2013. DP_STATS_AGGR(vdev, peer, tx.dropped.ring_full);
  2014. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard);
  2015. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard_retired);
  2016. DP_STATS_AGGR(vdev, peer, tx.dropped.mpdu_age_out);
  2017. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard_reason1);
  2018. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard_reason2);
  2019. DP_STATS_AGGR(vdev, peer, tx.dropped.fw_discard_reason3);
  2020. DP_STATS_AGGR(vdev, peer, rx.err.mic_err);
  2021. DP_STATS_AGGR(vdev, peer, rx.err.decrypt_err);
  2022. DP_STATS_AGGR(vdev, peer, rx.non_ampdu_cnt);
  2023. DP_STATS_AGGR(vdev, peer, rx.ampdu_cnt);
  2024. DP_STATS_AGGR(vdev, peer, rx.non_amsdu_cnt);
  2025. DP_STATS_AGGR(vdev, peer, rx.amsdu_cnt);
  2026. DP_STATS_AGGR_PKT(vdev, peer, rx.to_stack);
  2027. DP_STATS_AGGR_PKT(vdev, peer, rx.rcvd_reo);
  2028. DP_STATS_AGGR_PKT(vdev, peer, rx.unicast);
  2029. DP_STATS_AGGR_PKT(vdev, peer, rx.multicast);
  2030. DP_STATS_AGGR_PKT(vdev, peer, rx.wds);
  2031. DP_STATS_AGGR_PKT(vdev, peer, rx.raw);
  2032. DP_STATS_AGGR_PKT(vdev, peer, rx.intra_bss);
  2033. vdev->stats.tx.last_ack_rssi =
  2034. peer->stats.tx.last_ack_rssi;
  2035. }
  2036. }
  2037. /**
  2038. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  2039. * @pdev: DP PDEV handle
  2040. *
  2041. * return: void
  2042. */
  2043. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  2044. {
  2045. struct dp_vdev *vdev = NULL;
  2046. uint8_t i;
  2047. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  2048. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  2049. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  2050. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2051. if (!vdev)
  2052. return;
  2053. dp_aggregate_vdev_stats(vdev);
  2054. for (i = 0; i <= MAX_MCS; i++) {
  2055. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[0].mcs_count[i]);
  2056. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[1].mcs_count[i]);
  2057. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[2].mcs_count[i]);
  2058. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[3].mcs_count[i]);
  2059. DP_STATS_AGGR(pdev, vdev, tx.pkt_type[4].mcs_count[i]);
  2060. DP_STATS_AGGR(pdev, vdev, rx.mcs_count[i]);
  2061. }
  2062. for (i = 0; i < SUPPORTED_BW; i++) {
  2063. DP_STATS_AGGR(pdev, vdev, tx.bw[i]);
  2064. DP_STATS_AGGR(pdev, vdev, rx.bw[i]);
  2065. }
  2066. for (i = 0; i < SS_COUNT; i++)
  2067. DP_STATS_AGGR(pdev, vdev, rx.nss[i]);
  2068. for (i = 0; i < WME_AC_MAX; i++) {
  2069. DP_STATS_AGGR(pdev, vdev, tx.wme_ac_type[i]);
  2070. DP_STATS_AGGR(pdev, vdev, rx.wme_ac_type[i]);
  2071. DP_STATS_AGGR(pdev, vdev,
  2072. tx.excess_retries_ac[i]);
  2073. }
  2074. for (i = 0; i < MAX_MCS + 1; i++) {
  2075. DP_STATS_AGGR(pdev, vdev, tx.sgi_count[i]);
  2076. DP_STATS_AGGR(pdev, vdev, rx.sgi_count[i]);
  2077. }
  2078. DP_STATS_AGGR_PKT(pdev, vdev, tx.comp_pkt);
  2079. DP_STATS_AGGR_PKT(pdev, vdev, tx.ucast);
  2080. DP_STATS_AGGR_PKT(pdev, vdev, tx.mcast);
  2081. DP_STATS_AGGR_PKT(pdev, vdev, tx.tx_success);
  2082. DP_STATS_AGGR(pdev, vdev, tx.tx_failed);
  2083. DP_STATS_AGGR(pdev, vdev, tx.ofdma);
  2084. DP_STATS_AGGR(pdev, vdev, tx.stbc);
  2085. DP_STATS_AGGR(pdev, vdev, tx.ldpc);
  2086. DP_STATS_AGGR(pdev, vdev, tx.retries);
  2087. DP_STATS_AGGR(pdev, vdev, tx.non_amsdu_cnt);
  2088. DP_STATS_AGGR(pdev, vdev, tx.amsdu_cnt);
  2089. DP_STATS_AGGR(pdev, vdev, tx.dropped.dma_map_error);
  2090. DP_STATS_AGGR(pdev, vdev, tx.dropped.ring_full);
  2091. DP_STATS_AGGR(pdev, vdev, tx.dropped.fw_discard);
  2092. DP_STATS_AGGR(pdev, vdev,
  2093. tx.dropped.fw_discard_retired);
  2094. DP_STATS_AGGR(pdev, vdev, tx.dropped.mpdu_age_out);
  2095. DP_STATS_AGGR(pdev, vdev,
  2096. tx.dropped.fw_discard_reason1);
  2097. DP_STATS_AGGR(pdev, vdev,
  2098. tx.dropped.fw_discard_reason2);
  2099. DP_STATS_AGGR(pdev, vdev,
  2100. tx.dropped.fw_discard_reason3);
  2101. DP_STATS_AGGR(pdev, vdev, rx.err.mic_err);
  2102. DP_STATS_AGGR(pdev, vdev, rx.err.decrypt_err);
  2103. DP_STATS_AGGR(pdev, vdev, rx.non_ampdu_cnt);
  2104. DP_STATS_AGGR(pdev, vdev, rx.ampdu_cnt);
  2105. DP_STATS_AGGR(pdev, vdev, rx.non_amsdu_cnt);
  2106. DP_STATS_AGGR(pdev, vdev, rx.amsdu_cnt);
  2107. DP_STATS_AGGR_PKT(pdev, vdev, rx.to_stack);
  2108. DP_STATS_AGGR_PKT(pdev, vdev, rx.rcvd_reo);
  2109. DP_STATS_AGGR_PKT(pdev, vdev, rx.unicast);
  2110. DP_STATS_AGGR_PKT(pdev, vdev, rx.multicast);
  2111. DP_STATS_AGGR_PKT(pdev, vdev, rx.wds);
  2112. DP_STATS_AGGR_PKT(pdev, vdev, rx.intra_bss);
  2113. DP_STATS_AGGR_PKT(pdev, vdev, rx.raw);
  2114. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  2115. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.freed);
  2116. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  2117. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  2118. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  2119. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw_pkt);
  2120. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  2121. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  2122. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  2123. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  2124. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  2125. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  2126. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  2127. DP_STATS_AGGR(pdev, vdev,
  2128. tx_i.mcast_en.dropped_map_error);
  2129. DP_STATS_AGGR(pdev, vdev,
  2130. tx_i.mcast_en.dropped_self_mac);
  2131. DP_STATS_AGGR(pdev, vdev,
  2132. tx_i.mcast_en.dropped_send_fail);
  2133. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  2134. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.dropped.dropped_pkt);
  2135. pdev->stats.tx.last_ack_rssi =
  2136. vdev->stats.tx.last_ack_rssi;
  2137. pdev->stats.tx_i.tso.num_seg =
  2138. vdev->stats.tx_i.tso.num_seg;
  2139. }
  2140. }
  2141. /**
  2142. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  2143. * @pdev: DP_PDEV Handle
  2144. *
  2145. * Return:void
  2146. */
  2147. static inline void
  2148. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  2149. {
  2150. DP_TRACE(NONE, "WLAN Tx Stats:\n");
  2151. DP_TRACE(NONE, "Received From Stack:\n");
  2152. DP_TRACE(NONE, "Total Packets Received = %d",
  2153. pdev->stats.tx_i.rcvd.num);
  2154. DP_TRACE(NONE, "Bytes Sent = %d",
  2155. pdev->stats.tx_i.rcvd.bytes);
  2156. DP_TRACE(NONE, "Processed:\n");
  2157. DP_TRACE(NONE, "Msdu Processed = %d",
  2158. pdev->stats.tx_i.processed.num);
  2159. DP_TRACE(NONE, "Bytes Processed = %d",
  2160. pdev->stats.tx_i.processed.bytes);
  2161. DP_TRACE(NONE, "Completions:\n");
  2162. DP_TRACE(NONE, "Msdu Sent = %d",
  2163. pdev->stats.tx.comp_pkt.num);
  2164. DP_TRACE(NONE, "Bytes Sent = %d",
  2165. pdev->stats.tx.comp_pkt.bytes);
  2166. DP_TRACE(NONE, "Freed:\n");
  2167. DP_TRACE(NONE, "Msdus Freed = %d",
  2168. pdev->stats.tx_i.freed.num);
  2169. DP_TRACE(NONE, "Bytes Freed = %d",
  2170. pdev->stats.tx_i.freed.bytes);
  2171. DP_TRACE(NONE, "Dropped:\n");
  2172. DP_TRACE(NONE, "Total Packets Dropped = %d",
  2173. pdev->stats.tx_i.dropped.dropped_pkt.num);
  2174. DP_TRACE(NONE, "Bytes Dropped = %d",
  2175. pdev->stats.tx_i.dropped.dropped_pkt.bytes);
  2176. DP_TRACE(NONE, "Dma_map_error = %d",
  2177. pdev->stats.tx.dropped.dma_map_error);
  2178. DP_TRACE(NONE, "Ring Full = %d", pdev->stats.tx.dropped.ring_full);
  2179. DP_TRACE(NONE, "Fw Discard = %d",
  2180. pdev->stats.tx.dropped.fw_discard);
  2181. DP_TRACE(NONE, "Fw Discard Retired = %d",
  2182. pdev->stats.tx.dropped.fw_discard_retired);
  2183. DP_TRACE(NONE, "Firmware Discard Untransmitted = %d",
  2184. pdev->stats.tx.dropped.fw_discard_untransmitted);
  2185. DP_TRACE(NONE, "Mpdu Age Out = %d",
  2186. pdev->stats.tx.dropped.mpdu_age_out);
  2187. DP_TRACE(NONE, "Firmware Discard Reason1 = %d",
  2188. pdev->stats.tx.dropped.fw_discard_reason1);
  2189. DP_TRACE(NONE, "Firmware Discard Reason2 = %d",
  2190. pdev->stats.tx.dropped.fw_discard_reason2);
  2191. DP_TRACE(NONE, "Firmware Discard Reason3 = %d",
  2192. pdev->stats.tx.dropped.fw_discard_reason3);
  2193. DP_TRACE(NONE, "Scatter Gather:\n");
  2194. DP_TRACE(NONE, "Total Packets = %d",
  2195. pdev->stats.tx_i.sg.sg_pkt.num);
  2196. DP_TRACE(NONE, "Total Bytes = %d",
  2197. pdev->stats.tx_i.sg.sg_pkt.bytes);
  2198. DP_TRACE(NONE, "Dropped By Host = %d",
  2199. pdev->stats.tx_i.sg.dropped_host);
  2200. DP_TRACE(NONE, "Dropped By Target = %d",
  2201. pdev->stats.tx_i.sg.dropped_target);
  2202. DP_TRACE(NONE, "Tso:\n");
  2203. DP_TRACE(NONE, "Number of Segments = %d",
  2204. pdev->stats.tx_i.tso.num_seg);
  2205. DP_TRACE(NONE, "Number Packets = %d",
  2206. pdev->stats.tx_i.tso.tso_pkt.num);
  2207. DP_TRACE(NONE, "Total Bytes = %d",
  2208. pdev->stats.tx_i.tso.tso_pkt.bytes);
  2209. DP_TRACE(NONE, "Dropped By Host = %d",
  2210. pdev->stats.tx_i.tso.dropped_host);
  2211. DP_TRACE(NONE, "Mcast Enhancement:\n");
  2212. DP_TRACE(NONE, "Dropped: Map Errors = %d",
  2213. pdev->stats.tx_i.mcast_en.dropped_map_error);
  2214. DP_TRACE(NONE, "Dropped: Self Mac = %d",
  2215. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  2216. DP_TRACE(NONE, "Dropped: Send Fail = %d",
  2217. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  2218. DP_TRACE(NONE, "Total Unicast sent = %d",
  2219. pdev->stats.tx_i.mcast_en.ucast);
  2220. }
  2221. /**
  2222. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  2223. * @pdev: DP_PDEV Handle
  2224. *
  2225. * Return: void
  2226. */
  2227. static inline void
  2228. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  2229. {
  2230. DP_TRACE(NONE, "WLAN Rx Stats:\n");
  2231. DP_TRACE(NONE, "Received From HW (Reo Dest Ring):\n");
  2232. DP_TRACE(NONE, "Total Packets Received = %d",
  2233. pdev->stats.rx.rcvd_reo.num);
  2234. DP_TRACE(NONE, "Bytes Sent = %d",
  2235. pdev->stats.rx.rcvd_reo.bytes);
  2236. DP_TRACE(NONE, "Replenished:\n");
  2237. DP_TRACE(NONE, "Total Packets Replenished = %d",
  2238. pdev->stats.replenished.num);
  2239. DP_TRACE(NONE, "Bytes Sent = %d",
  2240. pdev->stats.replenished.bytes);
  2241. DP_TRACE(NONE, "Buffers Added To Freelist = %d",
  2242. pdev->stats.buf_freelist);
  2243. DP_TRACE(NONE, "Dropped:\n");
  2244. DP_TRACE(NONE, "Total Packets With Msdu Not Done = %d",
  2245. pdev->stats.dropped.msdu_not_done.num);
  2246. DP_TRACE(NONE, "Bytes Sent With Msdu Not Done = %d",
  2247. pdev->stats.dropped.msdu_not_done.bytes);
  2248. DP_TRACE(NONE, "Sent To Stack:\n");
  2249. DP_TRACE(NONE, "Packets Sent To Stack = %d",
  2250. pdev->stats.rx.to_stack.num);
  2251. DP_TRACE(NONE, "Bytes Sent To Stack = %d",
  2252. pdev->stats.rx.to_stack.bytes);
  2253. DP_TRACE(NONE, "Errors:\n");
  2254. DP_TRACE(NONE, "Rxdma Ring Unititalized: %d",
  2255. pdev->stats.err.rxdma_unitialized);
  2256. DP_TRACE(NONE, "Desc Alloc Failed: %d",
  2257. pdev->stats.err.desc_alloc_fail);
  2258. }
  2259. /**
  2260. * dp_print_soc_tx_stats(): Print SOC level stats
  2261. * @soc DP_SOC Handle
  2262. *
  2263. * Return: void
  2264. */
  2265. static inline void
  2266. dp_print_soc_tx_stats(struct dp_soc *soc)
  2267. {
  2268. DP_TRACE(NONE, "SOC Tx Stats:\n");
  2269. DP_TRACE(NONE, "Tx Descriptors In Use = %d",
  2270. soc->stats.tx.desc_in_use);
  2271. DP_TRACE(NONE, "Total Packets With No Peer = %d",
  2272. soc->stats.tx.tx_invalid_peer.num);
  2273. DP_TRACE(NONE, "Bytes Sent With No Peer = %d",
  2274. soc->stats.tx.tx_invalid_peer.bytes);
  2275. }
  2276. /**
  2277. * dp_print_soc_rx_stats: Print SOC level Rx stats
  2278. * @soc: DP_SOC Handle
  2279. *
  2280. * Return:void
  2281. */
  2282. static inline void
  2283. dp_print_soc_rx_stats(struct dp_soc *soc)
  2284. {
  2285. uint32_t i;
  2286. char reo_error[DP_REO_ERR_LENGTH];
  2287. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  2288. uint8_t index = 0;
  2289. DP_TRACE(NONE, "SOC Rx Stats:\n");
  2290. DP_TRACE(NONE, "Errors:\n");
  2291. DP_TRACE(NONE, "Invalid RBM = %d",
  2292. soc->stats.rx.err.invalid_rbm);
  2293. DP_TRACE(NONE, "Invalid Vdev = %d",
  2294. soc->stats.rx.err.invalid_vdev);
  2295. DP_TRACE(NONE, "Invalid Pdev = %d",
  2296. soc->stats.rx.err.invalid_pdev);
  2297. DP_TRACE(NONE, "Invalid Peer = %d",
  2298. soc->stats.rx.err.rx_invalid_peer.num);
  2299. DP_TRACE(NONE, "HAL Ring Access Fail = %d",
  2300. soc->stats.rx.err.hal_ring_access_fail);
  2301. for (i = 0; i < MAX_RXDMA_ERRORS; i++) {
  2302. index += qdf_snprint(&rxdma_error[index],
  2303. DP_RXDMA_ERR_LENGTH - index,
  2304. " %d,", soc->stats.rx.err.rxdma_error[i]);
  2305. }
  2306. DP_TRACE(NONE, "RXDMA Error (0-31):%s",
  2307. rxdma_error);
  2308. index = 0;
  2309. for (i = 0; i < REO_ERROR_TYPE_MAX; i++) {
  2310. index += qdf_snprint(&reo_error[index],
  2311. DP_REO_ERR_LENGTH - index,
  2312. " %d,", soc->stats.rx.err.reo_error[i]);
  2313. }
  2314. DP_TRACE(NONE, "REO Error(0-14):%s",
  2315. reo_error);
  2316. }
  2317. /**
  2318. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  2319. * @vdev: DP_VDEV handle
  2320. *
  2321. * Return:void
  2322. */
  2323. static inline void
  2324. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  2325. {
  2326. struct dp_peer *peer = NULL;
  2327. DP_STATS_CLR(vdev->pdev);
  2328. DP_STATS_CLR(vdev->pdev->soc);
  2329. DP_STATS_CLR(vdev);
  2330. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2331. if (!peer)
  2332. return;
  2333. DP_STATS_CLR(peer);
  2334. }
  2335. }
  2336. /**
  2337. * dp_print_rx_rates(): Print Rx rate stats
  2338. * @vdev: DP_VDEV handle
  2339. *
  2340. * Return:void
  2341. */
  2342. static inline void
  2343. dp_print_rx_rates(struct dp_vdev *vdev)
  2344. {
  2345. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  2346. uint8_t i;
  2347. uint8_t index = 0;
  2348. char mcs[DP_MCS_LENGTH];
  2349. char nss[DP_NSS_LENGTH];
  2350. DP_TRACE(NONE, "Rx Rate Info:\n");
  2351. for (i = 0; i < MAX_MCS; i++) {
  2352. index += qdf_snprint(&mcs[index], DP_MCS_LENGTH - index,
  2353. " %d,", pdev->stats.rx.mcs_count[i]);
  2354. }
  2355. DP_TRACE(NONE, "MCS(0-11):%s",
  2356. mcs);
  2357. index = 0;
  2358. for (i = 0; i < SS_COUNT; i++) {
  2359. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  2360. " %d,", pdev->stats.rx.nss[i]);
  2361. }
  2362. DP_TRACE(NONE, "NSS(0-7):%s",
  2363. nss);
  2364. DP_TRACE(NONE, "SGI:"
  2365. " 0.8us %d,"
  2366. " 0.4us %d,"
  2367. " 1.6us %d,"
  2368. " 3.2us %d,",
  2369. pdev->stats.rx.sgi_count[0],
  2370. pdev->stats.rx.sgi_count[1],
  2371. pdev->stats.rx.sgi_count[2],
  2372. pdev->stats.rx.sgi_count[3]);
  2373. DP_TRACE(NONE, "BW Counts: 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  2374. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  2375. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  2376. DP_TRACE(NONE, "Reception Type:"
  2377. " SU: %d,"
  2378. " MU_MIMO:%d,"
  2379. " MU_OFDMA:%d,"
  2380. " MU_OFDMA_MIMO:%d",
  2381. pdev->stats.rx.reception_type[0],
  2382. pdev->stats.rx.reception_type[1],
  2383. pdev->stats.rx.reception_type[2],
  2384. pdev->stats.rx.reception_type[3]);
  2385. DP_TRACE(NONE, "Aggregation:\n");
  2386. DP_TRACE(NONE, "Number of Msdu's Part of Ampdus = %d",
  2387. pdev->stats.rx.ampdu_cnt);
  2388. DP_TRACE(NONE, "Number of Msdu's With No Mpdu Level Aggregation : %d",
  2389. pdev->stats.rx.non_ampdu_cnt);
  2390. DP_TRACE(NONE, "Number of Msdu's Part of Amsdu: %d",
  2391. pdev->stats.rx.amsdu_cnt);
  2392. DP_TRACE(NONE, "Number of Msdu's With No Msdu Level Aggregation: %d",
  2393. pdev->stats.rx.non_amsdu_cnt);
  2394. }
  2395. /**
  2396. * dp_print_tx_rates(): Print tx rates
  2397. * @vdev: DP_VDEV handle
  2398. *
  2399. * Return:void
  2400. */
  2401. static inline void
  2402. dp_print_tx_rates(struct dp_vdev *vdev)
  2403. {
  2404. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  2405. uint8_t i, pkt_type;
  2406. char mcs[DOT11_MAX][DP_MCS_LENGTH];
  2407. uint32_t index;
  2408. DP_TRACE(NONE, "Tx Rate Info:\n");
  2409. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  2410. index = 0;
  2411. for (i = 0; i < MAX_MCS; i++) {
  2412. index += qdf_snprint(&mcs[pkt_type][index],
  2413. DP_MCS_LENGTH - index,
  2414. " %d ",
  2415. pdev->stats.tx.pkt_type[pkt_type].
  2416. mcs_count[i]);
  2417. }
  2418. }
  2419. DP_TRACE(NONE, "Packet Type 11A MCS(0-7):%s",
  2420. mcs[0]);
  2421. DP_TRACE(NONE, "Packet Type 11A MCS Invalid = %d",
  2422. pdev->stats.tx.pkt_type[DOT11_A].mcs_count[MAX_MCS]);
  2423. DP_TRACE(NONE, "Packet Type 11B MCS(0-6):%s",
  2424. mcs[1]);
  2425. DP_TRACE(NONE, "Packet Type 11B MCS Invalid = %d",
  2426. pdev->stats.tx.pkt_type[DOT11_B].mcs_count[MAX_MCS]);
  2427. DP_TRACE(NONE, "Packet Type 11N MCS(0-7):%s",
  2428. mcs[2]);
  2429. DP_TRACE(NONE, "Packet Type 11N MCS Invalid = %d",
  2430. pdev->stats.tx.pkt_type[DOT11_N].mcs_count[MAX_MCS]);
  2431. DP_TRACE(NONE, "Packet Type 11AC MCS(0-9):%s",
  2432. mcs[3]);
  2433. DP_TRACE(NONE, "Packet Type 11AC MCS Invalid = %d",
  2434. pdev->stats.tx.pkt_type[DOT11_AC].mcs_count[MAX_MCS]);
  2435. DP_TRACE(NONE, "Packet Type 11AX MCS(0-11):%s",
  2436. mcs[4]);
  2437. DP_TRACE(NONE, "Packet Type 11AX MCS Invalid = %d",
  2438. pdev->stats.tx.pkt_type[DOT11_AX].mcs_count[MAX_MCS]);
  2439. DP_TRACE(NONE, "SGI:"
  2440. " 0.8us %d,"
  2441. " 0.4us %d,"
  2442. " 1.6us %d,"
  2443. " 3.2us %d,",
  2444. pdev->stats.tx.sgi_count[0],
  2445. pdev->stats.tx.sgi_count[1],
  2446. pdev->stats.tx.sgi_count[2],
  2447. pdev->stats.tx.sgi_count[3]);
  2448. DP_TRACE(NONE, "BW Counts: 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  2449. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  2450. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  2451. DP_TRACE(NONE, "Aggregation:\n");
  2452. DP_TRACE(NONE, "Number of Msdu's Part of Amsdu: %d",
  2453. pdev->stats.tx.amsdu_cnt);
  2454. DP_TRACE(NONE, "Number of Msdu's With No Msdu Level Aggregation: %d",
  2455. pdev->stats.tx.non_amsdu_cnt);
  2456. }
  2457. /**
  2458. * dp_print_peer_stats():print peer stats
  2459. * @peer: DP_PEER handle
  2460. *
  2461. * return void
  2462. */
  2463. static inline void dp_print_peer_stats(struct dp_peer *peer)
  2464. {
  2465. uint8_t i, pkt_type;
  2466. char mcs[DOT11_MAX][DP_MCS_LENGTH];
  2467. uint32_t index;
  2468. char nss[DP_NSS_LENGTH];
  2469. char mcs_rx[DP_MCS_LENGTH];
  2470. DP_TRACE(NONE, "Node Tx Stats:\n");
  2471. DP_TRACE(NONE, "Total Packet Completions %d",
  2472. peer->stats.tx.comp_pkt.num);
  2473. DP_TRACE(NONE, "Total Bytes Completions %d",
  2474. peer->stats.tx.comp_pkt.bytes);
  2475. DP_TRACE(NONE, "Success Packets %d",
  2476. peer->stats.tx.tx_success.num);
  2477. DP_TRACE(NONE, "Success Bytes %d",
  2478. peer->stats.tx.tx_success.bytes);
  2479. DP_TRACE(NONE, "Packets Failed %d",
  2480. peer->stats.tx.tx_failed);
  2481. DP_TRACE(NONE, "Packets In OFDMA %d",
  2482. peer->stats.tx.ofdma);
  2483. DP_TRACE(NONE, "Packets In STBC %d",
  2484. peer->stats.tx.stbc);
  2485. DP_TRACE(NONE, "Packets In LDPC %d",
  2486. peer->stats.tx.ldpc);
  2487. DP_TRACE(NONE, "Packet Retries %d",
  2488. peer->stats.tx.retries);
  2489. DP_TRACE(NONE, "Msdu's Not Part of Ampdu %d",
  2490. peer->stats.tx.non_amsdu_cnt);
  2491. DP_TRACE(NONE, "Mpdu's Part of Ampdu %d",
  2492. peer->stats.tx.amsdu_cnt);
  2493. DP_TRACE(NONE, "Last Packet RSSI %d",
  2494. peer->stats.tx.last_ack_rssi);
  2495. DP_TRACE(NONE, "Dropped At Host: Due To DMA Map Error %d",
  2496. peer->stats.tx.dropped.dma_map_error);
  2497. DP_TRACE(NONE, "Dropped At Host: Due To Ring Full %d",
  2498. peer->stats.tx.dropped.ring_full);
  2499. DP_TRACE(NONE, "Dropped At FW: FW Discard %d",
  2500. peer->stats.tx.dropped.fw_discard);
  2501. DP_TRACE(NONE, "Dropped At FW: FW Discard Retired %d",
  2502. peer->stats.tx.dropped.fw_discard_retired);
  2503. DP_TRACE(NONE, "Dropped At FW: FW Discard Untransmitted %d",
  2504. peer->stats.tx.dropped.fw_discard_untransmitted);
  2505. DP_TRACE(NONE, "Dropped : Mpdu Age Out %d",
  2506. peer->stats.tx.dropped.mpdu_age_out);
  2507. DP_TRACE(NONE, "Dropped : FW Discard Reason1 %d",
  2508. peer->stats.tx.dropped.fw_discard_reason1);
  2509. DP_TRACE(NONE, "Dropped : FW Discard Reason2 %d",
  2510. peer->stats.tx.dropped.fw_discard_reason2);
  2511. DP_TRACE(NONE, "Dropped : FW Discard Reason3 %d",
  2512. peer->stats.tx.dropped.fw_discard_reason3);
  2513. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  2514. index = 0;
  2515. for (i = 0; i < MAX_MCS; i++) {
  2516. index += qdf_snprint(&mcs[pkt_type][index],
  2517. DP_MCS_LENGTH - index,
  2518. " %d ",
  2519. peer->stats.tx.pkt_type[pkt_type].
  2520. mcs_count[i]);
  2521. }
  2522. }
  2523. DP_TRACE(NONE, "Packet Type 11A MCS(0-7):%s",
  2524. mcs[0]);
  2525. DP_TRACE(NONE, "Packet Type 11A MCS Invalid = %d",
  2526. peer->stats.tx.pkt_type[DOT11_A].mcs_count[MAX_MCS]);
  2527. DP_TRACE(NONE, "Packet Type 11B MCS(0-6):%s",
  2528. mcs[1]);
  2529. DP_TRACE(NONE, "Packet Type 11B MCS Invalid = %d",
  2530. peer->stats.tx.pkt_type[DOT11_B].mcs_count[MAX_MCS]);
  2531. DP_TRACE(NONE, "Packet Type 11N MCS(0-7):%s",
  2532. mcs[2]);
  2533. DP_TRACE(NONE, "Packet Type 11N MCS Invalid = %d",
  2534. peer->stats.tx.pkt_type[DOT11_N].mcs_count[MAX_MCS]);
  2535. DP_TRACE(NONE, "Packet Type 11AC MCS(0-9):%s",
  2536. mcs[3]);
  2537. DP_TRACE(NONE, "Packet Type 11AC MCS Invalid = %d",
  2538. peer->stats.tx.pkt_type[DOT11_AC].mcs_count[MAX_MCS]);
  2539. DP_TRACE(NONE, "Packet Type 11AX MCS(0-11):%s",
  2540. mcs[4]);
  2541. DP_TRACE(NONE, "Packet Type 11AX MCS Invalid = %d",
  2542. peer->stats.tx.pkt_type[DOT11_AX].mcs_count[MAX_MCS]);
  2543. DP_TRACE(NONE, "SGI:"
  2544. " 0.8us %d,"
  2545. " 0.4us %d,"
  2546. " 1.6us %d,"
  2547. " 3.2us %d,",
  2548. peer->stats.tx.sgi_count[0],
  2549. peer->stats.tx.sgi_count[1],
  2550. peer->stats.tx.sgi_count[2],
  2551. peer->stats.tx.sgi_count[3]);
  2552. DP_TRACE(NONE, "BW Counts: 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  2553. peer->stats.tx.bw[0], peer->stats.tx.bw[1],
  2554. peer->stats.tx.bw[2], peer->stats.tx.bw[3]);
  2555. DP_TRACE(NONE, "Aggregation:\n");
  2556. DP_TRACE(NONE, "Number of Msdu's Part of Amsdu: %d",
  2557. peer->stats.tx.amsdu_cnt);
  2558. DP_TRACE(NONE, "Number of Msdu's With No Msdu Level Aggregation: %d",
  2559. peer->stats.tx.non_amsdu_cnt);
  2560. DP_TRACE(NONE, "Node Rx Stats:\n");
  2561. DP_TRACE(NONE, "Packets Sent To Stack %d",
  2562. peer->stats.rx.to_stack.num);
  2563. DP_TRACE(NONE, "Bytes Sent To Stack %d",
  2564. peer->stats.rx.to_stack.bytes);
  2565. DP_TRACE(NONE, "Packets Received %d", peer->stats.rx.rcvd_reo.num);
  2566. DP_TRACE(NONE, "Bytes Received %d", peer->stats.rx.rcvd_reo.bytes);
  2567. DP_TRACE(NONE, "Unicast Packets Received %d",
  2568. peer->stats.rx.unicast.num);
  2569. DP_TRACE(NONE, "Unicast Bytes Received %d",
  2570. peer->stats.rx.unicast.bytes);
  2571. DP_TRACE(NONE, "Multicast Packets Received %d",
  2572. peer->stats.rx.multicast.num);
  2573. DP_TRACE(NONE, "Multicast Bytes Received %d",
  2574. peer->stats.rx.multicast.bytes);
  2575. DP_TRACE(NONE, "WDS Packets Received %d",
  2576. peer->stats.rx.wds.num);
  2577. DP_TRACE(NONE, "WDS Bytes Received %d",
  2578. peer->stats.rx.wds.bytes);
  2579. DP_TRACE(NONE, "Intra BSS Packets Received %d",
  2580. peer->stats.rx.intra_bss.num);
  2581. DP_TRACE(NONE, "Intra BSS Bytes Received %d",
  2582. peer->stats.rx.intra_bss.bytes);
  2583. DP_TRACE(NONE, "Raw Packets Received %d",
  2584. peer->stats.rx.raw.num);
  2585. DP_TRACE(NONE, "Raw Bytes Received %d",
  2586. peer->stats.rx.raw.bytes);
  2587. DP_TRACE(NONE, "Errors: MIC Errors %d",
  2588. peer->stats.rx.err.mic_err);
  2589. DP_TRACE(NONE, "Erros: Decryption Errors %d",
  2590. peer->stats.rx.err.decrypt_err);
  2591. DP_TRACE(NONE, "Msdu's Received As Part of Ampdu %d",
  2592. peer->stats.rx.non_ampdu_cnt);
  2593. DP_TRACE(NONE, "Msdu's Recived As Ampdu %d", peer->stats.rx.ampdu_cnt);
  2594. DP_TRACE(NONE, "Msdu's Received Not Part of Amsdu's %d",
  2595. peer->stats.rx.non_amsdu_cnt);
  2596. DP_TRACE(NONE, "MSDUs Received As Part of Amsdu %d",
  2597. peer->stats.rx.amsdu_cnt);
  2598. DP_TRACE(NONE, "SGI:"
  2599. " 0.8us %d,"
  2600. " 0.4us %d,"
  2601. " 1.6us %d,"
  2602. " 3.2us %d,",
  2603. peer->stats.rx.sgi_count[0],
  2604. peer->stats.rx.sgi_count[1],
  2605. peer->stats.rx.sgi_count[2],
  2606. peer->stats.rx.sgi_count[3]);
  2607. DP_TRACE(NONE, "BW Counts: 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  2608. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  2609. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  2610. DP_TRACE(NONE, "Reception Type:"
  2611. " SU %d,"
  2612. " MU_MIMO %d,"
  2613. " MU_OFDMA %d,"
  2614. " MU_OFDMA_MIMO %d",
  2615. peer->stats.rx.reception_type[0],
  2616. peer->stats.rx.reception_type[1],
  2617. peer->stats.rx.reception_type[2],
  2618. peer->stats.rx.reception_type[3]);
  2619. index = 0;
  2620. for (i = 0; i < MAX_MCS; i++) {
  2621. index += qdf_snprint(&mcs_rx[index], DP_MCS_LENGTH - index,
  2622. " %d,", peer->stats.rx.mcs_count[i]);
  2623. }
  2624. DP_TRACE(NONE, "MCS(0-11):%s",
  2625. mcs_rx);
  2626. index = 0;
  2627. for (i = 0; i < SS_COUNT; i++) {
  2628. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  2629. " %d,", peer->stats.rx.nss[i]);
  2630. }
  2631. DP_TRACE(NONE, "NSS(0-7):%s",
  2632. nss);
  2633. DP_TRACE(NONE, "Aggregation:\n");
  2634. DP_TRACE(NONE, "Number of Msdu's Part of Ampdu = %d",
  2635. peer->stats.rx.ampdu_cnt);
  2636. DP_TRACE(NONE, "Number of Msdu's With No Mpdu Level Aggregation : %d",
  2637. peer->stats.rx.non_ampdu_cnt);
  2638. DP_TRACE(NONE, "Number of Msdu's Part of Amsdu: %d",
  2639. peer->stats.rx.amsdu_cnt);
  2640. DP_TRACE(NONE, "Number of Msdu's With No Msdu Level Aggregation: %d",
  2641. peer->stats.rx.non_amsdu_cnt);
  2642. }
  2643. /**
  2644. * dp_print_host_stats()- Function to print the stats aggregated at host
  2645. * @vdev_handle: DP_VDEV handle
  2646. * @req: ol_txrx_stats_req
  2647. * @type: host stats type
  2648. *
  2649. * Available Stat types
  2650. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  2651. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  2652. * TXRX_TX_HOST_STATS: Print Tx Stats
  2653. * TXRX_RX_HOST_STATS: Print Rx Stats
  2654. * TXRX_CLEAR_STATS : Clear the stats
  2655. *
  2656. * Return: 0 on success, print error message in case of failure
  2657. */
  2658. static int
  2659. dp_print_host_stats(struct cdp_vdev *vdev_handle, struct ol_txrx_stats_req *req,
  2660. enum cdp_host_txrx_stats type)
  2661. {
  2662. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2663. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  2664. dp_aggregate_pdev_stats(pdev);
  2665. switch (type) {
  2666. case TXRX_RX_RATE_STATS:
  2667. dp_print_rx_rates(vdev);
  2668. break;
  2669. case TXRX_TX_RATE_STATS:
  2670. dp_print_tx_rates(vdev);
  2671. break;
  2672. case TXRX_TX_HOST_STATS:
  2673. dp_print_pdev_tx_stats(pdev);
  2674. dp_print_soc_tx_stats(pdev->soc);
  2675. break;
  2676. case TXRX_RX_HOST_STATS:
  2677. dp_print_pdev_rx_stats(pdev);
  2678. dp_print_soc_rx_stats(pdev->soc);
  2679. break;
  2680. case TXRX_CLEAR_STATS:
  2681. dp_txrx_host_stats_clr(vdev);
  2682. break;
  2683. default:
  2684. DP_TRACE(NONE, "Wrong Input For TxRx Host Stats");
  2685. break;
  2686. }
  2687. return 0;
  2688. }
  2689. /*
  2690. * dp_get_peer_stats()- function to print peer stats
  2691. * @pdev_handle: DP_PDEV handle
  2692. * @mac_addr: mac address of the peer
  2693. *
  2694. * Return: void
  2695. */
  2696. static void
  2697. dp_get_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  2698. {
  2699. struct dp_peer *peer;
  2700. uint8_t local_id;
  2701. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  2702. &local_id);
  2703. dp_print_peer_stats(peer);
  2704. return;
  2705. }
  2706. /*
  2707. * dp_set_vdev_param: function to set parameters in vdev
  2708. * @param: parameter type to be set
  2709. * @val: value of parameter to be set
  2710. *
  2711. * return: void
  2712. */
  2713. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  2714. enum cdp_vdev_param_type param, uint32_t val)
  2715. {
  2716. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2717. switch (param) {
  2718. case CDP_ENABLE_WDS:
  2719. vdev->wds_enabled = val;
  2720. break;
  2721. case CDP_ENABLE_NAWDS:
  2722. vdev->nawds_enabled = val;
  2723. case CDP_ENABLE_MCAST_EN:
  2724. vdev->mcast_enhancement_en = val;
  2725. break;
  2726. case CDP_ENABLE_PROXYSTA:
  2727. vdev->proxysta_vdev = val;
  2728. break;
  2729. default:
  2730. break;
  2731. }
  2732. dp_tx_vdev_update_search_flags(vdev);
  2733. }
  2734. /**
  2735. * dp_peer_set_nawds: set nawds bit in peer
  2736. * @peer_handle: pointer to peer
  2737. * @value: enable/disable nawds
  2738. *
  2739. * return: void
  2740. */
  2741. static void dp_peer_set_nawds(void *peer_handle, uint8_t value)
  2742. {
  2743. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  2744. peer->nawds_enabled = value;
  2745. }
  2746. /*
  2747. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  2748. * @vdev_handle: DP_VDEV handle
  2749. * @map_id:ID of map that needs to be updated
  2750. *
  2751. * Return: void
  2752. */
  2753. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  2754. uint8_t map_id)
  2755. {
  2756. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2757. vdev->dscp_tid_map_id = map_id;
  2758. return;
  2759. }
  2760. /**
  2761. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  2762. * @pdev: DP_PDEV handle
  2763. * @map_id: ID of map that needs to be updated
  2764. * @tos: index value in map
  2765. * @tid: tid value passed by the user
  2766. *
  2767. * Return: void
  2768. */
  2769. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  2770. uint8_t map_id, uint8_t tos, uint8_t tid)
  2771. {
  2772. uint8_t dscp;
  2773. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  2774. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  2775. pdev->dscp_tid_map[map_id][dscp] = tid;
  2776. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  2777. map_id, dscp);
  2778. return;
  2779. }
  2780. /*
  2781. * dp_txrx_stats() - function to map to firmware and host stats
  2782. * @vdev: virtual handle
  2783. * @req: statistics request handle
  2784. * @stats: type of statistics requested
  2785. *
  2786. * Return: integer
  2787. */
  2788. static int dp_txrx_stats(struct cdp_vdev *vdev,
  2789. struct ol_txrx_stats_req *req, enum cdp_stats stats)
  2790. {
  2791. int host_stats;
  2792. int fw_stats;
  2793. if (stats >= CDP_TXRX_MAX_STATS)
  2794. return 0;
  2795. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  2796. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  2797. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2798. "stats: %u fw_stats_type: %d host_stats_type: %d",
  2799. stats, fw_stats, host_stats);
  2800. /* TODO: Firmware Mapping not implemented */
  2801. if (host_stats != TXRX_HOST_STATS_INVALID)
  2802. return dp_print_host_stats(vdev, req, host_stats);
  2803. return 0;
  2804. }
  2805. /*
  2806. * dp_txrx_path_stats() - Function to display dump stats
  2807. * @soc - soc handle
  2808. *
  2809. * return: none
  2810. */
  2811. static void dp_txrx_path_stats(struct dp_soc *soc)
  2812. {
  2813. uint8_t error_code;
  2814. uint8_t loop_pdev;
  2815. struct dp_pdev *pdev;
  2816. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  2817. pdev = soc->pdev_list[loop_pdev];
  2818. dp_aggregate_pdev_stats(pdev);
  2819. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2820. "Tx path Statistics:");
  2821. DP_TRACE(NONE, "from stack: %u msdus (%u bytes)",
  2822. pdev->stats.tx_i.rcvd.num,
  2823. pdev->stats.tx_i.rcvd.bytes);
  2824. DP_TRACE(NONE, "processed from host: %u msdus (%u bytes)",
  2825. pdev->stats.tx_i.processed.num,
  2826. pdev->stats.tx_i.processed.bytes);
  2827. DP_TRACE(NONE, "successfully transmitted: %u msdus (%u bytes)",
  2828. pdev->stats.tx.tx_success.num,
  2829. pdev->stats.tx.tx_success.bytes);
  2830. DP_TRACE(NONE, "Dropped in host:");
  2831. DP_TRACE(NONE, "Total packets dropped: %u,",
  2832. pdev->stats.tx_i.dropped.dropped_pkt.num);
  2833. DP_TRACE(NONE, "Descriptor not available: %u",
  2834. pdev->stats.tx_i.dropped.desc_na);
  2835. DP_TRACE(NONE, "Ring full: %u",
  2836. pdev->stats.tx_i.dropped.ring_full);
  2837. DP_TRACE(NONE, "Enqueue fail: %u",
  2838. pdev->stats.tx_i.dropped.enqueue_fail);
  2839. DP_TRACE(NONE, "DMA Error: %u",
  2840. pdev->stats.tx_i.dropped.dma_error);
  2841. DP_TRACE(NONE, "Dropped in hardware:");
  2842. DP_TRACE(NONE, "total packets dropped: %u",
  2843. pdev->stats.tx.tx_failed);
  2844. DP_TRACE(NONE, "mpdu age out: %u",
  2845. pdev->stats.tx.dropped.mpdu_age_out);
  2846. DP_TRACE(NONE, "firmware discard reason1: %u",
  2847. pdev->stats.tx.dropped.fw_discard_reason1);
  2848. DP_TRACE(NONE, "firmware discard reason2: %u",
  2849. pdev->stats.tx.dropped.fw_discard_reason2);
  2850. DP_TRACE(NONE, "firmware discard reason3: %u",
  2851. pdev->stats.tx.dropped.fw_discard_reason3);
  2852. DP_TRACE(NONE, "peer_invalid: %u",
  2853. pdev->soc->stats.tx.tx_invalid_peer.num);
  2854. DP_TRACE(NONE, "Tx packets sent per interrupt:");
  2855. DP_TRACE(NONE, "Single Packet: %u",
  2856. pdev->stats.tx_comp_histogram.pkts_1);
  2857. DP_TRACE(NONE, "2-20 Packets: %u",
  2858. pdev->stats.tx_comp_histogram.pkts_2_20);
  2859. DP_TRACE(NONE, "21-40 Packets: %u",
  2860. pdev->stats.tx_comp_histogram.pkts_21_40);
  2861. DP_TRACE(NONE, "41-60 Packets: %u",
  2862. pdev->stats.tx_comp_histogram.pkts_41_60);
  2863. DP_TRACE(NONE, "61-80 Packets: %u",
  2864. pdev->stats.tx_comp_histogram.pkts_61_80);
  2865. DP_TRACE(NONE, "81-100 Packets: %u",
  2866. pdev->stats.tx_comp_histogram.pkts_81_100);
  2867. DP_TRACE(NONE, "101-200 Packets: %u",
  2868. pdev->stats.tx_comp_histogram.pkts_101_200);
  2869. DP_TRACE(NONE, " 201+ Packets: %u",
  2870. pdev->stats.tx_comp_histogram.pkts_201_plus);
  2871. DP_TRACE(NONE, "Rx path statistics");
  2872. DP_TRACE(NONE, "delivered %u msdus ( %u bytes),",
  2873. pdev->stats.rx.to_stack.num,
  2874. pdev->stats.rx.to_stack.bytes);
  2875. DP_TRACE(NONE, "received on reo %u msdus ( %u bytes),",
  2876. pdev->stats.rx.rcvd_reo.num,
  2877. pdev->stats.rx.rcvd_reo.bytes);
  2878. DP_TRACE(NONE, "intra-bss packets %u msdus ( %u bytes),",
  2879. pdev->stats.rx.intra_bss.num,
  2880. pdev->stats.rx.intra_bss.bytes);
  2881. DP_TRACE(NONE, "raw packets %u msdus ( %u bytes),",
  2882. pdev->stats.rx.raw.num,
  2883. pdev->stats.rx.raw.bytes);
  2884. DP_TRACE(NONE, "dropped: error %u msdus",
  2885. pdev->stats.rx.err.mic_err);
  2886. DP_TRACE(NONE, "peer invalid %u",
  2887. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  2888. DP_TRACE(NONE, "Reo Statistics");
  2889. DP_TRACE(NONE, "rbm error: %u msdus",
  2890. pdev->soc->stats.rx.err.invalid_rbm);
  2891. DP_TRACE(NONE, "hal ring access fail: %u msdus",
  2892. pdev->soc->stats.rx.err.hal_ring_access_fail);
  2893. DP_TRACE(NONE, "Reo errors");
  2894. for (error_code = 0; error_code < REO_ERROR_TYPE_MAX;
  2895. error_code++) {
  2896. DP_TRACE(NONE, "Reo error number (%u): %u msdus",
  2897. error_code,
  2898. pdev->soc->stats.rx.err.reo_error[error_code]);
  2899. }
  2900. for (error_code = 0; error_code < MAX_RXDMA_ERRORS;
  2901. error_code++) {
  2902. DP_TRACE(NONE, "Rxdma error number (%u): %u msdus",
  2903. error_code,
  2904. pdev->soc->stats.rx.err
  2905. .rxdma_error[error_code]);
  2906. }
  2907. DP_TRACE(NONE, "Rx packets reaped per interrupt:");
  2908. DP_TRACE(NONE, "Single Packet: %u",
  2909. pdev->stats.rx_ind_histogram.pkts_1);
  2910. DP_TRACE(NONE, "2-20 Packets: %u",
  2911. pdev->stats.rx_ind_histogram.pkts_2_20);
  2912. DP_TRACE(NONE, "21-40 Packets: %u",
  2913. pdev->stats.rx_ind_histogram.pkts_21_40);
  2914. DP_TRACE(NONE, "41-60 Packets: %u",
  2915. pdev->stats.rx_ind_histogram.pkts_41_60);
  2916. DP_TRACE(NONE, "61-80 Packets: %u",
  2917. pdev->stats.rx_ind_histogram.pkts_61_80);
  2918. DP_TRACE(NONE, "81-100 Packets: %u",
  2919. pdev->stats.rx_ind_histogram.pkts_81_100);
  2920. DP_TRACE(NONE, "101-200 Packets: %u",
  2921. pdev->stats.rx_ind_histogram.pkts_101_200);
  2922. DP_TRACE(NONE, " 201+ Packets: %u",
  2923. pdev->stats.rx_ind_histogram.pkts_201_plus);
  2924. }
  2925. }
  2926. /*
  2927. * dp_txrx_dump_stats() - Dump statistics
  2928. * @value - Statistics option
  2929. */
  2930. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value)
  2931. {
  2932. struct dp_soc *soc =
  2933. (struct dp_soc *)psoc;
  2934. QDF_STATUS status = QDF_STATUS_SUCCESS;
  2935. if (!soc) {
  2936. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2937. "%s: soc is NULL", __func__);
  2938. return QDF_STATUS_E_INVAL;
  2939. }
  2940. switch (value) {
  2941. case CDP_TXRX_PATH_STATS:
  2942. dp_txrx_path_stats(soc);
  2943. break;
  2944. case CDP_TXRX_TSO_STATS:
  2945. /* TODO: NOT IMPLEMENTED */
  2946. break;
  2947. case CDP_DUMP_TX_FLOW_POOL_INFO:
  2948. /* TODO: NOT IMPLEMENTED */
  2949. break;
  2950. case CDP_TXRX_DESC_STATS:
  2951. /* TODO: NOT IMPLEMENTED */
  2952. break;
  2953. default:
  2954. status = QDF_STATUS_E_INVAL;
  2955. break;
  2956. }
  2957. return status;
  2958. }
  2959. static struct cdp_wds_ops dp_ops_wds = {
  2960. .vdev_set_wds = dp_vdev_set_wds,
  2961. };
  2962. static struct cdp_cmn_ops dp_ops_cmn = {
  2963. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  2964. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  2965. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  2966. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  2967. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  2968. .txrx_peer_create = dp_peer_create_wifi3,
  2969. .txrx_peer_setup = dp_peer_setup_wifi3,
  2970. .txrx_peer_teardown = NULL,
  2971. .txrx_peer_delete = dp_peer_delete_wifi3,
  2972. .txrx_vdev_register = dp_vdev_register_wifi3,
  2973. .txrx_soc_detach = dp_soc_detach_wifi3,
  2974. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  2975. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  2976. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  2977. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  2978. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  2979. .delba_process = dp_delba_process_wifi3,
  2980. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  2981. .flush_cache_rx_queue = NULL,
  2982. /* TODO: get API's for dscp-tid need to be added*/
  2983. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  2984. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  2985. .txrx_stats = dp_txrx_stats,
  2986. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  2987. .display_stats = dp_txrx_dump_stats,
  2988. /* TODO: Add other functions */
  2989. };
  2990. static struct cdp_ctrl_ops dp_ops_ctrl = {
  2991. .txrx_peer_authorize = dp_peer_authorize,
  2992. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  2993. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  2994. #ifdef MESH_MODE_SUPPORT
  2995. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  2996. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  2997. #endif
  2998. .txrx_set_vdev_param = dp_set_vdev_param,
  2999. .txrx_peer_set_nawds = dp_peer_set_nawds,
  3000. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  3001. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  3002. /* TODO: Add other functions */
  3003. };
  3004. static struct cdp_me_ops dp_ops_me = {
  3005. #ifdef ATH_SUPPORT_IQUE
  3006. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  3007. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  3008. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  3009. #endif
  3010. };
  3011. static struct cdp_mon_ops dp_ops_mon = {
  3012. .txrx_monitor_set_filter_ucast_data = NULL,
  3013. .txrx_monitor_set_filter_mcast_data = NULL,
  3014. .txrx_monitor_set_filter_non_data = NULL,
  3015. .txrx_monitor_get_filter_ucast_data = NULL,
  3016. .txrx_monitor_get_filter_mcast_data = NULL,
  3017. .txrx_monitor_get_filter_non_data = NULL,
  3018. .txrx_reset_monitor_mode = NULL,
  3019. };
  3020. static struct cdp_host_stats_ops dp_ops_host_stats = {
  3021. .txrx_host_stats_get = dp_print_host_stats,
  3022. .txrx_per_peer_stats = dp_get_peer_stats,
  3023. /* TODO */
  3024. };
  3025. static struct cdp_raw_ops dp_ops_raw = {
  3026. /* TODO */
  3027. };
  3028. #ifdef CONFIG_WIN
  3029. static struct cdp_pflow_ops dp_ops_pflow = {
  3030. /* TODO */
  3031. };
  3032. #endif /* CONFIG_WIN */
  3033. #ifndef CONFIG_WIN
  3034. static struct cdp_misc_ops dp_ops_misc = {
  3035. .get_opmode = dp_get_opmode,
  3036. };
  3037. static struct cdp_flowctl_ops dp_ops_flowctl = {
  3038. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  3039. };
  3040. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  3041. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  3042. };
  3043. static struct cdp_ipa_ops dp_ops_ipa = {
  3044. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  3045. };
  3046. static struct cdp_lro_ops dp_ops_lro = {
  3047. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  3048. };
  3049. /**
  3050. * dp_dummy_bus_suspend() - dummy bus suspend op
  3051. *
  3052. * FIXME - This is a placeholder for the actual logic!
  3053. *
  3054. * Return: QDF_STATUS_SUCCESS
  3055. */
  3056. inline QDF_STATUS dp_dummy_bus_suspend(void)
  3057. {
  3058. return QDF_STATUS_SUCCESS;
  3059. }
  3060. /**
  3061. * dp_dummy_bus_resume() - dummy bus resume
  3062. *
  3063. * FIXME - This is a placeholder for the actual logic!
  3064. *
  3065. * Return: QDF_STATUS_SUCCESS
  3066. */
  3067. inline QDF_STATUS dp_dummy_bus_resume(void)
  3068. {
  3069. return QDF_STATUS_SUCCESS;
  3070. }
  3071. static struct cdp_bus_ops dp_ops_bus = {
  3072. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  3073. .bus_suspend = dp_dummy_bus_suspend,
  3074. .bus_resume = dp_dummy_bus_resume
  3075. };
  3076. static struct cdp_ocb_ops dp_ops_ocb = {
  3077. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  3078. };
  3079. static struct cdp_throttle_ops dp_ops_throttle = {
  3080. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  3081. };
  3082. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  3083. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  3084. };
  3085. static struct cdp_cfg_ops dp_ops_cfg = {
  3086. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  3087. };
  3088. static struct cdp_peer_ops dp_ops_peer = {
  3089. .register_peer = dp_register_peer,
  3090. .clear_peer = dp_clear_peer,
  3091. .find_peer_by_addr = dp_find_peer_by_addr,
  3092. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  3093. .local_peer_id = dp_local_peer_id,
  3094. .peer_find_by_local_id = dp_peer_find_by_local_id,
  3095. .peer_state_update = dp_peer_state_update,
  3096. .get_vdevid = dp_get_vdevid,
  3097. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  3098. .get_vdev_for_peer = dp_get_vdev_for_peer,
  3099. .get_peer_state = dp_get_peer_state,
  3100. .last_assoc_received = dp_get_last_assoc_received,
  3101. .last_disassoc_received = dp_get_last_disassoc_received,
  3102. .last_deauth_received = dp_get_last_deauth_received,
  3103. };
  3104. #endif
  3105. static struct cdp_ops dp_txrx_ops = {
  3106. .cmn_drv_ops = &dp_ops_cmn,
  3107. .ctrl_ops = &dp_ops_ctrl,
  3108. .me_ops = &dp_ops_me,
  3109. .mon_ops = &dp_ops_mon,
  3110. .host_stats_ops = &dp_ops_host_stats,
  3111. .wds_ops = &dp_ops_wds,
  3112. .raw_ops = &dp_ops_raw,
  3113. #ifdef CONFIG_WIN
  3114. .pflow_ops = &dp_ops_pflow,
  3115. #endif /* CONFIG_WIN */
  3116. #ifndef CONFIG_WIN
  3117. .misc_ops = &dp_ops_misc,
  3118. .cfg_ops = &dp_ops_cfg,
  3119. .flowctl_ops = &dp_ops_flowctl,
  3120. .l_flowctl_ops = &dp_ops_l_flowctl,
  3121. .ipa_ops = &dp_ops_ipa,
  3122. .lro_ops = &dp_ops_lro,
  3123. .bus_ops = &dp_ops_bus,
  3124. .ocb_ops = &dp_ops_ocb,
  3125. .peer_ops = &dp_ops_peer,
  3126. .throttle_ops = &dp_ops_throttle,
  3127. .mob_stats_ops = &dp_ops_mob_stats,
  3128. #endif
  3129. };
  3130. /*
  3131. * dp_soc_attach_wifi3() - Attach txrx SOC
  3132. * @osif_soc: Opaque SOC handle from OSIF/HDD
  3133. * @htc_handle: Opaque HTC handle
  3134. * @hif_handle: Opaque HIF handle
  3135. * @qdf_osdev: QDF device
  3136. *
  3137. * Return: DP SOC handle on success, NULL on failure
  3138. */
  3139. /*
  3140. * Local prototype added to temporarily address warning caused by
  3141. * -Wmissing-prototypes. A more correct solution, namely to expose
  3142. * a prototype in an appropriate header file, will come later.
  3143. */
  3144. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  3145. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  3146. struct ol_if_ops *ol_ops, struct wlan_objmgr_psoc *psoc);
  3147. void *dp_soc_attach_wifi3(void *osif_soc, void *hif_handle,
  3148. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  3149. struct ol_if_ops *ol_ops, struct wlan_objmgr_psoc *psoc)
  3150. {
  3151. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  3152. if (!soc) {
  3153. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3154. FL("DP SOC memory allocation failed"));
  3155. goto fail0;
  3156. }
  3157. soc->cdp_soc.ops = &dp_txrx_ops;
  3158. soc->cdp_soc.ol_ops = ol_ops;
  3159. soc->osif_soc = osif_soc;
  3160. soc->osdev = qdf_osdev;
  3161. soc->hif_handle = hif_handle;
  3162. soc->psoc = psoc;
  3163. soc->hal_soc = hif_get_hal_handle(hif_handle);
  3164. soc->htt_handle = htt_soc_attach(soc, osif_soc, htc_handle,
  3165. soc->hal_soc, qdf_osdev);
  3166. if (!soc->htt_handle) {
  3167. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3168. FL("HTT attach failed"));
  3169. goto fail1;
  3170. }
  3171. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  3172. if (!soc->wlan_cfg_ctx) {
  3173. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3174. FL("wlan_cfg_soc_attach failed"));
  3175. goto fail2;
  3176. }
  3177. qdf_spinlock_create(&soc->peer_ref_mutex);
  3178. if (dp_soc_interrupt_attach(soc) != QDF_STATUS_SUCCESS) {
  3179. goto fail2;
  3180. }
  3181. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  3182. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  3183. return (void *)soc;
  3184. fail2:
  3185. htt_soc_detach(soc->htt_handle);
  3186. fail1:
  3187. qdf_mem_free(soc);
  3188. fail0:
  3189. return NULL;
  3190. }