dp_main.c 198 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_api.h>
  24. #include <hif.h>
  25. #include <htt.h>
  26. #include <wdi_event.h>
  27. #include <queue.h>
  28. #include "dp_htt.h"
  29. #include "dp_types.h"
  30. #include "dp_internal.h"
  31. #include "dp_tx.h"
  32. #include "dp_tx_desc.h"
  33. #include "dp_rx.h"
  34. #include <cdp_txrx_handle.h>
  35. #include <wlan_cfg.h>
  36. #include "cdp_txrx_cmn_struct.h"
  37. #include "cdp_txrx_stats_struct.h"
  38. #include <qdf_util.h>
  39. #include "dp_peer.h"
  40. #include "dp_rx_mon.h"
  41. #include "htt_stats.h"
  42. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  43. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  44. #include "cdp_txrx_flow_ctrl_v2.h"
  45. #else
  46. static inline void
  47. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  48. {
  49. return;
  50. }
  51. #endif
  52. #include "dp_ipa.h"
  53. #ifdef CONFIG_MCL
  54. static void dp_service_mon_rings(void *arg);
  55. #ifndef REMOVE_PKT_LOG
  56. #include <pktlog_ac_api.h>
  57. #include <pktlog_ac.h>
  58. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn);
  59. #endif
  60. #endif
  61. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  62. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  63. uint8_t *peer_mac_addr);
  64. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  65. #define DP_INTR_POLL_TIMER_MS 10
  66. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  67. #define DP_MCS_LENGTH (6*MAX_MCS)
  68. #define DP_NSS_LENGTH (6*SS_COUNT)
  69. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  70. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  71. #define DP_MAX_MCS_STRING_LEN 30
  72. #define DP_CURR_FW_STATS_AVAIL 19
  73. #define DP_HTT_DBG_EXT_STATS_MAX 256
  74. #define DP_MAX_SLEEP_TIME 100
  75. #ifdef IPA_OFFLOAD
  76. /* Exclude IPA rings from the interrupt context */
  77. #define TX_RING_MASK_VAL 0xb
  78. #define RX_RING_MASK_VAL 0x7
  79. #else
  80. #define TX_RING_MASK_VAL 0xF
  81. #define RX_RING_MASK_VAL 0xF
  82. #endif
  83. bool rx_hash = 1;
  84. qdf_declare_param(rx_hash, bool);
  85. #define STR_MAXLEN 64
  86. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  87. /* PPDU stats mask sent to FW to enable enhanced stats */
  88. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  89. /* PPDU stats mask sent to FW to support debug sniffer feature */
  90. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  91. /**
  92. * default_dscp_tid_map - Default DSCP-TID mapping
  93. *
  94. * DSCP TID AC
  95. * 000000 0 WME_AC_BE
  96. * 001000 1 WME_AC_BK
  97. * 010000 1 WME_AC_BK
  98. * 011000 0 WME_AC_BE
  99. * 100000 5 WME_AC_VI
  100. * 101000 5 WME_AC_VI
  101. * 110000 6 WME_AC_VO
  102. * 111000 6 WME_AC_VO
  103. */
  104. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  105. 0, 0, 0, 0, 0, 0, 0, 0,
  106. 1, 1, 1, 1, 1, 1, 1, 1,
  107. 1, 1, 1, 1, 1, 1, 1, 1,
  108. 0, 0, 0, 0, 0, 0, 0, 0,
  109. 5, 5, 5, 5, 5, 5, 5, 5,
  110. 5, 5, 5, 5, 5, 5, 5, 5,
  111. 6, 6, 6, 6, 6, 6, 6, 6,
  112. 6, 6, 6, 6, 6, 6, 6, 6,
  113. };
  114. /*
  115. * struct dp_rate_debug
  116. *
  117. * @mcs_type: print string for a given mcs
  118. * @valid: valid mcs rate?
  119. */
  120. struct dp_rate_debug {
  121. char mcs_type[DP_MAX_MCS_STRING_LEN];
  122. uint8_t valid;
  123. };
  124. #define MCS_VALID 1
  125. #define MCS_INVALID 0
  126. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  127. {
  128. {"OFDM 48 Mbps", MCS_VALID},
  129. {"OFDM 24 Mbps", MCS_VALID},
  130. {"OFDM 12 Mbps", MCS_VALID},
  131. {"OFDM 6 Mbps ", MCS_VALID},
  132. {"OFDM 54 Mbps", MCS_VALID},
  133. {"OFDM 36 Mbps", MCS_VALID},
  134. {"OFDM 18 Mbps", MCS_VALID},
  135. {"OFDM 9 Mbps ", MCS_VALID},
  136. {"INVALID ", MCS_INVALID},
  137. {"INVALID ", MCS_INVALID},
  138. {"INVALID ", MCS_INVALID},
  139. {"INVALID ", MCS_INVALID},
  140. {"INVALID ", MCS_VALID},
  141. },
  142. {
  143. {"CCK 11 Mbps Long ", MCS_VALID},
  144. {"CCK 5.5 Mbps Long ", MCS_VALID},
  145. {"CCK 2 Mbps Long ", MCS_VALID},
  146. {"CCK 1 Mbps Long ", MCS_VALID},
  147. {"CCK 11 Mbps Short ", MCS_VALID},
  148. {"CCK 5.5 Mbps Short", MCS_VALID},
  149. {"CCK 2 Mbps Short ", MCS_VALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_INVALID},
  153. {"INVALID ", MCS_INVALID},
  154. {"INVALID ", MCS_INVALID},
  155. {"INVALID ", MCS_VALID},
  156. },
  157. {
  158. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  159. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  160. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  161. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  162. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  163. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  164. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  165. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_INVALID},
  168. {"INVALID ", MCS_INVALID},
  169. {"INVALID ", MCS_INVALID},
  170. {"INVALID ", MCS_VALID},
  171. },
  172. {
  173. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  174. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  175. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  176. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  177. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  178. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  179. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  180. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  181. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  182. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  183. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  184. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  185. {"INVALID ", MCS_VALID},
  186. },
  187. {
  188. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  189. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  190. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  191. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  192. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  193. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  194. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  195. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  196. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  197. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  198. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  199. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  200. {"INVALID ", MCS_VALID},
  201. }
  202. };
  203. /**
  204. * @brief Cpu ring map types
  205. */
  206. enum dp_cpu_ring_map_types {
  207. DP_DEFAULT_MAP,
  208. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  209. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  210. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  211. DP_CPU_RING_MAP_MAX
  212. };
  213. /**
  214. * @brief Cpu to tx ring map
  215. */
  216. static uint8_t dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  217. {0x0, 0x1, 0x2, 0x0},
  218. {0x1, 0x2, 0x1, 0x2},
  219. {0x0, 0x2, 0x0, 0x2},
  220. {0x2, 0x2, 0x2, 0x2}
  221. };
  222. /**
  223. * @brief Select the type of statistics
  224. */
  225. enum dp_stats_type {
  226. STATS_FW = 0,
  227. STATS_HOST = 1,
  228. STATS_TYPE_MAX = 2,
  229. };
  230. /**
  231. * @brief General Firmware statistics options
  232. *
  233. */
  234. enum dp_fw_stats {
  235. TXRX_FW_STATS_INVALID = -1,
  236. };
  237. /**
  238. * dp_stats_mapping_table - Firmware and Host statistics
  239. * currently supported
  240. */
  241. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  242. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  243. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  244. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  245. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  246. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  247. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  248. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  249. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  250. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  251. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  252. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  253. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  254. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  255. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  256. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  257. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  258. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  259. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  260. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  261. /* Last ENUM for HTT FW STATS */
  262. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  263. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  264. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  265. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  266. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  267. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  268. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  269. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  270. };
  271. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  272. struct cdp_peer *peer_hdl,
  273. uint8_t *mac_addr,
  274. enum cdp_txrx_ast_entry_type type,
  275. uint32_t flags)
  276. {
  277. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  278. (struct dp_peer *)peer_hdl,
  279. mac_addr,
  280. type,
  281. flags);
  282. }
  283. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  284. void *ast_entry_hdl)
  285. {
  286. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  287. qdf_spin_lock_bh(&soc->ast_lock);
  288. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  289. (struct dp_ast_entry *)ast_entry_hdl);
  290. qdf_spin_unlock_bh(&soc->ast_lock);
  291. }
  292. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  293. struct cdp_peer *peer_hdl,
  294. void *ast_entry_hdl,
  295. uint32_t flags)
  296. {
  297. int status;
  298. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  299. qdf_spin_lock_bh(&soc->ast_lock);
  300. status = dp_peer_update_ast(soc,
  301. (struct dp_peer *)peer_hdl,
  302. (struct dp_ast_entry *)ast_entry_hdl,
  303. flags);
  304. qdf_spin_unlock_bh(&soc->ast_lock);
  305. return status;
  306. }
  307. static void *dp_peer_ast_hash_find_wifi3(struct cdp_soc_t *soc_hdl,
  308. uint8_t *ast_mac_addr)
  309. {
  310. struct dp_ast_entry *ast_entry;
  311. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  312. qdf_spin_lock_bh(&soc->ast_lock);
  313. ast_entry = dp_peer_ast_hash_find(soc, ast_mac_addr);
  314. qdf_spin_unlock_bh(&soc->ast_lock);
  315. return (void *)ast_entry;
  316. }
  317. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  318. void *ast_entry_hdl)
  319. {
  320. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  321. (struct dp_ast_entry *)ast_entry_hdl);
  322. }
  323. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  324. void *ast_entry_hdl)
  325. {
  326. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  327. (struct dp_ast_entry *)ast_entry_hdl);
  328. }
  329. static void dp_peer_ast_set_type_wifi3(
  330. struct cdp_soc_t *soc_hdl,
  331. void *ast_entry_hdl,
  332. enum cdp_txrx_ast_entry_type type)
  333. {
  334. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  335. (struct dp_ast_entry *)ast_entry_hdl,
  336. type);
  337. }
  338. /**
  339. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  340. * @ring_num: ring num of the ring being queried
  341. * @grp_mask: the grp_mask array for the ring type in question.
  342. *
  343. * The grp_mask array is indexed by group number and the bit fields correspond
  344. * to ring numbers. We are finding which interrupt group a ring belongs to.
  345. *
  346. * Return: the index in the grp_mask array with the ring number.
  347. * -QDF_STATUS_E_NOENT if no entry is found
  348. */
  349. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  350. {
  351. int ext_group_num;
  352. int mask = 1 << ring_num;
  353. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  354. ext_group_num++) {
  355. if (mask & grp_mask[ext_group_num])
  356. return ext_group_num;
  357. }
  358. return -QDF_STATUS_E_NOENT;
  359. }
  360. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  361. enum hal_ring_type ring_type,
  362. int ring_num)
  363. {
  364. int *grp_mask;
  365. switch (ring_type) {
  366. case WBM2SW_RELEASE:
  367. /* dp_tx_comp_handler - soc->tx_comp_ring */
  368. if (ring_num < 3)
  369. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  370. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  371. else if (ring_num == 3) {
  372. /* sw treats this as a separate ring type */
  373. grp_mask = &soc->wlan_cfg_ctx->
  374. int_rx_wbm_rel_ring_mask[0];
  375. ring_num = 0;
  376. } else {
  377. qdf_assert(0);
  378. return -QDF_STATUS_E_NOENT;
  379. }
  380. break;
  381. case REO_EXCEPTION:
  382. /* dp_rx_err_process - &soc->reo_exception_ring */
  383. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  384. break;
  385. case REO_DST:
  386. /* dp_rx_process - soc->reo_dest_ring */
  387. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  388. break;
  389. case REO_STATUS:
  390. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  391. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  392. break;
  393. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  394. case RXDMA_MONITOR_STATUS:
  395. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  396. case RXDMA_MONITOR_DST:
  397. /* dp_mon_process */
  398. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  399. break;
  400. case RXDMA_DST:
  401. /* dp_rxdma_err_process */
  402. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  403. break;
  404. case RXDMA_BUF:
  405. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  406. break;
  407. case RXDMA_MONITOR_BUF:
  408. /* TODO: support low_thresh interrupt */
  409. return -QDF_STATUS_E_NOENT;
  410. break;
  411. case TCL_DATA:
  412. case TCL_CMD:
  413. case REO_CMD:
  414. case SW2WBM_RELEASE:
  415. case WBM_IDLE_LINK:
  416. /* normally empty SW_TO_HW rings */
  417. return -QDF_STATUS_E_NOENT;
  418. break;
  419. case TCL_STATUS:
  420. case REO_REINJECT:
  421. /* misc unused rings */
  422. return -QDF_STATUS_E_NOENT;
  423. break;
  424. case CE_SRC:
  425. case CE_DST:
  426. case CE_DST_STATUS:
  427. /* CE_rings - currently handled by hif */
  428. default:
  429. return -QDF_STATUS_E_NOENT;
  430. break;
  431. }
  432. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  433. }
  434. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  435. *ring_params, int ring_type, int ring_num)
  436. {
  437. int msi_group_number;
  438. int msi_data_count;
  439. int ret;
  440. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  441. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  442. &msi_data_count, &msi_data_start,
  443. &msi_irq_start);
  444. if (ret)
  445. return;
  446. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  447. ring_num);
  448. if (msi_group_number < 0) {
  449. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  450. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  451. ring_type, ring_num);
  452. ring_params->msi_addr = 0;
  453. ring_params->msi_data = 0;
  454. return;
  455. }
  456. if (msi_group_number > msi_data_count) {
  457. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  458. FL("2 msi_groups will share an msi; msi_group_num %d"),
  459. msi_group_number);
  460. QDF_ASSERT(0);
  461. }
  462. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  463. ring_params->msi_addr = addr_low;
  464. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  465. ring_params->msi_data = (msi_group_number % msi_data_count)
  466. + msi_data_start;
  467. ring_params->flags |= HAL_SRNG_MSI_INTR;
  468. }
  469. /**
  470. * dp_print_ast_stats() - Dump AST table contents
  471. * @soc: Datapath soc handle
  472. *
  473. * return void
  474. */
  475. #ifdef FEATURE_WDS
  476. static void dp_print_ast_stats(struct dp_soc *soc)
  477. {
  478. uint8_t i;
  479. uint8_t num_entries = 0;
  480. struct dp_vdev *vdev;
  481. struct dp_pdev *pdev;
  482. struct dp_peer *peer;
  483. struct dp_ast_entry *ase, *tmp_ase;
  484. DP_PRINT_STATS("AST Stats:");
  485. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  486. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  487. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  488. DP_PRINT_STATS("AST Table:");
  489. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  490. pdev = soc->pdev_list[i];
  491. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  492. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  493. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  494. DP_PRINT_STATS("%6d mac_addr = %pM"
  495. " peer_mac_addr = %pM"
  496. " type = %d"
  497. " next_hop = %d"
  498. " is_active = %d"
  499. " is_bss = %d"
  500. " ast_idx = %d"
  501. " pdev_id = %d"
  502. " vdev_id = %d",
  503. ++num_entries,
  504. ase->mac_addr.raw,
  505. ase->peer->mac_addr.raw,
  506. ase->type,
  507. ase->next_hop,
  508. ase->is_active,
  509. ase->is_bss,
  510. ase->ast_idx,
  511. ase->pdev_id,
  512. ase->vdev_id);
  513. }
  514. }
  515. }
  516. }
  517. }
  518. #else
  519. static void dp_print_ast_stats(struct dp_soc *soc)
  520. {
  521. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_WDS");
  522. return;
  523. }
  524. #endif
  525. /*
  526. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  527. */
  528. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  529. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  530. {
  531. void *hal_soc = soc->hal_soc;
  532. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  533. /* TODO: See if we should get align size from hal */
  534. uint32_t ring_base_align = 8;
  535. struct hal_srng_params ring_params;
  536. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  537. /* TODO: Currently hal layer takes care of endianness related settings.
  538. * See if these settings need to passed from DP layer
  539. */
  540. ring_params.flags = 0;
  541. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  542. FL("Ring type: %d, num:%d"), ring_type, ring_num);
  543. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  544. srng->hal_srng = NULL;
  545. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  546. srng->num_entries = num_entries;
  547. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  548. soc->osdev, soc->osdev->dev, srng->alloc_size,
  549. &(srng->base_paddr_unaligned));
  550. if (!srng->base_vaddr_unaligned) {
  551. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  552. FL("alloc failed - ring_type: %d, ring_num %d"),
  553. ring_type, ring_num);
  554. return QDF_STATUS_E_NOMEM;
  555. }
  556. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  557. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  558. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  559. ((unsigned long)(ring_params.ring_base_vaddr) -
  560. (unsigned long)srng->base_vaddr_unaligned);
  561. ring_params.num_entries = num_entries;
  562. if (soc->intr_mode == DP_INTR_MSI) {
  563. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  564. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  565. FL("Using MSI for ring_type: %d, ring_num %d"),
  566. ring_type, ring_num);
  567. } else {
  568. ring_params.msi_data = 0;
  569. ring_params.msi_addr = 0;
  570. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  571. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  572. ring_type, ring_num);
  573. }
  574. /*
  575. * Setup interrupt timer and batch counter thresholds for
  576. * interrupt mitigation based on ring type
  577. */
  578. if (ring_type == REO_DST) {
  579. ring_params.intr_timer_thres_us =
  580. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  581. ring_params.intr_batch_cntr_thres_entries =
  582. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  583. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  584. ring_params.intr_timer_thres_us =
  585. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  586. ring_params.intr_batch_cntr_thres_entries =
  587. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  588. } else {
  589. ring_params.intr_timer_thres_us =
  590. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  591. ring_params.intr_batch_cntr_thres_entries =
  592. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  593. }
  594. /* Enable low threshold interrupts for rx buffer rings (regular and
  595. * monitor buffer rings.
  596. * TODO: See if this is required for any other ring
  597. */
  598. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  599. (ring_type == RXDMA_MONITOR_STATUS)) {
  600. /* TODO: Setting low threshold to 1/8th of ring size
  601. * see if this needs to be configurable
  602. */
  603. ring_params.low_threshold = num_entries >> 3;
  604. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  605. ring_params.intr_timer_thres_us = 0x1000;
  606. }
  607. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  608. mac_id, &ring_params);
  609. if (!srng->hal_srng) {
  610. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  611. srng->alloc_size,
  612. srng->base_vaddr_unaligned,
  613. srng->base_paddr_unaligned, 0);
  614. }
  615. return 0;
  616. }
  617. /**
  618. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  619. * Any buffers allocated and attached to ring entries are expected to be freed
  620. * before calling this function.
  621. */
  622. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  623. int ring_type, int ring_num)
  624. {
  625. if (!srng->hal_srng) {
  626. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  627. FL("Ring type: %d, num:%d not setup"),
  628. ring_type, ring_num);
  629. return;
  630. }
  631. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  632. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  633. srng->alloc_size,
  634. srng->base_vaddr_unaligned,
  635. srng->base_paddr_unaligned, 0);
  636. srng->hal_srng = NULL;
  637. }
  638. /* TODO: Need this interface from HIF */
  639. void *hif_get_hal_handle(void *hif_handle);
  640. /*
  641. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  642. * @dp_ctx: DP SOC handle
  643. * @budget: Number of frames/descriptors that can be processed in one shot
  644. *
  645. * Return: remaining budget/quota for the soc device
  646. */
  647. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  648. {
  649. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  650. struct dp_soc *soc = int_ctx->soc;
  651. int ring = 0;
  652. uint32_t work_done = 0;
  653. int budget = dp_budget;
  654. uint8_t tx_mask = int_ctx->tx_ring_mask;
  655. uint8_t rx_mask = int_ctx->rx_ring_mask;
  656. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  657. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  658. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  659. uint32_t remaining_quota = dp_budget;
  660. struct dp_pdev *pdev = NULL;
  661. /* Process Tx completion interrupts first to return back buffers */
  662. while (tx_mask) {
  663. if (tx_mask & 0x1) {
  664. work_done = dp_tx_comp_handler(soc,
  665. soc->tx_comp_ring[ring].hal_srng,
  666. remaining_quota);
  667. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  668. "tx mask 0x%x ring %d, budget %d, work_done %d",
  669. tx_mask, ring, budget, work_done);
  670. budget -= work_done;
  671. if (budget <= 0)
  672. goto budget_done;
  673. remaining_quota = budget;
  674. }
  675. tx_mask = tx_mask >> 1;
  676. ring++;
  677. }
  678. /* Process REO Exception ring interrupt */
  679. if (rx_err_mask) {
  680. work_done = dp_rx_err_process(soc,
  681. soc->reo_exception_ring.hal_srng,
  682. remaining_quota);
  683. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  684. "REO Exception Ring: work_done %d budget %d",
  685. work_done, budget);
  686. budget -= work_done;
  687. if (budget <= 0) {
  688. goto budget_done;
  689. }
  690. remaining_quota = budget;
  691. }
  692. /* Process Rx WBM release ring interrupt */
  693. if (rx_wbm_rel_mask) {
  694. work_done = dp_rx_wbm_err_process(soc,
  695. soc->rx_rel_ring.hal_srng, remaining_quota);
  696. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  697. "WBM Release Ring: work_done %d budget %d",
  698. work_done, budget);
  699. budget -= work_done;
  700. if (budget <= 0) {
  701. goto budget_done;
  702. }
  703. remaining_quota = budget;
  704. }
  705. /* Process Rx interrupts */
  706. if (rx_mask) {
  707. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  708. if (rx_mask & (1 << ring)) {
  709. work_done = dp_rx_process(int_ctx,
  710. soc->reo_dest_ring[ring].hal_srng,
  711. remaining_quota);
  712. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  713. "rx mask 0x%x ring %d, work_done %d budget %d",
  714. rx_mask, ring, work_done, budget);
  715. budget -= work_done;
  716. if (budget <= 0)
  717. goto budget_done;
  718. remaining_quota = budget;
  719. }
  720. }
  721. for (ring = 0; ring < MAX_RX_MAC_RINGS; ring++) {
  722. /* Need to check on this, why is required */
  723. work_done = dp_rxdma_err_process(soc, ring,
  724. remaining_quota);
  725. budget -= work_done;
  726. }
  727. }
  728. if (reo_status_mask)
  729. dp_reo_status_ring_handler(soc);
  730. /* Process LMAC interrupts */
  731. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  732. pdev = soc->pdev_list[ring];
  733. if (pdev == NULL)
  734. continue;
  735. if (int_ctx->rx_mon_ring_mask & (1 << ring)) {
  736. work_done = dp_mon_process(soc, ring, remaining_quota);
  737. budget -= work_done;
  738. if (budget <= 0)
  739. goto budget_done;
  740. remaining_quota = budget;
  741. }
  742. if (int_ctx->rxdma2host_ring_mask & (1 << ring)) {
  743. work_done = dp_rxdma_err_process(soc, ring,
  744. remaining_quota);
  745. budget -= work_done;
  746. if (budget <= 0)
  747. goto budget_done;
  748. remaining_quota = budget;
  749. }
  750. if (int_ctx->host2rxdma_ring_mask & (1 << ring)) {
  751. union dp_rx_desc_list_elem_t *desc_list = NULL;
  752. union dp_rx_desc_list_elem_t *tail = NULL;
  753. struct dp_srng *rx_refill_buf_ring =
  754. &pdev->rx_refill_buf_ring;
  755. DP_STATS_INC(pdev, replenish.low_thresh_intrs, 1);
  756. dp_rx_buffers_replenish(soc, ring,
  757. rx_refill_buf_ring,
  758. &soc->rx_desc_buf[ring], 0,
  759. &desc_list, &tail, HAL_RX_BUF_RBM_SW3_BM);
  760. }
  761. }
  762. qdf_lro_flush(int_ctx->lro_ctx);
  763. budget_done:
  764. return dp_budget - budget;
  765. }
  766. #ifdef DP_INTR_POLL_BASED
  767. /* dp_interrupt_timer()- timer poll for interrupts
  768. *
  769. * @arg: SoC Handle
  770. *
  771. * Return:
  772. *
  773. */
  774. static void dp_interrupt_timer(void *arg)
  775. {
  776. struct dp_soc *soc = (struct dp_soc *) arg;
  777. int i;
  778. if (qdf_atomic_read(&soc->cmn_init_done)) {
  779. for (i = 0;
  780. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  781. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  782. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  783. }
  784. }
  785. /*
  786. * dp_soc_interrupt_attach_poll() - Register handlers for DP interrupts
  787. * @txrx_soc: DP SOC handle
  788. *
  789. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  790. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  791. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  792. *
  793. * Return: 0 for success. nonzero for failure.
  794. */
  795. static QDF_STATUS dp_soc_interrupt_attach_poll(void *txrx_soc)
  796. {
  797. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  798. int i;
  799. soc->intr_mode = DP_INTR_POLL;
  800. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  801. soc->intr_ctx[i].dp_intr_id = i;
  802. soc->intr_ctx[i].tx_ring_mask =
  803. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  804. soc->intr_ctx[i].rx_ring_mask =
  805. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  806. soc->intr_ctx[i].rx_mon_ring_mask =
  807. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  808. soc->intr_ctx[i].rx_err_ring_mask =
  809. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  810. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  811. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  812. soc->intr_ctx[i].reo_status_ring_mask =
  813. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  814. soc->intr_ctx[i].rxdma2host_ring_mask =
  815. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  816. soc->intr_ctx[i].soc = soc;
  817. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  818. }
  819. qdf_timer_init(soc->osdev, &soc->int_timer,
  820. dp_interrupt_timer, (void *)soc,
  821. QDF_TIMER_TYPE_WAKE_APPS);
  822. return QDF_STATUS_SUCCESS;
  823. }
  824. #if defined(CONFIG_MCL)
  825. extern int con_mode_monitor;
  826. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  827. /*
  828. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  829. * @txrx_soc: DP SOC handle
  830. *
  831. * Call the appropriate attach function based on the mode of operation.
  832. * This is a WAR for enabling monitor mode.
  833. *
  834. * Return: 0 for success. nonzero for failure.
  835. */
  836. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  837. {
  838. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  839. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  840. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  841. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  842. "%s: Poll mode", __func__);
  843. return dp_soc_interrupt_attach_poll(txrx_soc);
  844. } else {
  845. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  846. "%s: Interrupt mode", __func__);
  847. return dp_soc_interrupt_attach(txrx_soc);
  848. }
  849. }
  850. #else
  851. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  852. {
  853. return dp_soc_interrupt_attach_poll(txrx_soc);
  854. }
  855. #endif
  856. #endif
  857. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  858. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  859. {
  860. int j;
  861. int num_irq = 0;
  862. int tx_mask =
  863. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  864. int rx_mask =
  865. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  866. int rx_mon_mask =
  867. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  868. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  869. soc->wlan_cfg_ctx, intr_ctx_num);
  870. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  871. soc->wlan_cfg_ctx, intr_ctx_num);
  872. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  873. soc->wlan_cfg_ctx, intr_ctx_num);
  874. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  875. soc->wlan_cfg_ctx, intr_ctx_num);
  876. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  877. soc->wlan_cfg_ctx, intr_ctx_num);
  878. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  879. if (tx_mask & (1 << j)) {
  880. irq_id_map[num_irq++] =
  881. (wbm2host_tx_completions_ring1 - j);
  882. }
  883. if (rx_mask & (1 << j)) {
  884. irq_id_map[num_irq++] =
  885. (reo2host_destination_ring1 - j);
  886. }
  887. if (rxdma2host_ring_mask & (1 << j)) {
  888. irq_id_map[num_irq++] =
  889. rxdma2host_destination_ring_mac1 -
  890. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  891. }
  892. if (host2rxdma_ring_mask & (1 << j)) {
  893. irq_id_map[num_irq++] =
  894. host2rxdma_host_buf_ring_mac1 -
  895. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  896. }
  897. if (rx_mon_mask & (1 << j)) {
  898. irq_id_map[num_irq++] =
  899. ppdu_end_interrupts_mac1 -
  900. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  901. irq_id_map[num_irq++] =
  902. rxdma2host_monitor_status_ring_mac1 -
  903. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  904. }
  905. if (rx_wbm_rel_ring_mask & (1 << j))
  906. irq_id_map[num_irq++] = wbm2host_rx_release;
  907. if (rx_err_ring_mask & (1 << j))
  908. irq_id_map[num_irq++] = reo2host_exception;
  909. if (reo_status_ring_mask & (1 << j))
  910. irq_id_map[num_irq++] = reo2host_status;
  911. }
  912. *num_irq_r = num_irq;
  913. }
  914. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  915. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  916. int msi_vector_count, int msi_vector_start)
  917. {
  918. int tx_mask = wlan_cfg_get_tx_ring_mask(
  919. soc->wlan_cfg_ctx, intr_ctx_num);
  920. int rx_mask = wlan_cfg_get_rx_ring_mask(
  921. soc->wlan_cfg_ctx, intr_ctx_num);
  922. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  923. soc->wlan_cfg_ctx, intr_ctx_num);
  924. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  925. soc->wlan_cfg_ctx, intr_ctx_num);
  926. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  927. soc->wlan_cfg_ctx, intr_ctx_num);
  928. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  929. soc->wlan_cfg_ctx, intr_ctx_num);
  930. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  931. soc->wlan_cfg_ctx, intr_ctx_num);
  932. unsigned int vector =
  933. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  934. int num_irq = 0;
  935. soc->intr_mode = DP_INTR_MSI;
  936. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  937. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  938. irq_id_map[num_irq++] =
  939. pld_get_msi_irq(soc->osdev->dev, vector);
  940. *num_irq_r = num_irq;
  941. }
  942. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  943. int *irq_id_map, int *num_irq)
  944. {
  945. int msi_vector_count, ret;
  946. uint32_t msi_base_data, msi_vector_start;
  947. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  948. &msi_vector_count,
  949. &msi_base_data,
  950. &msi_vector_start);
  951. if (ret)
  952. return dp_soc_interrupt_map_calculate_integrated(soc,
  953. intr_ctx_num, irq_id_map, num_irq);
  954. else
  955. dp_soc_interrupt_map_calculate_msi(soc,
  956. intr_ctx_num, irq_id_map, num_irq,
  957. msi_vector_count, msi_vector_start);
  958. }
  959. /*
  960. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  961. * @txrx_soc: DP SOC handle
  962. *
  963. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  964. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  965. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  966. *
  967. * Return: 0 for success. nonzero for failure.
  968. */
  969. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  970. {
  971. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  972. int i = 0;
  973. int num_irq = 0;
  974. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  975. int ret = 0;
  976. /* Map of IRQ ids registered with one interrupt context */
  977. int irq_id_map[HIF_MAX_GRP_IRQ];
  978. int tx_mask =
  979. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  980. int rx_mask =
  981. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  982. int rx_mon_mask =
  983. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  984. int rx_err_ring_mask =
  985. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  986. int rx_wbm_rel_ring_mask =
  987. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  988. int reo_status_ring_mask =
  989. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  990. int rxdma2host_ring_mask =
  991. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  992. int host2rxdma_ring_mask =
  993. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  994. soc->intr_ctx[i].dp_intr_id = i;
  995. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  996. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  997. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  998. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  999. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1000. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1001. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1002. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1003. soc->intr_ctx[i].soc = soc;
  1004. num_irq = 0;
  1005. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1006. &num_irq);
  1007. ret = hif_register_ext_group(soc->hif_handle,
  1008. num_irq, irq_id_map, dp_service_srngs,
  1009. &soc->intr_ctx[i], "dp_intr",
  1010. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1011. if (ret) {
  1012. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1013. FL("failed, ret = %d"), ret);
  1014. return QDF_STATUS_E_FAILURE;
  1015. }
  1016. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1017. }
  1018. hif_configure_ext_group_interrupts(soc->hif_handle);
  1019. return QDF_STATUS_SUCCESS;
  1020. }
  1021. /*
  1022. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1023. * @txrx_soc: DP SOC handle
  1024. *
  1025. * Return: void
  1026. */
  1027. static void dp_soc_interrupt_detach(void *txrx_soc)
  1028. {
  1029. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1030. int i;
  1031. if (soc->intr_mode == DP_INTR_POLL) {
  1032. qdf_timer_stop(&soc->int_timer);
  1033. qdf_timer_free(&soc->int_timer);
  1034. } else {
  1035. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1036. }
  1037. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1038. soc->intr_ctx[i].tx_ring_mask = 0;
  1039. soc->intr_ctx[i].rx_ring_mask = 0;
  1040. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1041. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1042. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1043. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1044. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1045. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1046. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1047. }
  1048. }
  1049. #define AVG_MAX_MPDUS_PER_TID 128
  1050. #define AVG_TIDS_PER_CLIENT 2
  1051. #define AVG_FLOWS_PER_TID 2
  1052. #define AVG_MSDUS_PER_FLOW 128
  1053. #define AVG_MSDUS_PER_MPDU 4
  1054. /*
  1055. * Allocate and setup link descriptor pool that will be used by HW for
  1056. * various link and queue descriptors and managed by WBM
  1057. */
  1058. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1059. {
  1060. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1061. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1062. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1063. uint32_t num_mpdus_per_link_desc =
  1064. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1065. uint32_t num_msdus_per_link_desc =
  1066. hal_num_msdus_per_link_desc(soc->hal_soc);
  1067. uint32_t num_mpdu_links_per_queue_desc =
  1068. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1069. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1070. uint32_t total_link_descs, total_mem_size;
  1071. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1072. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1073. uint32_t num_link_desc_banks;
  1074. uint32_t last_bank_size = 0;
  1075. uint32_t entry_size, num_entries;
  1076. int i;
  1077. uint32_t desc_id = 0;
  1078. /* Only Tx queue descriptors are allocated from common link descriptor
  1079. * pool Rx queue descriptors are not included in this because (REO queue
  1080. * extension descriptors) they are expected to be allocated contiguously
  1081. * with REO queue descriptors
  1082. */
  1083. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1084. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1085. num_mpdu_queue_descs = num_mpdu_link_descs /
  1086. num_mpdu_links_per_queue_desc;
  1087. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1088. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1089. num_msdus_per_link_desc;
  1090. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1091. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1092. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1093. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1094. /* Round up to power of 2 */
  1095. total_link_descs = 1;
  1096. while (total_link_descs < num_entries)
  1097. total_link_descs <<= 1;
  1098. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1099. FL("total_link_descs: %u, link_desc_size: %d"),
  1100. total_link_descs, link_desc_size);
  1101. total_mem_size = total_link_descs * link_desc_size;
  1102. total_mem_size += link_desc_align;
  1103. if (total_mem_size <= max_alloc_size) {
  1104. num_link_desc_banks = 0;
  1105. last_bank_size = total_mem_size;
  1106. } else {
  1107. num_link_desc_banks = (total_mem_size) /
  1108. (max_alloc_size - link_desc_align);
  1109. last_bank_size = total_mem_size %
  1110. (max_alloc_size - link_desc_align);
  1111. }
  1112. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1113. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1114. total_mem_size, num_link_desc_banks);
  1115. for (i = 0; i < num_link_desc_banks; i++) {
  1116. soc->link_desc_banks[i].base_vaddr_unaligned =
  1117. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1118. max_alloc_size,
  1119. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1120. soc->link_desc_banks[i].size = max_alloc_size;
  1121. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1122. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1123. ((unsigned long)(
  1124. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1125. link_desc_align));
  1126. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1127. soc->link_desc_banks[i].base_paddr_unaligned) +
  1128. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1129. (unsigned long)(
  1130. soc->link_desc_banks[i].base_vaddr_unaligned));
  1131. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1132. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1133. FL("Link descriptor memory alloc failed"));
  1134. goto fail;
  1135. }
  1136. }
  1137. if (last_bank_size) {
  1138. /* Allocate last bank in case total memory required is not exact
  1139. * multiple of max_alloc_size
  1140. */
  1141. soc->link_desc_banks[i].base_vaddr_unaligned =
  1142. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1143. last_bank_size,
  1144. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1145. soc->link_desc_banks[i].size = last_bank_size;
  1146. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1147. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1148. ((unsigned long)(
  1149. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1150. link_desc_align));
  1151. soc->link_desc_banks[i].base_paddr =
  1152. (unsigned long)(
  1153. soc->link_desc_banks[i].base_paddr_unaligned) +
  1154. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1155. (unsigned long)(
  1156. soc->link_desc_banks[i].base_vaddr_unaligned));
  1157. }
  1158. /* Allocate and setup link descriptor idle list for HW internal use */
  1159. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1160. total_mem_size = entry_size * total_link_descs;
  1161. if (total_mem_size <= max_alloc_size) {
  1162. void *desc;
  1163. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1164. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1165. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1166. FL("Link desc idle ring setup failed"));
  1167. goto fail;
  1168. }
  1169. hal_srng_access_start_unlocked(soc->hal_soc,
  1170. soc->wbm_idle_link_ring.hal_srng);
  1171. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1172. soc->link_desc_banks[i].base_paddr; i++) {
  1173. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1174. ((unsigned long)(
  1175. soc->link_desc_banks[i].base_vaddr) -
  1176. (unsigned long)(
  1177. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1178. / link_desc_size;
  1179. unsigned long paddr = (unsigned long)(
  1180. soc->link_desc_banks[i].base_paddr);
  1181. while (num_entries && (desc = hal_srng_src_get_next(
  1182. soc->hal_soc,
  1183. soc->wbm_idle_link_ring.hal_srng))) {
  1184. hal_set_link_desc_addr(desc,
  1185. LINK_DESC_COOKIE(desc_id, i), paddr);
  1186. num_entries--;
  1187. desc_id++;
  1188. paddr += link_desc_size;
  1189. }
  1190. }
  1191. hal_srng_access_end_unlocked(soc->hal_soc,
  1192. soc->wbm_idle_link_ring.hal_srng);
  1193. } else {
  1194. uint32_t num_scatter_bufs;
  1195. uint32_t num_entries_per_buf;
  1196. uint32_t rem_entries;
  1197. uint8_t *scatter_buf_ptr;
  1198. uint16_t scatter_buf_num;
  1199. soc->wbm_idle_scatter_buf_size =
  1200. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1201. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1202. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1203. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1204. soc->hal_soc, total_mem_size,
  1205. soc->wbm_idle_scatter_buf_size);
  1206. for (i = 0; i < num_scatter_bufs; i++) {
  1207. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1208. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1209. soc->wbm_idle_scatter_buf_size,
  1210. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1211. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1212. QDF_TRACE(QDF_MODULE_ID_DP,
  1213. QDF_TRACE_LEVEL_ERROR,
  1214. FL("Scatter list memory alloc failed"));
  1215. goto fail;
  1216. }
  1217. }
  1218. /* Populate idle list scatter buffers with link descriptor
  1219. * pointers
  1220. */
  1221. scatter_buf_num = 0;
  1222. scatter_buf_ptr = (uint8_t *)(
  1223. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1224. rem_entries = num_entries_per_buf;
  1225. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1226. soc->link_desc_banks[i].base_paddr; i++) {
  1227. uint32_t num_link_descs =
  1228. (soc->link_desc_banks[i].size -
  1229. ((unsigned long)(
  1230. soc->link_desc_banks[i].base_vaddr) -
  1231. (unsigned long)(
  1232. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1233. / link_desc_size;
  1234. unsigned long paddr = (unsigned long)(
  1235. soc->link_desc_banks[i].base_paddr);
  1236. while (num_link_descs) {
  1237. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1238. LINK_DESC_COOKIE(desc_id, i), paddr);
  1239. num_link_descs--;
  1240. desc_id++;
  1241. paddr += link_desc_size;
  1242. rem_entries--;
  1243. if (rem_entries) {
  1244. scatter_buf_ptr += entry_size;
  1245. } else {
  1246. rem_entries = num_entries_per_buf;
  1247. scatter_buf_num++;
  1248. if (scatter_buf_num >= num_scatter_bufs)
  1249. break;
  1250. scatter_buf_ptr = (uint8_t *)(
  1251. soc->wbm_idle_scatter_buf_base_vaddr[
  1252. scatter_buf_num]);
  1253. }
  1254. }
  1255. }
  1256. /* Setup link descriptor idle list in HW */
  1257. hal_setup_link_idle_list(soc->hal_soc,
  1258. soc->wbm_idle_scatter_buf_base_paddr,
  1259. soc->wbm_idle_scatter_buf_base_vaddr,
  1260. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1261. (uint32_t)(scatter_buf_ptr -
  1262. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1263. scatter_buf_num-1])), total_link_descs);
  1264. }
  1265. return 0;
  1266. fail:
  1267. if (soc->wbm_idle_link_ring.hal_srng) {
  1268. dp_srng_cleanup(soc->hal_soc, &soc->wbm_idle_link_ring,
  1269. WBM_IDLE_LINK, 0);
  1270. }
  1271. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1272. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1273. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1274. soc->wbm_idle_scatter_buf_size,
  1275. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1276. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1277. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1278. }
  1279. }
  1280. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1281. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1282. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1283. soc->link_desc_banks[i].size,
  1284. soc->link_desc_banks[i].base_vaddr_unaligned,
  1285. soc->link_desc_banks[i].base_paddr_unaligned,
  1286. 0);
  1287. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1288. }
  1289. }
  1290. return QDF_STATUS_E_FAILURE;
  1291. }
  1292. /*
  1293. * Free link descriptor pool that was setup HW
  1294. */
  1295. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1296. {
  1297. int i;
  1298. if (soc->wbm_idle_link_ring.hal_srng) {
  1299. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1300. WBM_IDLE_LINK, 0);
  1301. }
  1302. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1303. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1304. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1305. soc->wbm_idle_scatter_buf_size,
  1306. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1307. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1308. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1309. }
  1310. }
  1311. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1312. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1313. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1314. soc->link_desc_banks[i].size,
  1315. soc->link_desc_banks[i].base_vaddr_unaligned,
  1316. soc->link_desc_banks[i].base_paddr_unaligned,
  1317. 0);
  1318. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1319. }
  1320. }
  1321. }
  1322. /* TODO: Following should be configurable */
  1323. #define WBM_RELEASE_RING_SIZE 64
  1324. #define TCL_CMD_RING_SIZE 32
  1325. #define TCL_STATUS_RING_SIZE 32
  1326. #if defined(QCA_WIFI_QCA6290)
  1327. #define REO_DST_RING_SIZE 1024
  1328. #else
  1329. #define REO_DST_RING_SIZE 2048
  1330. #endif
  1331. #define REO_REINJECT_RING_SIZE 32
  1332. #define RX_RELEASE_RING_SIZE 1024
  1333. #define REO_EXCEPTION_RING_SIZE 128
  1334. #define REO_CMD_RING_SIZE 64
  1335. #define REO_STATUS_RING_SIZE 128
  1336. #define RXDMA_BUF_RING_SIZE 1024
  1337. #define RXDMA_REFILL_RING_SIZE 4096
  1338. #define RXDMA_MONITOR_BUF_RING_SIZE 4096
  1339. #define RXDMA_MONITOR_DST_RING_SIZE 2048
  1340. #define RXDMA_MONITOR_STATUS_RING_SIZE 1024
  1341. #define RXDMA_MONITOR_DESC_RING_SIZE 4096
  1342. #define RXDMA_ERR_DST_RING_SIZE 1024
  1343. /*
  1344. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1345. * @soc: Datapath SOC handle
  1346. *
  1347. * This is a timer function used to age out stale WDS nodes from
  1348. * AST table
  1349. */
  1350. #ifdef FEATURE_WDS
  1351. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1352. {
  1353. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1354. struct dp_pdev *pdev;
  1355. struct dp_vdev *vdev;
  1356. struct dp_peer *peer;
  1357. struct dp_ast_entry *ase, *temp_ase;
  1358. int i;
  1359. qdf_spin_lock_bh(&soc->ast_lock);
  1360. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1361. pdev = soc->pdev_list[i];
  1362. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1363. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1364. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1365. /*
  1366. * Do not expire static ast entries
  1367. * and HM WDS entries
  1368. */
  1369. if (ase->type ==
  1370. CDP_TXRX_AST_TYPE_STATIC ||
  1371. ase->type ==
  1372. CDP_TXRX_AST_TYPE_WDS_HM)
  1373. continue;
  1374. if (ase->is_active) {
  1375. ase->is_active = FALSE;
  1376. continue;
  1377. }
  1378. DP_STATS_INC(soc, ast.aged_out, 1);
  1379. dp_peer_del_ast(soc, ase);
  1380. }
  1381. }
  1382. }
  1383. }
  1384. qdf_spin_unlock_bh(&soc->ast_lock);
  1385. if (qdf_atomic_read(&soc->cmn_init_done))
  1386. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1387. }
  1388. /*
  1389. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1390. * @soc: Datapath SOC handle
  1391. *
  1392. * Return: None
  1393. */
  1394. static void dp_soc_wds_attach(struct dp_soc *soc)
  1395. {
  1396. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1397. dp_wds_aging_timer_fn, (void *)soc,
  1398. QDF_TIMER_TYPE_WAKE_APPS);
  1399. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1400. }
  1401. /*
  1402. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1403. * @txrx_soc: DP SOC handle
  1404. *
  1405. * Return: None
  1406. */
  1407. static void dp_soc_wds_detach(struct dp_soc *soc)
  1408. {
  1409. qdf_timer_stop(&soc->wds_aging_timer);
  1410. qdf_timer_free(&soc->wds_aging_timer);
  1411. }
  1412. #else
  1413. static void dp_soc_wds_attach(struct dp_soc *soc)
  1414. {
  1415. }
  1416. static void dp_soc_wds_detach(struct dp_soc *soc)
  1417. {
  1418. }
  1419. #endif
  1420. /*
  1421. * dp_soc_reset_ring_map() - Reset cpu ring map
  1422. * @soc: Datapath soc handler
  1423. *
  1424. * This api resets the default cpu ring map
  1425. */
  1426. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1427. {
  1428. uint8_t i;
  1429. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1430. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1431. if (nss_config == 1) {
  1432. /*
  1433. * Setting Tx ring map for one nss offloaded radio
  1434. */
  1435. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1436. } else if (nss_config == 2) {
  1437. /*
  1438. * Setting Tx ring for two nss offloaded radios
  1439. */
  1440. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1441. } else {
  1442. /*
  1443. * Setting Tx ring map for all nss offloaded radios
  1444. */
  1445. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1446. }
  1447. }
  1448. }
  1449. /*
  1450. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1451. * @dp_soc - DP soc handle
  1452. * @ring_type - ring type
  1453. * @ring_num - ring_num
  1454. *
  1455. * return 0 or 1
  1456. */
  1457. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1458. {
  1459. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1460. uint8_t status = 0;
  1461. switch (ring_type) {
  1462. case WBM2SW_RELEASE:
  1463. case REO_DST:
  1464. case RXDMA_BUF:
  1465. status = ((nss_config) & (1 << ring_num));
  1466. break;
  1467. default:
  1468. break;
  1469. }
  1470. return status;
  1471. }
  1472. /*
  1473. * dp_soc_reset_intr_mask() - reset interrupt mask
  1474. * @dp_soc - DP Soc handle
  1475. *
  1476. * Return: Return void
  1477. */
  1478. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1479. {
  1480. uint8_t j;
  1481. int *grp_mask = NULL;
  1482. int group_number, mask, num_ring;
  1483. /* number of tx ring */
  1484. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1485. /*
  1486. * group mask for tx completion ring.
  1487. */
  1488. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1489. /* loop and reset the mask for only offloaded ring */
  1490. for (j = 0; j < num_ring; j++) {
  1491. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1492. continue;
  1493. }
  1494. /*
  1495. * Group number corresponding to tx offloaded ring.
  1496. */
  1497. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1498. if (group_number < 0) {
  1499. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1500. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1501. WBM2SW_RELEASE, j);
  1502. return;
  1503. }
  1504. /* reset the tx mask for offloaded ring */
  1505. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1506. mask &= (~(1 << j));
  1507. /*
  1508. * reset the interrupt mask for offloaded ring.
  1509. */
  1510. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1511. }
  1512. /* number of rx rings */
  1513. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1514. /*
  1515. * group mask for reo destination ring.
  1516. */
  1517. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1518. /* loop and reset the mask for only offloaded ring */
  1519. for (j = 0; j < num_ring; j++) {
  1520. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1521. continue;
  1522. }
  1523. /*
  1524. * Group number corresponding to rx offloaded ring.
  1525. */
  1526. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1527. if (group_number < 0) {
  1528. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1529. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1530. REO_DST, j);
  1531. return;
  1532. }
  1533. /* set the interrupt mask for offloaded ring */
  1534. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1535. mask &= (~(1 << j));
  1536. /*
  1537. * set the interrupt mask to zero for rx offloaded radio.
  1538. */
  1539. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1540. }
  1541. /*
  1542. * group mask for Rx buffer refill ring
  1543. */
  1544. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1545. /* loop and reset the mask for only offloaded ring */
  1546. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1547. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1548. continue;
  1549. }
  1550. /*
  1551. * Group number corresponding to rx offloaded ring.
  1552. */
  1553. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1554. if (group_number < 0) {
  1555. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1556. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1557. REO_DST, j);
  1558. return;
  1559. }
  1560. /* set the interrupt mask for offloaded ring */
  1561. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1562. group_number);
  1563. mask &= (~(1 << j));
  1564. /*
  1565. * set the interrupt mask to zero for rx offloaded radio.
  1566. */
  1567. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1568. group_number, mask);
  1569. }
  1570. }
  1571. #ifdef IPA_OFFLOAD
  1572. /**
  1573. * dp_reo_remap_config() - configure reo remap register value based
  1574. * nss configuration.
  1575. * based on offload_radio value below remap configuration
  1576. * get applied.
  1577. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1578. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1579. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1580. * 3 - both Radios handled by NSS (remap not required)
  1581. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1582. *
  1583. * @remap1: output parameter indicates reo remap 1 register value
  1584. * @remap2: output parameter indicates reo remap 2 register value
  1585. * Return: bool type, true if remap is configured else false.
  1586. */
  1587. static bool dp_reo_remap_config(struct dp_soc *soc,
  1588. uint32_t *remap1,
  1589. uint32_t *remap2)
  1590. {
  1591. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1592. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1593. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1594. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1595. return true;
  1596. }
  1597. #else
  1598. static bool dp_reo_remap_config(struct dp_soc *soc,
  1599. uint32_t *remap1,
  1600. uint32_t *remap2)
  1601. {
  1602. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1603. switch (offload_radio) {
  1604. case 0:
  1605. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1606. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1607. (0x3 << 18) | (0x4 << 21)) << 8;
  1608. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1609. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1610. (0x3 << 18) | (0x4 << 21)) << 8;
  1611. break;
  1612. case 1:
  1613. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  1614. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  1615. (0x2 << 18) | (0x3 << 21)) << 8;
  1616. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  1617. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  1618. (0x4 << 18) | (0x2 << 21)) << 8;
  1619. break;
  1620. case 2:
  1621. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  1622. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  1623. (0x1 << 18) | (0x3 << 21)) << 8;
  1624. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  1625. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  1626. (0x4 << 18) | (0x1 << 21)) << 8;
  1627. break;
  1628. case 3:
  1629. /* return false if both radios are offloaded to NSS */
  1630. return false;
  1631. }
  1632. return true;
  1633. }
  1634. #endif
  1635. /*
  1636. * dp_reo_frag_dst_set() - configure reo register to set the
  1637. * fragment destination ring
  1638. * @soc : Datapath soc
  1639. * @frag_dst_ring : output parameter to set fragment destination ring
  1640. *
  1641. * Based on offload_radio below fragment destination rings is selected
  1642. * 0 - TCL
  1643. * 1 - SW1
  1644. * 2 - SW2
  1645. * 3 - SW3
  1646. * 4 - SW4
  1647. * 5 - Release
  1648. * 6 - FW
  1649. * 7 - alternate select
  1650. *
  1651. * return: void
  1652. */
  1653. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  1654. {
  1655. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1656. switch (offload_radio) {
  1657. case 0:
  1658. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  1659. break;
  1660. case 3:
  1661. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  1662. break;
  1663. default:
  1664. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1665. FL("dp_reo_frag_dst_set invalid offload radio config"));
  1666. break;
  1667. }
  1668. }
  1669. /*
  1670. * dp_soc_cmn_setup() - Common SoC level initializion
  1671. * @soc: Datapath SOC handle
  1672. *
  1673. * This is an internal function used to setup common SOC data structures,
  1674. * to be called from PDEV attach after receiving HW mode capabilities from FW
  1675. */
  1676. static int dp_soc_cmn_setup(struct dp_soc *soc)
  1677. {
  1678. int i;
  1679. struct hal_reo_params reo_params;
  1680. int tx_ring_size;
  1681. int tx_comp_ring_size;
  1682. if (qdf_atomic_read(&soc->cmn_init_done))
  1683. return 0;
  1684. if (dp_peer_find_attach(soc))
  1685. goto fail0;
  1686. if (dp_hw_link_desc_pool_setup(soc))
  1687. goto fail1;
  1688. /* Setup SRNG rings */
  1689. /* Common rings */
  1690. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  1691. WBM_RELEASE_RING_SIZE)) {
  1692. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1693. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  1694. goto fail1;
  1695. }
  1696. soc->num_tcl_data_rings = 0;
  1697. /* Tx data rings */
  1698. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  1699. soc->num_tcl_data_rings =
  1700. wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1701. tx_comp_ring_size =
  1702. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  1703. tx_ring_size =
  1704. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  1705. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  1706. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  1707. TCL_DATA, i, 0, tx_ring_size)) {
  1708. QDF_TRACE(QDF_MODULE_ID_DP,
  1709. QDF_TRACE_LEVEL_ERROR,
  1710. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  1711. goto fail1;
  1712. }
  1713. /*
  1714. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  1715. * count
  1716. */
  1717. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  1718. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  1719. QDF_TRACE(QDF_MODULE_ID_DP,
  1720. QDF_TRACE_LEVEL_ERROR,
  1721. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  1722. goto fail1;
  1723. }
  1724. }
  1725. } else {
  1726. /* This will be incremented during per pdev ring setup */
  1727. soc->num_tcl_data_rings = 0;
  1728. }
  1729. if (dp_tx_soc_attach(soc)) {
  1730. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1731. FL("dp_tx_soc_attach failed"));
  1732. goto fail1;
  1733. }
  1734. /* TCL command and status rings */
  1735. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  1736. TCL_CMD_RING_SIZE)) {
  1737. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1738. FL("dp_srng_setup failed for tcl_cmd_ring"));
  1739. goto fail1;
  1740. }
  1741. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  1742. TCL_STATUS_RING_SIZE)) {
  1743. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1744. FL("dp_srng_setup failed for tcl_status_ring"));
  1745. goto fail1;
  1746. }
  1747. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  1748. * descriptors
  1749. */
  1750. /* Rx data rings */
  1751. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  1752. soc->num_reo_dest_rings =
  1753. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1754. QDF_TRACE(QDF_MODULE_ID_DP,
  1755. QDF_TRACE_LEVEL_ERROR,
  1756. FL("num_reo_dest_rings %d\n"), soc->num_reo_dest_rings);
  1757. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  1758. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  1759. i, 0, REO_DST_RING_SIZE)) {
  1760. QDF_TRACE(QDF_MODULE_ID_DP,
  1761. QDF_TRACE_LEVEL_ERROR,
  1762. FL("dp_srng_setup failed for reo_dest_ring[%d]"), i);
  1763. goto fail1;
  1764. }
  1765. }
  1766. } else {
  1767. /* This will be incremented during per pdev ring setup */
  1768. soc->num_reo_dest_rings = 0;
  1769. }
  1770. /* LMAC RxDMA to SW Rings configuration */
  1771. if (!wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  1772. /* Only valid for MCL */
  1773. struct dp_pdev *pdev = soc->pdev_list[0];
  1774. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  1775. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  1776. RXDMA_DST, 0, i, RXDMA_ERR_DST_RING_SIZE)) {
  1777. QDF_TRACE(QDF_MODULE_ID_DP,
  1778. QDF_TRACE_LEVEL_ERROR,
  1779. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  1780. goto fail1;
  1781. }
  1782. }
  1783. }
  1784. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  1785. /* REO reinjection ring */
  1786. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  1787. REO_REINJECT_RING_SIZE)) {
  1788. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1789. FL("dp_srng_setup failed for reo_reinject_ring"));
  1790. goto fail1;
  1791. }
  1792. /* Rx release ring */
  1793. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  1794. RX_RELEASE_RING_SIZE)) {
  1795. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1796. FL("dp_srng_setup failed for rx_rel_ring"));
  1797. goto fail1;
  1798. }
  1799. /* Rx exception ring */
  1800. if (dp_srng_setup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0,
  1801. MAX_REO_DEST_RINGS, REO_EXCEPTION_RING_SIZE)) {
  1802. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1803. FL("dp_srng_setup failed for reo_exception_ring"));
  1804. goto fail1;
  1805. }
  1806. /* REO command and status rings */
  1807. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  1808. REO_CMD_RING_SIZE)) {
  1809. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1810. FL("dp_srng_setup failed for reo_cmd_ring"));
  1811. goto fail1;
  1812. }
  1813. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  1814. TAILQ_INIT(&soc->rx.reo_cmd_list);
  1815. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  1816. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  1817. REO_STATUS_RING_SIZE)) {
  1818. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1819. FL("dp_srng_setup failed for reo_status_ring"));
  1820. goto fail1;
  1821. }
  1822. qdf_spinlock_create(&soc->ast_lock);
  1823. dp_soc_wds_attach(soc);
  1824. /* Reset the cpu ring map if radio is NSS offloaded */
  1825. if (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx)) {
  1826. dp_soc_reset_cpu_ring_map(soc);
  1827. dp_soc_reset_intr_mask(soc);
  1828. }
  1829. /* Setup HW REO */
  1830. qdf_mem_zero(&reo_params, sizeof(reo_params));
  1831. if (wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1832. /*
  1833. * Reo ring remap is not required if both radios
  1834. * are offloaded to NSS
  1835. */
  1836. if (!dp_reo_remap_config(soc,
  1837. &reo_params.remap1,
  1838. &reo_params.remap2))
  1839. goto out;
  1840. reo_params.rx_hash_enabled = true;
  1841. }
  1842. /* setup the global rx defrag waitlist */
  1843. TAILQ_INIT(&soc->rx.defrag.waitlist);
  1844. soc->rx.defrag.timeout_ms =
  1845. wlan_cfg_get_rx_defrag_min_timeout(soc->wlan_cfg_ctx);
  1846. soc->rx.flags.defrag_timeout_check =
  1847. wlan_cfg_get_defrag_timeout_check(soc->wlan_cfg_ctx);
  1848. out:
  1849. /*
  1850. * set the fragment destination ring
  1851. */
  1852. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  1853. hal_reo_setup(soc->hal_soc, &reo_params);
  1854. qdf_atomic_set(&soc->cmn_init_done, 1);
  1855. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  1856. return 0;
  1857. fail1:
  1858. /*
  1859. * Cleanup will be done as part of soc_detach, which will
  1860. * be called on pdev attach failure
  1861. */
  1862. fail0:
  1863. return QDF_STATUS_E_FAILURE;
  1864. }
  1865. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  1866. static void dp_lro_hash_setup(struct dp_soc *soc)
  1867. {
  1868. struct cdp_lro_hash_config lro_hash;
  1869. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  1870. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  1871. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1872. FL("LRO disabled RX hash disabled"));
  1873. return;
  1874. }
  1875. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  1876. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  1877. lro_hash.lro_enable = 1;
  1878. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  1879. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  1880. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  1881. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  1882. }
  1883. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  1884. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  1885. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1886. LRO_IPV4_SEED_ARR_SZ));
  1887. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  1888. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1889. LRO_IPV6_SEED_ARR_SZ));
  1890. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  1891. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  1892. lro_hash.lro_enable, lro_hash.tcp_flag,
  1893. lro_hash.tcp_flag_mask);
  1894. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1895. QDF_TRACE_LEVEL_ERROR,
  1896. (void *)lro_hash.toeplitz_hash_ipv4,
  1897. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  1898. LRO_IPV4_SEED_ARR_SZ));
  1899. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  1900. QDF_TRACE_LEVEL_ERROR,
  1901. (void *)lro_hash.toeplitz_hash_ipv6,
  1902. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  1903. LRO_IPV6_SEED_ARR_SZ));
  1904. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  1905. if (soc->cdp_soc.ol_ops->lro_hash_config)
  1906. (void)soc->cdp_soc.ol_ops->lro_hash_config
  1907. (soc->ctrl_psoc, &lro_hash);
  1908. }
  1909. /*
  1910. * dp_rxdma_ring_setup() - configure the RX DMA rings
  1911. * @soc: data path SoC handle
  1912. * @pdev: Physical device handle
  1913. *
  1914. * Return: 0 - success, > 0 - failure
  1915. */
  1916. #ifdef QCA_HOST2FW_RXBUF_RING
  1917. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1918. struct dp_pdev *pdev)
  1919. {
  1920. int max_mac_rings =
  1921. wlan_cfg_get_num_mac_rings
  1922. (pdev->wlan_cfg_ctx);
  1923. int i;
  1924. for (i = 0; i < max_mac_rings; i++) {
  1925. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  1926. "%s: pdev_id %d mac_id %d\n",
  1927. __func__, pdev->pdev_id, i);
  1928. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  1929. RXDMA_BUF, 1, i, RXDMA_BUF_RING_SIZE)) {
  1930. QDF_TRACE(QDF_MODULE_ID_DP,
  1931. QDF_TRACE_LEVEL_ERROR,
  1932. FL("failed rx mac ring setup"));
  1933. return QDF_STATUS_E_FAILURE;
  1934. }
  1935. }
  1936. return QDF_STATUS_SUCCESS;
  1937. }
  1938. #else
  1939. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  1940. struct dp_pdev *pdev)
  1941. {
  1942. return QDF_STATUS_SUCCESS;
  1943. }
  1944. #endif
  1945. /**
  1946. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  1947. * @pdev - DP_PDEV handle
  1948. *
  1949. * Return: void
  1950. */
  1951. static inline void
  1952. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  1953. {
  1954. uint8_t map_id;
  1955. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  1956. qdf_mem_copy(pdev->dscp_tid_map[map_id], default_dscp_tid_map,
  1957. sizeof(default_dscp_tid_map));
  1958. }
  1959. for (map_id = 0; map_id < HAL_MAX_HW_DSCP_TID_MAPS; map_id++) {
  1960. hal_tx_set_dscp_tid_map(pdev->soc->hal_soc,
  1961. pdev->dscp_tid_map[map_id],
  1962. map_id);
  1963. }
  1964. }
  1965. #ifdef QCA_SUPPORT_SON
  1966. /**
  1967. * dp_mark_peer_inact(): Update peer inactivity status
  1968. * @peer_handle - datapath peer handle
  1969. *
  1970. * Return: void
  1971. */
  1972. void dp_mark_peer_inact(void *peer_handle, bool inactive)
  1973. {
  1974. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  1975. struct dp_pdev *pdev;
  1976. struct dp_soc *soc;
  1977. bool inactive_old;
  1978. if (!peer)
  1979. return;
  1980. pdev = peer->vdev->pdev;
  1981. soc = pdev->soc;
  1982. inactive_old = peer->peer_bs_inact_flag == 1;
  1983. if (!inactive)
  1984. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  1985. peer->peer_bs_inact_flag = inactive ? 1 : 0;
  1986. if (inactive_old != inactive) {
  1987. /**
  1988. * Note: a node lookup can happen in RX datapath context
  1989. * when a node changes from inactive to active (at most once
  1990. * per inactivity timeout threshold)
  1991. */
  1992. if (soc->cdp_soc.ol_ops->record_act_change) {
  1993. soc->cdp_soc.ol_ops->record_act_change(pdev->osif_pdev,
  1994. peer->mac_addr.raw, !inactive);
  1995. }
  1996. }
  1997. }
  1998. /**
  1999. * dp_txrx_peer_find_inact_timeout_handler(): Inactivity timeout function
  2000. *
  2001. * Periodically checks the inactivity status
  2002. */
  2003. static os_timer_func(dp_txrx_peer_find_inact_timeout_handler)
  2004. {
  2005. struct dp_pdev *pdev;
  2006. struct dp_vdev *vdev;
  2007. struct dp_peer *peer;
  2008. struct dp_soc *soc;
  2009. int i;
  2010. OS_GET_TIMER_ARG(soc, struct dp_soc *);
  2011. qdf_spin_lock(&soc->peer_ref_mutex);
  2012. for (i = 0; i < soc->pdev_count; i++) {
  2013. pdev = soc->pdev_list[i];
  2014. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  2015. if (vdev->opmode != wlan_op_mode_ap)
  2016. continue;
  2017. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2018. if (!peer->authorize) {
  2019. /**
  2020. * Inactivity check only interested in
  2021. * connected node
  2022. */
  2023. continue;
  2024. }
  2025. if (peer->peer_bs_inact > soc->pdev_bs_inact_reload) {
  2026. /**
  2027. * This check ensures we do not wait extra long
  2028. * due to the potential race condition
  2029. */
  2030. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  2031. }
  2032. if (peer->peer_bs_inact > 0) {
  2033. /* Do not let it wrap around */
  2034. peer->peer_bs_inact--;
  2035. }
  2036. if (peer->peer_bs_inact == 0)
  2037. dp_mark_peer_inact(peer, true);
  2038. }
  2039. }
  2040. }
  2041. qdf_spin_unlock(&soc->peer_ref_mutex);
  2042. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  2043. soc->pdev_bs_inact_interval * 1000);
  2044. }
  2045. /**
  2046. * dp_free_inact_timer(): free inact timer
  2047. * @timer - inact timer handle
  2048. *
  2049. * Return: bool
  2050. */
  2051. void dp_free_inact_timer(struct dp_soc *soc)
  2052. {
  2053. qdf_timer_free(&soc->pdev_bs_inact_timer);
  2054. }
  2055. #else
  2056. void dp_mark_peer_inact(void *peer, bool inactive)
  2057. {
  2058. return;
  2059. }
  2060. void dp_free_inact_timer(struct dp_soc *soc)
  2061. {
  2062. return;
  2063. }
  2064. #endif
  2065. /*
  2066. * dp_pdev_attach_wifi3() - attach txrx pdev
  2067. * @ctrl_pdev: Opaque PDEV object
  2068. * @txrx_soc: Datapath SOC handle
  2069. * @htc_handle: HTC handle for host-target interface
  2070. * @qdf_osdev: QDF OS device
  2071. * @pdev_id: PDEV ID
  2072. *
  2073. * Return: DP PDEV handle on success, NULL on failure
  2074. */
  2075. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2076. struct cdp_cfg *ctrl_pdev,
  2077. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2078. {
  2079. int tx_ring_size;
  2080. int tx_comp_ring_size;
  2081. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2082. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2083. if (!pdev) {
  2084. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2085. FL("DP PDEV memory allocation failed"));
  2086. goto fail0;
  2087. }
  2088. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach();
  2089. if (!pdev->wlan_cfg_ctx) {
  2090. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2091. FL("pdev cfg_attach failed"));
  2092. qdf_mem_free(pdev);
  2093. goto fail0;
  2094. }
  2095. /*
  2096. * set nss pdev config based on soc config
  2097. */
  2098. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2099. (wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx) & (1 << pdev_id)));
  2100. pdev->soc = soc;
  2101. pdev->osif_pdev = ctrl_pdev;
  2102. pdev->pdev_id = pdev_id;
  2103. soc->pdev_list[pdev_id] = pdev;
  2104. soc->pdev_count++;
  2105. TAILQ_INIT(&pdev->vdev_list);
  2106. pdev->vdev_count = 0;
  2107. qdf_spinlock_create(&pdev->tx_mutex);
  2108. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2109. TAILQ_INIT(&pdev->neighbour_peers_list);
  2110. if (dp_soc_cmn_setup(soc)) {
  2111. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2112. FL("dp_soc_cmn_setup failed"));
  2113. goto fail1;
  2114. }
  2115. /* Setup per PDEV TCL rings if configured */
  2116. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2117. tx_ring_size =
  2118. wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2119. tx_comp_ring_size =
  2120. wlan_cfg_tx_comp_ring_size(soc->wlan_cfg_ctx);
  2121. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2122. pdev_id, pdev_id, tx_ring_size)) {
  2123. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2124. FL("dp_srng_setup failed for tcl_data_ring"));
  2125. goto fail1;
  2126. }
  2127. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2128. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2129. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2130. FL("dp_srng_setup failed for tx_comp_ring"));
  2131. goto fail1;
  2132. }
  2133. soc->num_tcl_data_rings++;
  2134. }
  2135. /* Tx specific init */
  2136. if (dp_tx_pdev_attach(pdev)) {
  2137. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2138. FL("dp_tx_pdev_attach failed"));
  2139. goto fail1;
  2140. }
  2141. /* Setup per PDEV REO rings if configured */
  2142. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2143. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2144. pdev_id, pdev_id, REO_DST_RING_SIZE)) {
  2145. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2146. FL("dp_srng_setup failed for reo_dest_ringn"));
  2147. goto fail1;
  2148. }
  2149. soc->num_reo_dest_rings++;
  2150. }
  2151. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2152. RXDMA_REFILL_RING_SIZE)) {
  2153. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2154. FL("dp_srng_setup failed rx refill ring"));
  2155. goto fail1;
  2156. }
  2157. if (dp_rxdma_ring_setup(soc, pdev)) {
  2158. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2159. FL("RXDMA ring config failed"));
  2160. goto fail1;
  2161. }
  2162. if (dp_srng_setup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0,
  2163. pdev_id, RXDMA_MONITOR_BUF_RING_SIZE)) {
  2164. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2165. FL("dp_srng_setup failed for rxdma_mon_buf_ring"));
  2166. goto fail1;
  2167. }
  2168. if (dp_srng_setup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0,
  2169. pdev_id, RXDMA_MONITOR_DST_RING_SIZE)) {
  2170. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2171. FL("dp_srng_setup failed for rxdma_mon_dst_ring"));
  2172. goto fail1;
  2173. }
  2174. if (dp_srng_setup(soc, &pdev->rxdma_mon_status_ring,
  2175. RXDMA_MONITOR_STATUS, 0, pdev_id,
  2176. RXDMA_MONITOR_STATUS_RING_SIZE)) {
  2177. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2178. FL("dp_srng_setup failed for rxdma_mon_status_ring"));
  2179. goto fail1;
  2180. }
  2181. if (dp_srng_setup(soc, &pdev->rxdma_mon_desc_ring,
  2182. RXDMA_MONITOR_DESC, 0, pdev_id, RXDMA_MONITOR_DESC_RING_SIZE)) {
  2183. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2184. "dp_srng_setup failed for rxdma_mon_desc_ring\n");
  2185. goto fail1;
  2186. }
  2187. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2188. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2189. 0, pdev_id, RXDMA_ERR_DST_RING_SIZE)) {
  2190. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2191. FL("dp_srng_setup failed for rxdma_err_dst_ring"));
  2192. goto fail1;
  2193. }
  2194. }
  2195. /* Setup second Rx refill buffer ring */
  2196. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF, 2,
  2197. pdev->pdev_id, RXDMA_REFILL_RING_SIZE)) {
  2198. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2199. FL("dp_srng_setup failed second rx refill ring"));
  2200. goto fail1;
  2201. }
  2202. if (dp_ipa_ring_resource_setup(soc, pdev))
  2203. goto fail1;
  2204. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2205. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2206. FL("dp_ipa_uc_attach failed"));
  2207. goto fail1;
  2208. }
  2209. /* Rx specific init */
  2210. if (dp_rx_pdev_attach(pdev)) {
  2211. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2212. FL("dp_rx_pdev_attach failed"));
  2213. goto fail0;
  2214. }
  2215. DP_STATS_INIT(pdev);
  2216. /* Monitor filter init */
  2217. pdev->mon_filter_mode = MON_FILTER_ALL;
  2218. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2219. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2220. pdev->fp_data_filter = FILTER_DATA_ALL;
  2221. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2222. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2223. pdev->mo_data_filter = FILTER_DATA_ALL;
  2224. #ifndef CONFIG_WIN
  2225. /* MCL */
  2226. dp_local_peer_id_pool_init(pdev);
  2227. #endif
  2228. dp_dscp_tid_map_setup(pdev);
  2229. /* Rx monitor mode specific init */
  2230. if (dp_rx_pdev_mon_attach(pdev)) {
  2231. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2232. "dp_rx_pdev_attach failed\n");
  2233. goto fail1;
  2234. }
  2235. if (dp_wdi_event_attach(pdev)) {
  2236. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2237. "dp_wdi_evet_attach failed\n");
  2238. goto fail1;
  2239. }
  2240. /* set the reo destination during initialization */
  2241. pdev->reo_dest = pdev->pdev_id + 1;
  2242. return (struct cdp_pdev *)pdev;
  2243. fail1:
  2244. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2245. fail0:
  2246. return NULL;
  2247. }
  2248. /*
  2249. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2250. * @soc: data path SoC handle
  2251. * @pdev: Physical device handle
  2252. *
  2253. * Return: void
  2254. */
  2255. #ifdef QCA_HOST2FW_RXBUF_RING
  2256. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2257. struct dp_pdev *pdev)
  2258. {
  2259. int max_mac_rings =
  2260. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2261. int i;
  2262. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2263. max_mac_rings : MAX_RX_MAC_RINGS;
  2264. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2265. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2266. RXDMA_BUF, 1);
  2267. qdf_timer_free(&soc->mon_reap_timer);
  2268. }
  2269. #else
  2270. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2271. struct dp_pdev *pdev)
  2272. {
  2273. }
  2274. #endif
  2275. /*
  2276. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2277. * @pdev: device object
  2278. *
  2279. * Return: void
  2280. */
  2281. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2282. {
  2283. struct dp_neighbour_peer *peer = NULL;
  2284. struct dp_neighbour_peer *temp_peer = NULL;
  2285. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2286. neighbour_peer_list_elem, temp_peer) {
  2287. /* delete this peer from the list */
  2288. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2289. peer, neighbour_peer_list_elem);
  2290. qdf_mem_free(peer);
  2291. }
  2292. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2293. }
  2294. /*
  2295. * dp_pdev_detach_wifi3() - detach txrx pdev
  2296. * @txrx_pdev: Datapath PDEV handle
  2297. * @force: Force detach
  2298. *
  2299. */
  2300. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2301. {
  2302. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2303. struct dp_soc *soc = pdev->soc;
  2304. qdf_nbuf_t curr_nbuf, next_nbuf;
  2305. dp_wdi_event_detach(pdev);
  2306. dp_tx_pdev_detach(pdev);
  2307. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2308. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2309. TCL_DATA, pdev->pdev_id);
  2310. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2311. WBM2SW_RELEASE, pdev->pdev_id);
  2312. }
  2313. dp_pktlogmod_exit(pdev);
  2314. dp_rx_pdev_detach(pdev);
  2315. dp_rx_pdev_mon_detach(pdev);
  2316. dp_neighbour_peers_detach(pdev);
  2317. qdf_spinlock_destroy(&pdev->tx_mutex);
  2318. dp_ipa_uc_detach(soc, pdev);
  2319. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF, 2);
  2320. /* Cleanup per PDEV REO rings if configured */
  2321. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2322. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2323. REO_DST, pdev->pdev_id);
  2324. }
  2325. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2326. dp_rxdma_ring_cleanup(soc, pdev);
  2327. dp_srng_cleanup(soc, &pdev->rxdma_mon_buf_ring, RXDMA_MONITOR_BUF, 0);
  2328. dp_srng_cleanup(soc, &pdev->rxdma_mon_dst_ring, RXDMA_MONITOR_DST, 0);
  2329. dp_srng_cleanup(soc, &pdev->rxdma_mon_status_ring,
  2330. RXDMA_MONITOR_STATUS, 0);
  2331. dp_srng_cleanup(soc, &pdev->rxdma_mon_desc_ring,
  2332. RXDMA_MONITOR_DESC, 0);
  2333. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2334. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST, 0);
  2335. } else {
  2336. int i;
  2337. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2338. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[i],
  2339. RXDMA_DST, 0);
  2340. }
  2341. curr_nbuf = pdev->invalid_peer_head_msdu;
  2342. while (curr_nbuf) {
  2343. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2344. qdf_nbuf_free(curr_nbuf);
  2345. curr_nbuf = next_nbuf;
  2346. }
  2347. soc->pdev_list[pdev->pdev_id] = NULL;
  2348. soc->pdev_count--;
  2349. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2350. qdf_mem_free(pdev->dp_txrx_handle);
  2351. qdf_mem_free(pdev);
  2352. }
  2353. /*
  2354. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2355. * @soc: DP SOC handle
  2356. */
  2357. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2358. {
  2359. struct reo_desc_list_node *desc;
  2360. struct dp_rx_tid *rx_tid;
  2361. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2362. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2363. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2364. rx_tid = &desc->rx_tid;
  2365. qdf_mem_unmap_nbytes_single(soc->osdev,
  2366. rx_tid->hw_qdesc_paddr,
  2367. QDF_DMA_BIDIRECTIONAL,
  2368. rx_tid->hw_qdesc_alloc_size);
  2369. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2370. qdf_mem_free(desc);
  2371. }
  2372. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2373. qdf_list_destroy(&soc->reo_desc_freelist);
  2374. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2375. }
  2376. /*
  2377. * dp_soc_detach_wifi3() - Detach txrx SOC
  2378. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2379. */
  2380. static void dp_soc_detach_wifi3(void *txrx_soc)
  2381. {
  2382. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2383. int i;
  2384. qdf_atomic_set(&soc->cmn_init_done, 0);
  2385. qdf_flush_work(&soc->htt_stats.work);
  2386. qdf_disable_work(&soc->htt_stats.work);
  2387. /* Free pending htt stats messages */
  2388. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2389. dp_free_inact_timer(soc);
  2390. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2391. if (soc->pdev_list[i])
  2392. dp_pdev_detach_wifi3(
  2393. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2394. }
  2395. dp_peer_find_detach(soc);
  2396. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2397. * SW descriptors
  2398. */
  2399. /* Free the ring memories */
  2400. /* Common rings */
  2401. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2402. dp_tx_soc_detach(soc);
  2403. /* Tx data rings */
  2404. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2405. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2406. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2407. TCL_DATA, i);
  2408. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2409. WBM2SW_RELEASE, i);
  2410. }
  2411. }
  2412. /* TCL command and status rings */
  2413. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2414. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2415. /* Rx data rings */
  2416. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2417. soc->num_reo_dest_rings =
  2418. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2419. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2420. /* TODO: Get number of rings and ring sizes
  2421. * from wlan_cfg
  2422. */
  2423. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2424. REO_DST, i);
  2425. }
  2426. }
  2427. /* REO reinjection ring */
  2428. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2429. /* Rx release ring */
  2430. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2431. /* Rx exception ring */
  2432. /* TODO: Better to store ring_type and ring_num in
  2433. * dp_srng during setup
  2434. */
  2435. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2436. /* REO command and status rings */
  2437. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2438. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2439. dp_hw_link_desc_pool_cleanup(soc);
  2440. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2441. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2442. htt_soc_detach(soc->htt_handle);
  2443. dp_reo_cmdlist_destroy(soc);
  2444. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2445. dp_reo_desc_freelist_destroy(soc);
  2446. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2447. dp_soc_wds_detach(soc);
  2448. qdf_spinlock_destroy(&soc->ast_lock);
  2449. qdf_mem_free(soc);
  2450. }
  2451. /*
  2452. * dp_rxdma_ring_config() - configure the RX DMA rings
  2453. *
  2454. * This function is used to configure the MAC rings.
  2455. * On MCL host provides buffers in Host2FW ring
  2456. * FW refills (copies) buffers to the ring and updates
  2457. * ring_idx in register
  2458. *
  2459. * @soc: data path SoC handle
  2460. *
  2461. * Return: void
  2462. */
  2463. #ifdef QCA_HOST2FW_RXBUF_RING
  2464. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2465. {
  2466. int i;
  2467. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2468. struct dp_pdev *pdev = soc->pdev_list[i];
  2469. if (pdev) {
  2470. int mac_id = 0;
  2471. int j;
  2472. bool dbs_enable = 0;
  2473. int max_mac_rings =
  2474. wlan_cfg_get_num_mac_rings
  2475. (pdev->wlan_cfg_ctx);
  2476. htt_srng_setup(soc->htt_handle, 0,
  2477. pdev->rx_refill_buf_ring.hal_srng,
  2478. RXDMA_BUF);
  2479. if (pdev->rx_refill_buf_ring2.hal_srng)
  2480. htt_srng_setup(soc->htt_handle, 0,
  2481. pdev->rx_refill_buf_ring2.hal_srng,
  2482. RXDMA_BUF);
  2483. if (soc->cdp_soc.ol_ops->
  2484. is_hw_dbs_2x2_capable) {
  2485. dbs_enable = soc->cdp_soc.ol_ops->
  2486. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  2487. }
  2488. if (dbs_enable) {
  2489. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2490. QDF_TRACE_LEVEL_ERROR,
  2491. FL("DBS enabled max_mac_rings %d\n"),
  2492. max_mac_rings);
  2493. } else {
  2494. max_mac_rings = 1;
  2495. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2496. QDF_TRACE_LEVEL_ERROR,
  2497. FL("DBS disabled, max_mac_rings %d\n"),
  2498. max_mac_rings);
  2499. }
  2500. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2501. FL("pdev_id %d max_mac_rings %d\n"),
  2502. pdev->pdev_id, max_mac_rings);
  2503. for (j = 0; j < max_mac_rings; j++) {
  2504. QDF_TRACE(QDF_MODULE_ID_TXRX,
  2505. QDF_TRACE_LEVEL_ERROR,
  2506. FL("mac_id %d\n"), mac_id);
  2507. htt_srng_setup(soc->htt_handle, mac_id,
  2508. pdev->rx_mac_buf_ring[j]
  2509. .hal_srng,
  2510. RXDMA_BUF);
  2511. htt_srng_setup(soc->htt_handle, mac_id,
  2512. pdev->rxdma_err_dst_ring[j]
  2513. .hal_srng,
  2514. RXDMA_DST);
  2515. mac_id++;
  2516. }
  2517. /* Configure monitor mode rings */
  2518. htt_srng_setup(soc->htt_handle, i,
  2519. pdev->rxdma_mon_buf_ring.hal_srng,
  2520. RXDMA_MONITOR_BUF);
  2521. htt_srng_setup(soc->htt_handle, i,
  2522. pdev->rxdma_mon_dst_ring.hal_srng,
  2523. RXDMA_MONITOR_DST);
  2524. htt_srng_setup(soc->htt_handle, i,
  2525. pdev->rxdma_mon_status_ring.hal_srng,
  2526. RXDMA_MONITOR_STATUS);
  2527. htt_srng_setup(soc->htt_handle, i,
  2528. pdev->rxdma_mon_desc_ring.hal_srng,
  2529. RXDMA_MONITOR_DESC);
  2530. }
  2531. }
  2532. /*
  2533. * Timer to reap rxdma status rings.
  2534. * Needed until we enable ppdu end interrupts
  2535. */
  2536. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  2537. dp_service_mon_rings, (void *)soc,
  2538. QDF_TIMER_TYPE_WAKE_APPS);
  2539. soc->reap_timer_init = 1;
  2540. }
  2541. #else
  2542. static void dp_rxdma_ring_config(struct dp_soc *soc)
  2543. {
  2544. int i;
  2545. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2546. struct dp_pdev *pdev = soc->pdev_list[i];
  2547. if (pdev) {
  2548. int ring_idx = dp_get_ring_id_for_mac_id(soc, i);
  2549. htt_srng_setup(soc->htt_handle, i,
  2550. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  2551. htt_srng_setup(soc->htt_handle, i,
  2552. pdev->rxdma_mon_buf_ring.hal_srng,
  2553. RXDMA_MONITOR_BUF);
  2554. htt_srng_setup(soc->htt_handle, i,
  2555. pdev->rxdma_mon_dst_ring.hal_srng,
  2556. RXDMA_MONITOR_DST);
  2557. htt_srng_setup(soc->htt_handle, i,
  2558. pdev->rxdma_mon_status_ring.hal_srng,
  2559. RXDMA_MONITOR_STATUS);
  2560. htt_srng_setup(soc->htt_handle, i,
  2561. pdev->rxdma_mon_desc_ring.hal_srng,
  2562. RXDMA_MONITOR_DESC);
  2563. htt_srng_setup(soc->htt_handle, i,
  2564. pdev->rxdma_err_dst_ring[ring_idx].hal_srng,
  2565. RXDMA_DST);
  2566. }
  2567. }
  2568. }
  2569. #endif
  2570. /*
  2571. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  2572. * @txrx_soc: Datapath SOC handle
  2573. */
  2574. static int dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  2575. {
  2576. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  2577. htt_soc_attach_target(soc->htt_handle);
  2578. dp_rxdma_ring_config(soc);
  2579. DP_STATS_INIT(soc);
  2580. /* initialize work queue for stats processing */
  2581. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  2582. return 0;
  2583. }
  2584. /*
  2585. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  2586. * @txrx_soc: Datapath SOC handle
  2587. */
  2588. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  2589. {
  2590. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2591. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  2592. }
  2593. /*
  2594. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  2595. * @txrx_soc: Datapath SOC handle
  2596. * @nss_cfg: nss config
  2597. */
  2598. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  2599. {
  2600. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  2601. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  2602. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  2603. /*
  2604. * TODO: masked out based on the per offloaded radio
  2605. */
  2606. if (config == dp_nss_cfg_dbdc) {
  2607. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  2608. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  2609. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  2610. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  2611. }
  2612. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2613. FL("nss-wifi<0> nss config is enabled"));
  2614. }
  2615. /*
  2616. * dp_vdev_attach_wifi3() - attach txrx vdev
  2617. * @txrx_pdev: Datapath PDEV handle
  2618. * @vdev_mac_addr: MAC address of the virtual interface
  2619. * @vdev_id: VDEV Id
  2620. * @wlan_op_mode: VDEV operating mode
  2621. *
  2622. * Return: DP VDEV handle on success, NULL on failure
  2623. */
  2624. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  2625. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  2626. {
  2627. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2628. struct dp_soc *soc = pdev->soc;
  2629. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  2630. int tx_ring_size;
  2631. if (!vdev) {
  2632. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2633. FL("DP VDEV memory allocation failed"));
  2634. goto fail0;
  2635. }
  2636. vdev->pdev = pdev;
  2637. vdev->vdev_id = vdev_id;
  2638. vdev->opmode = op_mode;
  2639. vdev->osdev = soc->osdev;
  2640. vdev->osif_rx = NULL;
  2641. vdev->osif_rsim_rx_decap = NULL;
  2642. vdev->osif_get_key = NULL;
  2643. vdev->osif_rx_mon = NULL;
  2644. vdev->osif_tx_free_ext = NULL;
  2645. vdev->osif_vdev = NULL;
  2646. vdev->delete.pending = 0;
  2647. vdev->safemode = 0;
  2648. vdev->drop_unenc = 1;
  2649. vdev->sec_type = cdp_sec_type_none;
  2650. #ifdef notyet
  2651. vdev->filters_num = 0;
  2652. #endif
  2653. qdf_mem_copy(
  2654. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2655. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2656. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  2657. vdev->dscp_tid_map_id = 0;
  2658. vdev->mcast_enhancement_en = 0;
  2659. tx_ring_size = wlan_cfg_tx_ring_size(soc->wlan_cfg_ctx);
  2660. /* TODO: Initialize default HTT meta data that will be used in
  2661. * TCL descriptors for packets transmitted from this VDEV
  2662. */
  2663. TAILQ_INIT(&vdev->peer_list);
  2664. /* add this vdev into the pdev's list */
  2665. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  2666. pdev->vdev_count++;
  2667. dp_tx_vdev_attach(vdev);
  2668. if (QDF_STATUS_SUCCESS != dp_tx_flow_pool_map_handler(pdev, vdev_id,
  2669. FLOW_TYPE_VDEV, vdev_id, tx_ring_size))
  2670. goto fail1;
  2671. if ((soc->intr_mode == DP_INTR_POLL) &&
  2672. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  2673. if (pdev->vdev_count == 1)
  2674. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  2675. }
  2676. dp_lro_hash_setup(soc);
  2677. /* LRO */
  2678. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2679. wlan_op_mode_sta == vdev->opmode)
  2680. vdev->lro_enable = true;
  2681. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2682. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  2683. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2684. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  2685. DP_STATS_INIT(vdev);
  2686. if (wlan_op_mode_sta == vdev->opmode)
  2687. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  2688. vdev->mac_addr.raw);
  2689. return (struct cdp_vdev *)vdev;
  2690. fail1:
  2691. dp_tx_vdev_detach(vdev);
  2692. qdf_mem_free(vdev);
  2693. fail0:
  2694. return NULL;
  2695. }
  2696. /**
  2697. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  2698. * @vdev: Datapath VDEV handle
  2699. * @osif_vdev: OSIF vdev handle
  2700. * @txrx_ops: Tx and Rx operations
  2701. *
  2702. * Return: DP VDEV handle on success, NULL on failure
  2703. */
  2704. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  2705. void *osif_vdev,
  2706. struct ol_txrx_ops *txrx_ops)
  2707. {
  2708. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2709. vdev->osif_vdev = osif_vdev;
  2710. vdev->osif_rx = txrx_ops->rx.rx;
  2711. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  2712. vdev->osif_get_key = txrx_ops->get_key;
  2713. vdev->osif_rx_mon = txrx_ops->rx.mon;
  2714. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  2715. #ifdef notyet
  2716. #if ATH_SUPPORT_WAPI
  2717. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  2718. #endif
  2719. #endif
  2720. #ifdef UMAC_SUPPORT_PROXY_ARP
  2721. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  2722. #endif
  2723. vdev->me_convert = txrx_ops->me_convert;
  2724. /* TODO: Enable the following once Tx code is integrated */
  2725. if (vdev->mesh_vdev)
  2726. txrx_ops->tx.tx = dp_tx_send_mesh;
  2727. else
  2728. txrx_ops->tx.tx = dp_tx_send;
  2729. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  2730. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2731. "DP Vdev Register success");
  2732. }
  2733. /**
  2734. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  2735. * @vdev: Datapath VDEV handle
  2736. *
  2737. * Return: void
  2738. */
  2739. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  2740. {
  2741. struct dp_pdev *pdev = vdev->pdev;
  2742. struct dp_soc *soc = pdev->soc;
  2743. struct dp_peer *peer;
  2744. uint16_t *peer_ids;
  2745. uint8_t i = 0, j = 0;
  2746. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  2747. if (!peer_ids) {
  2748. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2749. "DP alloc failure - unable to flush peers");
  2750. return;
  2751. }
  2752. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2753. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  2754. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  2755. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  2756. if (j < soc->max_peers)
  2757. peer_ids[j++] = peer->peer_ids[i];
  2758. }
  2759. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2760. for (i = 0; i < j ; i++)
  2761. dp_rx_peer_unmap_handler(soc, peer_ids[i]);
  2762. qdf_mem_free(peer_ids);
  2763. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2764. FL("Flushed peers for vdev object %pK "), vdev);
  2765. }
  2766. /*
  2767. * dp_vdev_detach_wifi3() - Detach txrx vdev
  2768. * @txrx_vdev: Datapath VDEV handle
  2769. * @callback: Callback OL_IF on completion of detach
  2770. * @cb_context: Callback context
  2771. *
  2772. */
  2773. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  2774. ol_txrx_vdev_delete_cb callback, void *cb_context)
  2775. {
  2776. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2777. struct dp_pdev *pdev = vdev->pdev;
  2778. struct dp_soc *soc = pdev->soc;
  2779. /* preconditions */
  2780. qdf_assert(vdev);
  2781. /* remove the vdev from its parent pdev's list */
  2782. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  2783. if (wlan_op_mode_sta == vdev->opmode)
  2784. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  2785. /*
  2786. * If Target is hung, flush all peers before detaching vdev
  2787. * this will free all references held due to missing
  2788. * unmap commands from Target
  2789. */
  2790. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  2791. dp_vdev_flush_peers(vdev);
  2792. /*
  2793. * Use peer_ref_mutex while accessing peer_list, in case
  2794. * a peer is in the process of being removed from the list.
  2795. */
  2796. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2797. /* check that the vdev has no peers allocated */
  2798. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  2799. /* debug print - will be removed later */
  2800. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  2801. FL("not deleting vdev object %pK (%pM)"
  2802. "until deletion finishes for all its peers"),
  2803. vdev, vdev->mac_addr.raw);
  2804. /* indicate that the vdev needs to be deleted */
  2805. vdev->delete.pending = 1;
  2806. vdev->delete.callback = callback;
  2807. vdev->delete.context = cb_context;
  2808. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2809. return;
  2810. }
  2811. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2812. dp_tx_flow_pool_unmap_handler(pdev, vdev->vdev_id, FLOW_TYPE_VDEV,
  2813. vdev->vdev_id);
  2814. dp_tx_vdev_detach(vdev);
  2815. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2816. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  2817. qdf_mem_free(vdev);
  2818. if (callback)
  2819. callback(cb_context);
  2820. }
  2821. /*
  2822. * dp_peer_create_wifi3() - attach txrx peer
  2823. * @txrx_vdev: Datapath VDEV handle
  2824. * @peer_mac_addr: Peer MAC address
  2825. *
  2826. * Return: DP peeer handle on success, NULL on failure
  2827. */
  2828. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  2829. uint8_t *peer_mac_addr)
  2830. {
  2831. struct dp_peer *peer;
  2832. int i;
  2833. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2834. struct dp_pdev *pdev;
  2835. struct dp_soc *soc;
  2836. /* preconditions */
  2837. qdf_assert(vdev);
  2838. qdf_assert(peer_mac_addr);
  2839. pdev = vdev->pdev;
  2840. soc = pdev->soc;
  2841. #ifdef notyet
  2842. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  2843. soc->mempool_ol_ath_peer);
  2844. #else
  2845. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  2846. #endif
  2847. if (!peer)
  2848. return NULL; /* failure */
  2849. qdf_mem_zero(peer, sizeof(struct dp_peer));
  2850. TAILQ_INIT(&peer->ast_entry_list);
  2851. /* store provided params */
  2852. peer->vdev = vdev;
  2853. dp_peer_add_ast(soc, peer, peer_mac_addr, CDP_TXRX_AST_TYPE_STATIC, 0);
  2854. qdf_spinlock_create(&peer->peer_info_lock);
  2855. qdf_mem_copy(
  2856. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  2857. /* TODO: See of rx_opt_proc is really required */
  2858. peer->rx_opt_proc = soc->rx_opt_proc;
  2859. /* initialize the peer_id */
  2860. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  2861. peer->peer_ids[i] = HTT_INVALID_PEER;
  2862. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  2863. qdf_atomic_init(&peer->ref_cnt);
  2864. /* keep one reference for attach */
  2865. qdf_atomic_inc(&peer->ref_cnt);
  2866. /* add this peer into the vdev's list */
  2867. if (wlan_op_mode_sta == vdev->opmode)
  2868. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  2869. else
  2870. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  2871. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  2872. /* TODO: See if hash based search is required */
  2873. dp_peer_find_hash_add(soc, peer);
  2874. /* Initialize the peer state */
  2875. peer->state = OL_TXRX_PEER_STATE_DISC;
  2876. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2877. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  2878. vdev, peer, peer->mac_addr.raw,
  2879. qdf_atomic_read(&peer->ref_cnt));
  2880. /*
  2881. * For every peer MAp message search and set if bss_peer
  2882. */
  2883. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  2884. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  2885. "vdev bss_peer!!!!");
  2886. peer->bss_peer = 1;
  2887. vdev->vap_bss_peer = peer;
  2888. }
  2889. #ifndef CONFIG_WIN
  2890. dp_local_peer_id_alloc(pdev, peer);
  2891. #endif
  2892. DP_STATS_INIT(peer);
  2893. return (void *)peer;
  2894. }
  2895. /*
  2896. * dp_peer_setup_wifi3() - initialize the peer
  2897. * @vdev_hdl: virtual device object
  2898. * @peer: Peer object
  2899. *
  2900. * Return: void
  2901. */
  2902. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  2903. {
  2904. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  2905. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  2906. struct dp_pdev *pdev;
  2907. struct dp_soc *soc;
  2908. bool hash_based = 0;
  2909. enum cdp_host_reo_dest_ring reo_dest;
  2910. /* preconditions */
  2911. qdf_assert(vdev);
  2912. qdf_assert(peer);
  2913. pdev = vdev->pdev;
  2914. soc = pdev->soc;
  2915. peer->last_assoc_rcvd = 0;
  2916. peer->last_disassoc_rcvd = 0;
  2917. peer->last_deauth_rcvd = 0;
  2918. /*
  2919. * hash based steering is disabled for Radios which are offloaded
  2920. * to NSS
  2921. */
  2922. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  2923. hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  2924. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  2925. FL("hash based steering for pdev: %d is %d\n"),
  2926. pdev->pdev_id, hash_based);
  2927. /*
  2928. * Below line of code will ensure the proper reo_dest ring is choosen
  2929. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  2930. */
  2931. reo_dest = pdev->reo_dest;
  2932. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  2933. /* TODO: Check the destination ring number to be passed to FW */
  2934. soc->cdp_soc.ol_ops->peer_set_default_routing(
  2935. pdev->osif_pdev, peer->mac_addr.raw,
  2936. peer->vdev->vdev_id, hash_based, reo_dest);
  2937. }
  2938. dp_peer_rx_init(pdev, peer);
  2939. return;
  2940. }
  2941. /*
  2942. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  2943. * @vdev_handle: virtual device object
  2944. * @htt_pkt_type: type of pkt
  2945. *
  2946. * Return: void
  2947. */
  2948. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  2949. enum htt_cmn_pkt_type val)
  2950. {
  2951. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2952. vdev->tx_encap_type = val;
  2953. }
  2954. /*
  2955. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  2956. * @vdev_handle: virtual device object
  2957. * @htt_pkt_type: type of pkt
  2958. *
  2959. * Return: void
  2960. */
  2961. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  2962. enum htt_cmn_pkt_type val)
  2963. {
  2964. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  2965. vdev->rx_decap_type = val;
  2966. }
  2967. /*
  2968. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  2969. * @pdev_handle: physical device object
  2970. * @val: reo destination ring index (1 - 4)
  2971. *
  2972. * Return: void
  2973. */
  2974. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  2975. enum cdp_host_reo_dest_ring val)
  2976. {
  2977. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2978. if (pdev)
  2979. pdev->reo_dest = val;
  2980. }
  2981. /*
  2982. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  2983. * @pdev_handle: physical device object
  2984. *
  2985. * Return: reo destination ring index
  2986. */
  2987. static enum cdp_host_reo_dest_ring
  2988. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  2989. {
  2990. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  2991. if (pdev)
  2992. return pdev->reo_dest;
  2993. else
  2994. return cdp_host_reo_dest_ring_unknown;
  2995. }
  2996. #ifdef QCA_SUPPORT_SON
  2997. static void dp_son_peer_authorize(struct dp_peer *peer)
  2998. {
  2999. struct dp_soc *soc;
  3000. soc = peer->vdev->pdev->soc;
  3001. peer->peer_bs_inact_flag = 0;
  3002. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3003. return;
  3004. }
  3005. #else
  3006. static void dp_son_peer_authorize(struct dp_peer *peer)
  3007. {
  3008. return;
  3009. }
  3010. #endif
  3011. /*
  3012. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3013. * @pdev_handle: device object
  3014. * @val: value to be set
  3015. *
  3016. * Return: void
  3017. */
  3018. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3019. uint32_t val)
  3020. {
  3021. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3022. /* Enable/Disable smart mesh filtering. This flag will be checked
  3023. * during rx processing to check if packets are from NAC clients.
  3024. */
  3025. pdev->filter_neighbour_peers = val;
  3026. return 0;
  3027. }
  3028. /*
  3029. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3030. * address for smart mesh filtering
  3031. * @pdev_handle: device object
  3032. * @cmd: Add/Del command
  3033. * @macaddr: nac client mac address
  3034. *
  3035. * Return: void
  3036. */
  3037. static int dp_update_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3038. uint32_t cmd, uint8_t *macaddr)
  3039. {
  3040. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3041. struct dp_neighbour_peer *peer = NULL;
  3042. if (!macaddr)
  3043. goto fail0;
  3044. /* Store address of NAC (neighbour peer) which will be checked
  3045. * against TA of received packets.
  3046. */
  3047. if (cmd == DP_NAC_PARAM_ADD) {
  3048. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3049. sizeof(*peer));
  3050. if (!peer) {
  3051. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3052. FL("DP neighbour peer node memory allocation failed"));
  3053. goto fail0;
  3054. }
  3055. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3056. macaddr, DP_MAC_ADDR_LEN);
  3057. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3058. /* add this neighbour peer into the list */
  3059. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3060. neighbour_peer_list_elem);
  3061. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3062. return 1;
  3063. } else if (cmd == DP_NAC_PARAM_DEL) {
  3064. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3065. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3066. neighbour_peer_list_elem) {
  3067. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3068. macaddr, DP_MAC_ADDR_LEN)) {
  3069. /* delete this peer from the list */
  3070. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3071. peer, neighbour_peer_list_elem);
  3072. qdf_mem_free(peer);
  3073. break;
  3074. }
  3075. }
  3076. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3077. return 1;
  3078. }
  3079. fail0:
  3080. return 0;
  3081. }
  3082. /*
  3083. * dp_get_sec_type() - Get the security type
  3084. * @peer: Datapath peer handle
  3085. * @sec_idx: Security id (mcast, ucast)
  3086. *
  3087. * return sec_type: Security type
  3088. */
  3089. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3090. {
  3091. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3092. return dpeer->security[sec_idx].sec_type;
  3093. }
  3094. /*
  3095. * dp_peer_authorize() - authorize txrx peer
  3096. * @peer_handle: Datapath peer handle
  3097. * @authorize
  3098. *
  3099. */
  3100. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3101. {
  3102. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3103. struct dp_soc *soc;
  3104. if (peer != NULL) {
  3105. soc = peer->vdev->pdev->soc;
  3106. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3107. dp_son_peer_authorize(peer);
  3108. peer->authorize = authorize ? 1 : 0;
  3109. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3110. }
  3111. }
  3112. #ifdef QCA_SUPPORT_SON
  3113. /*
  3114. * dp_txrx_update_inact_threshold() - Update inact timer threshold
  3115. * @pdev_handle: Device handle
  3116. * @new_threshold : updated threshold value
  3117. *
  3118. */
  3119. static void
  3120. dp_txrx_update_inact_threshold(struct cdp_pdev *pdev_handle,
  3121. u_int16_t new_threshold)
  3122. {
  3123. struct dp_vdev *vdev;
  3124. struct dp_peer *peer;
  3125. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3126. struct dp_soc *soc = pdev->soc;
  3127. u_int16_t old_threshold = soc->pdev_bs_inact_reload;
  3128. if (old_threshold == new_threshold)
  3129. return;
  3130. soc->pdev_bs_inact_reload = new_threshold;
  3131. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3132. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3133. if (vdev->opmode != wlan_op_mode_ap)
  3134. continue;
  3135. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3136. if (!peer->authorize)
  3137. continue;
  3138. if (old_threshold - peer->peer_bs_inact >=
  3139. new_threshold) {
  3140. dp_mark_peer_inact((void *)peer, true);
  3141. peer->peer_bs_inact = 0;
  3142. } else {
  3143. peer->peer_bs_inact = new_threshold -
  3144. (old_threshold - peer->peer_bs_inact);
  3145. }
  3146. }
  3147. }
  3148. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3149. }
  3150. /**
  3151. * dp_txrx_reset_inact_count(): Reset inact count
  3152. * @pdev_handle - device handle
  3153. *
  3154. * Return: void
  3155. */
  3156. static void
  3157. dp_txrx_reset_inact_count(struct cdp_pdev *pdev_handle)
  3158. {
  3159. struct dp_vdev *vdev = NULL;
  3160. struct dp_peer *peer = NULL;
  3161. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3162. struct dp_soc *soc = pdev->soc;
  3163. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3164. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3165. if (vdev->opmode != wlan_op_mode_ap)
  3166. continue;
  3167. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3168. if (!peer->authorize)
  3169. continue;
  3170. peer->peer_bs_inact = soc->pdev_bs_inact_reload;
  3171. }
  3172. }
  3173. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3174. }
  3175. /**
  3176. * dp_set_inact_params(): set inactivity params
  3177. * @pdev_handle - device handle
  3178. * @inact_check_interval - inactivity interval
  3179. * @inact_normal - Inactivity normal
  3180. * @inact_overload - Inactivity overload
  3181. *
  3182. * Return: bool
  3183. */
  3184. bool dp_set_inact_params(struct cdp_pdev *pdev_handle,
  3185. u_int16_t inact_check_interval,
  3186. u_int16_t inact_normal, u_int16_t inact_overload)
  3187. {
  3188. struct dp_soc *soc;
  3189. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3190. if (!pdev)
  3191. return false;
  3192. soc = pdev->soc;
  3193. if (!soc)
  3194. return false;
  3195. soc->pdev_bs_inact_interval = inact_check_interval;
  3196. soc->pdev_bs_inact_normal = inact_normal;
  3197. soc->pdev_bs_inact_overload = inact_overload;
  3198. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3199. soc->pdev_bs_inact_normal);
  3200. return true;
  3201. }
  3202. /**
  3203. * dp_start_inact_timer(): Inactivity timer start
  3204. * @pdev_handle - device handle
  3205. * @enable - Inactivity timer start/stop
  3206. *
  3207. * Return: bool
  3208. */
  3209. bool dp_start_inact_timer(struct cdp_pdev *pdev_handle, bool enable)
  3210. {
  3211. struct dp_soc *soc;
  3212. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3213. if (!pdev)
  3214. return false;
  3215. soc = pdev->soc;
  3216. if (!soc)
  3217. return false;
  3218. if (enable) {
  3219. dp_txrx_reset_inact_count((struct cdp_pdev *)pdev);
  3220. qdf_timer_mod(&soc->pdev_bs_inact_timer,
  3221. soc->pdev_bs_inact_interval * 1000);
  3222. } else {
  3223. qdf_timer_stop(&soc->pdev_bs_inact_timer);
  3224. }
  3225. return true;
  3226. }
  3227. /**
  3228. * dp_set_overload(): Set inactivity overload
  3229. * @pdev_handle - device handle
  3230. * @overload - overload status
  3231. *
  3232. * Return: void
  3233. */
  3234. void dp_set_overload(struct cdp_pdev *pdev_handle, bool overload)
  3235. {
  3236. struct dp_soc *soc;
  3237. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3238. if (!pdev)
  3239. return;
  3240. soc = pdev->soc;
  3241. if (!soc)
  3242. return;
  3243. dp_txrx_update_inact_threshold((struct cdp_pdev *)pdev,
  3244. overload ? soc->pdev_bs_inact_overload :
  3245. soc->pdev_bs_inact_normal);
  3246. }
  3247. /**
  3248. * dp_peer_is_inact(): check whether peer is inactive
  3249. * @peer_handle - datapath peer handle
  3250. *
  3251. * Return: bool
  3252. */
  3253. bool dp_peer_is_inact(void *peer_handle)
  3254. {
  3255. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3256. if (!peer)
  3257. return false;
  3258. return peer->peer_bs_inact_flag == 1;
  3259. }
  3260. /**
  3261. * dp_init_inact_timer: initialize the inact timer
  3262. * @soc - SOC handle
  3263. *
  3264. * Return: void
  3265. */
  3266. void dp_init_inact_timer(struct dp_soc *soc)
  3267. {
  3268. qdf_timer_init(soc->osdev, &soc->pdev_bs_inact_timer,
  3269. dp_txrx_peer_find_inact_timeout_handler,
  3270. (void *)soc, QDF_TIMER_TYPE_WAKE_APPS);
  3271. }
  3272. #else
  3273. bool dp_set_inact_params(struct cdp_pdev *pdev, u_int16_t inact_check_interval,
  3274. u_int16_t inact_normal, u_int16_t inact_overload)
  3275. {
  3276. return false;
  3277. }
  3278. bool dp_start_inact_timer(struct cdp_pdev *pdev, bool enable)
  3279. {
  3280. return false;
  3281. }
  3282. void dp_set_overload(struct cdp_pdev *pdev, bool overload)
  3283. {
  3284. return;
  3285. }
  3286. void dp_init_inact_timer(struct dp_soc *soc)
  3287. {
  3288. return;
  3289. }
  3290. bool dp_peer_is_inact(void *peer)
  3291. {
  3292. return false;
  3293. }
  3294. #endif
  3295. /*
  3296. * dp_peer_unref_delete() - unref and delete peer
  3297. * @peer_handle: Datapath peer handle
  3298. *
  3299. */
  3300. void dp_peer_unref_delete(void *peer_handle)
  3301. {
  3302. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3303. struct dp_peer *bss_peer = NULL;
  3304. struct dp_vdev *vdev = peer->vdev;
  3305. struct dp_pdev *pdev = vdev->pdev;
  3306. struct dp_soc *soc = pdev->soc;
  3307. struct dp_peer *tmppeer;
  3308. int found = 0;
  3309. uint16_t peer_id;
  3310. uint16_t vdev_id;
  3311. /*
  3312. * Hold the lock all the way from checking if the peer ref count
  3313. * is zero until the peer references are removed from the hash
  3314. * table and vdev list (if the peer ref count is zero).
  3315. * This protects against a new HL tx operation starting to use the
  3316. * peer object just after this function concludes it's done being used.
  3317. * Furthermore, the lock needs to be held while checking whether the
  3318. * vdev's list of peers is empty, to make sure that list is not modified
  3319. * concurrently with the empty check.
  3320. */
  3321. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3322. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3323. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  3324. peer, qdf_atomic_read(&peer->ref_cnt));
  3325. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  3326. peer_id = peer->peer_ids[0];
  3327. vdev_id = vdev->vdev_id;
  3328. /*
  3329. * Make sure that the reference to the peer in
  3330. * peer object map is removed
  3331. */
  3332. if (peer_id != HTT_INVALID_PEER)
  3333. soc->peer_id_to_obj_map[peer_id] = NULL;
  3334. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3335. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  3336. /* remove the reference to the peer from the hash table */
  3337. dp_peer_find_hash_remove(soc, peer);
  3338. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  3339. if (tmppeer == peer) {
  3340. found = 1;
  3341. break;
  3342. }
  3343. }
  3344. if (found) {
  3345. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  3346. peer_list_elem);
  3347. } else {
  3348. /*Ignoring the remove operation as peer not found*/
  3349. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3350. "peer %pK not found in vdev (%pK)->peer_list:%pK",
  3351. peer, vdev, &peer->vdev->peer_list);
  3352. }
  3353. /* cleanup the peer data */
  3354. dp_peer_cleanup(vdev, peer);
  3355. /* check whether the parent vdev has no peers left */
  3356. if (TAILQ_EMPTY(&vdev->peer_list)) {
  3357. /*
  3358. * Now that there are no references to the peer, we can
  3359. * release the peer reference lock.
  3360. */
  3361. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3362. /*
  3363. * Check if the parent vdev was waiting for its peers
  3364. * to be deleted, in order for it to be deleted too.
  3365. */
  3366. if (vdev->delete.pending) {
  3367. ol_txrx_vdev_delete_cb vdev_delete_cb =
  3368. vdev->delete.callback;
  3369. void *vdev_delete_context =
  3370. vdev->delete.context;
  3371. QDF_TRACE(QDF_MODULE_ID_DP,
  3372. QDF_TRACE_LEVEL_INFO_HIGH,
  3373. FL("deleting vdev object %pK (%pM)"
  3374. " - its last peer is done"),
  3375. vdev, vdev->mac_addr.raw);
  3376. /* all peers are gone, go ahead and delete it */
  3377. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  3378. FLOW_TYPE_VDEV,
  3379. vdev_id);
  3380. dp_tx_vdev_detach(vdev);
  3381. QDF_TRACE(QDF_MODULE_ID_DP,
  3382. QDF_TRACE_LEVEL_INFO_HIGH,
  3383. FL("deleting vdev object %pK (%pM)"),
  3384. vdev, vdev->mac_addr.raw);
  3385. qdf_mem_free(vdev);
  3386. vdev = NULL;
  3387. if (vdev_delete_cb)
  3388. vdev_delete_cb(vdev_delete_context);
  3389. }
  3390. } else {
  3391. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3392. }
  3393. if (vdev) {
  3394. if (vdev->vap_bss_peer == peer) {
  3395. vdev->vap_bss_peer = NULL;
  3396. }
  3397. }
  3398. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3399. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->osif_pdev,
  3400. vdev_id, peer->mac_addr.raw);
  3401. }
  3402. if (!vdev || !vdev->vap_bss_peer) {
  3403. goto free_peer;
  3404. }
  3405. #ifdef notyet
  3406. qdf_mempool_free(soc->osdev, soc->mempool_ol_ath_peer, peer);
  3407. #else
  3408. bss_peer = vdev->vap_bss_peer;
  3409. DP_UPDATE_STATS(bss_peer, peer);
  3410. free_peer:
  3411. qdf_mem_free(peer);
  3412. #endif
  3413. } else {
  3414. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3415. }
  3416. }
  3417. /*
  3418. * dp_peer_detach_wifi3() – Detach txrx peer
  3419. * @peer_handle: Datapath peer handle
  3420. * @bitmap: bitmap indicating special handling of request.
  3421. *
  3422. */
  3423. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  3424. {
  3425. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3426. /* redirect the peer's rx delivery function to point to a
  3427. * discard func
  3428. */
  3429. peer->rx_opt_proc = dp_rx_discard;
  3430. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3431. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  3432. #ifndef CONFIG_WIN
  3433. dp_local_peer_id_free(peer->vdev->pdev, peer);
  3434. #endif
  3435. qdf_spinlock_destroy(&peer->peer_info_lock);
  3436. /*
  3437. * Remove the reference added during peer_attach.
  3438. * The peer will still be left allocated until the
  3439. * PEER_UNMAP message arrives to remove the other
  3440. * reference, added by the PEER_MAP message.
  3441. */
  3442. dp_peer_unref_delete(peer_handle);
  3443. }
  3444. /*
  3445. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  3446. * @peer_handle: Datapath peer handle
  3447. *
  3448. */
  3449. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  3450. {
  3451. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3452. return vdev->mac_addr.raw;
  3453. }
  3454. /*
  3455. * dp_vdev_set_wds() - Enable per packet stats
  3456. * @vdev_handle: DP VDEV handle
  3457. * @val: value
  3458. *
  3459. * Return: none
  3460. */
  3461. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  3462. {
  3463. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3464. vdev->wds_enabled = val;
  3465. return 0;
  3466. }
  3467. /*
  3468. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  3469. * @peer_handle: Datapath peer handle
  3470. *
  3471. */
  3472. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  3473. uint8_t vdev_id)
  3474. {
  3475. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  3476. struct dp_vdev *vdev = NULL;
  3477. if (qdf_unlikely(!pdev))
  3478. return NULL;
  3479. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3480. if (vdev->vdev_id == vdev_id)
  3481. break;
  3482. }
  3483. return (struct cdp_vdev *)vdev;
  3484. }
  3485. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  3486. {
  3487. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3488. return vdev->opmode;
  3489. }
  3490. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  3491. {
  3492. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  3493. struct dp_pdev *pdev = vdev->pdev;
  3494. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  3495. }
  3496. /**
  3497. * dp_reset_monitor_mode() - Disable monitor mode
  3498. * @pdev_handle: Datapath PDEV handle
  3499. *
  3500. * Return: 0 on success, not 0 on failure
  3501. */
  3502. static int dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  3503. {
  3504. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3505. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3506. struct dp_soc *soc;
  3507. uint8_t pdev_id;
  3508. pdev_id = pdev->pdev_id;
  3509. soc = pdev->soc;
  3510. pdev->monitor_vdev = NULL;
  3511. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3512. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3513. pdev->rxdma_mon_buf_ring.hal_srng,
  3514. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3515. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3516. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3517. RX_BUFFER_SIZE, &htt_tlv_filter);
  3518. return 0;
  3519. }
  3520. /**
  3521. * dp_set_nac() - set peer_nac
  3522. * @peer_handle: Datapath PEER handle
  3523. *
  3524. * Return: void
  3525. */
  3526. static void dp_set_nac(struct cdp_peer *peer_handle)
  3527. {
  3528. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3529. peer->nac = 1;
  3530. }
  3531. /**
  3532. * dp_get_tx_pending() - read pending tx
  3533. * @pdev_handle: Datapath PDEV handle
  3534. *
  3535. * Return: outstanding tx
  3536. */
  3537. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  3538. {
  3539. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3540. return qdf_atomic_read(&pdev->num_tx_outstanding);
  3541. }
  3542. /**
  3543. * dp_get_peer_mac_from_peer_id() - get peer mac
  3544. * @pdev_handle: Datapath PDEV handle
  3545. * @peer_id: Peer ID
  3546. * @peer_mac: MAC addr of PEER
  3547. *
  3548. * Return: void
  3549. */
  3550. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  3551. uint32_t peer_id, uint8_t *peer_mac)
  3552. {
  3553. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3554. struct dp_peer *peer;
  3555. if (pdev && peer_mac) {
  3556. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  3557. if (peer && peer->mac_addr.raw) {
  3558. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  3559. DP_MAC_ADDR_LEN);
  3560. }
  3561. }
  3562. }
  3563. /**
  3564. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  3565. * @vdev_handle: Datapath VDEV handle
  3566. * @smart_monitor: Flag to denote if its smart monitor mode
  3567. *
  3568. * Return: 0 on success, not 0 on failure
  3569. */
  3570. static int dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  3571. uint8_t smart_monitor)
  3572. {
  3573. /* Many monitor VAPs can exists in a system but only one can be up at
  3574. * anytime
  3575. */
  3576. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3577. struct dp_pdev *pdev;
  3578. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3579. struct dp_soc *soc;
  3580. uint8_t pdev_id;
  3581. qdf_assert(vdev);
  3582. pdev = vdev->pdev;
  3583. pdev_id = pdev->pdev_id;
  3584. soc = pdev->soc;
  3585. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3586. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3587. pdev, pdev_id, soc, vdev);
  3588. /*Check if current pdev's monitor_vdev exists */
  3589. if (pdev->monitor_vdev) {
  3590. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3591. "vdev=%pK\n", vdev);
  3592. qdf_assert(vdev);
  3593. }
  3594. pdev->monitor_vdev = vdev;
  3595. /* If smart monitor mode, do not configure monitor ring */
  3596. if (smart_monitor)
  3597. return QDF_STATUS_SUCCESS;
  3598. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3599. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3600. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3601. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3602. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3603. pdev->mo_data_filter);
  3604. htt_tlv_filter.mpdu_start = 1;
  3605. htt_tlv_filter.msdu_start = 1;
  3606. htt_tlv_filter.packet = 1;
  3607. htt_tlv_filter.msdu_end = 1;
  3608. htt_tlv_filter.mpdu_end = 1;
  3609. htt_tlv_filter.packet_header = 1;
  3610. htt_tlv_filter.attention = 1;
  3611. htt_tlv_filter.ppdu_start = 0;
  3612. htt_tlv_filter.ppdu_end = 0;
  3613. htt_tlv_filter.ppdu_end_user_stats = 0;
  3614. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3615. htt_tlv_filter.ppdu_end_status_done = 0;
  3616. htt_tlv_filter.header_per_msdu = 1;
  3617. htt_tlv_filter.enable_fp =
  3618. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3619. htt_tlv_filter.enable_md = 0;
  3620. htt_tlv_filter.enable_mo =
  3621. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3622. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3623. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3624. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3625. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3626. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3627. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3628. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3629. pdev->rxdma_mon_buf_ring.hal_srng,
  3630. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3631. htt_tlv_filter.mpdu_start = 1;
  3632. htt_tlv_filter.msdu_start = 1;
  3633. htt_tlv_filter.packet = 0;
  3634. htt_tlv_filter.msdu_end = 1;
  3635. htt_tlv_filter.mpdu_end = 1;
  3636. htt_tlv_filter.packet_header = 1;
  3637. htt_tlv_filter.attention = 1;
  3638. htt_tlv_filter.ppdu_start = 1;
  3639. htt_tlv_filter.ppdu_end = 1;
  3640. htt_tlv_filter.ppdu_end_user_stats = 1;
  3641. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3642. htt_tlv_filter.ppdu_end_status_done = 1;
  3643. htt_tlv_filter.header_per_msdu = 0;
  3644. htt_tlv_filter.enable_fp =
  3645. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3646. htt_tlv_filter.enable_md = 0;
  3647. htt_tlv_filter.enable_mo =
  3648. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3649. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3650. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3651. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3652. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3653. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3654. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3655. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3656. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3657. RX_BUFFER_SIZE, &htt_tlv_filter);
  3658. return QDF_STATUS_SUCCESS;
  3659. }
  3660. /**
  3661. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  3662. * @pdev_handle: Datapath PDEV handle
  3663. * @filter_val: Flag to select Filter for monitor mode
  3664. * Return: 0 on success, not 0 on failure
  3665. */
  3666. static int dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  3667. struct cdp_monitor_filter *filter_val)
  3668. {
  3669. /* Many monitor VAPs can exists in a system but only one can be up at
  3670. * anytime
  3671. */
  3672. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3673. struct dp_vdev *vdev = pdev->monitor_vdev;
  3674. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  3675. struct dp_soc *soc;
  3676. uint8_t pdev_id;
  3677. pdev_id = pdev->pdev_id;
  3678. soc = pdev->soc;
  3679. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  3680. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK\n",
  3681. pdev, pdev_id, soc, vdev);
  3682. /*Check if current pdev's monitor_vdev exists */
  3683. if (!pdev->monitor_vdev) {
  3684. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3685. "vdev=%pK\n", vdev);
  3686. qdf_assert(vdev);
  3687. }
  3688. /* update filter mode, type in pdev structure */
  3689. pdev->mon_filter_mode = filter_val->mode;
  3690. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  3691. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  3692. pdev->fp_data_filter = filter_val->fp_data;
  3693. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  3694. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  3695. pdev->mo_data_filter = filter_val->mo_data;
  3696. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  3697. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]\n",
  3698. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  3699. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  3700. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  3701. pdev->mo_data_filter);
  3702. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  3703. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3704. pdev->rxdma_mon_buf_ring.hal_srng,
  3705. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE, &htt_tlv_filter);
  3706. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3707. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3708. RX_BUFFER_SIZE, &htt_tlv_filter);
  3709. htt_tlv_filter.mpdu_start = 1;
  3710. htt_tlv_filter.msdu_start = 1;
  3711. htt_tlv_filter.packet = 1;
  3712. htt_tlv_filter.msdu_end = 1;
  3713. htt_tlv_filter.mpdu_end = 1;
  3714. htt_tlv_filter.packet_header = 1;
  3715. htt_tlv_filter.attention = 1;
  3716. htt_tlv_filter.ppdu_start = 0;
  3717. htt_tlv_filter.ppdu_end = 0;
  3718. htt_tlv_filter.ppdu_end_user_stats = 0;
  3719. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  3720. htt_tlv_filter.ppdu_end_status_done = 0;
  3721. htt_tlv_filter.header_per_msdu = 1;
  3722. htt_tlv_filter.enable_fp =
  3723. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3724. htt_tlv_filter.enable_md = 0;
  3725. htt_tlv_filter.enable_mo =
  3726. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3727. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3728. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3729. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3730. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3731. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3732. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3733. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3734. pdev->rxdma_mon_buf_ring.hal_srng, RXDMA_MONITOR_BUF,
  3735. RX_BUFFER_SIZE, &htt_tlv_filter);
  3736. htt_tlv_filter.mpdu_start = 1;
  3737. htt_tlv_filter.msdu_start = 1;
  3738. htt_tlv_filter.packet = 0;
  3739. htt_tlv_filter.msdu_end = 1;
  3740. htt_tlv_filter.mpdu_end = 1;
  3741. htt_tlv_filter.packet_header = 1;
  3742. htt_tlv_filter.attention = 1;
  3743. htt_tlv_filter.ppdu_start = 1;
  3744. htt_tlv_filter.ppdu_end = 1;
  3745. htt_tlv_filter.ppdu_end_user_stats = 1;
  3746. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  3747. htt_tlv_filter.ppdu_end_status_done = 1;
  3748. htt_tlv_filter.header_per_msdu = 0;
  3749. htt_tlv_filter.enable_fp =
  3750. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  3751. htt_tlv_filter.enable_md = 0;
  3752. htt_tlv_filter.enable_mo =
  3753. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  3754. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  3755. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  3756. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  3757. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  3758. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  3759. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  3760. htt_h2t_rx_ring_cfg(soc->htt_handle, pdev_id,
  3761. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  3762. RX_BUFFER_SIZE, &htt_tlv_filter);
  3763. return QDF_STATUS_SUCCESS;
  3764. }
  3765. /**
  3766. * dp_get_pdev_id_frm_pdev() - get pdev_id
  3767. * @pdev_handle: Datapath PDEV handle
  3768. *
  3769. * Return: pdev_id
  3770. */
  3771. static
  3772. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  3773. {
  3774. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3775. return pdev->pdev_id;
  3776. }
  3777. /**
  3778. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  3779. * @vdev_handle: Datapath VDEV handle
  3780. * Return: true on ucast filter flag set
  3781. */
  3782. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  3783. {
  3784. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3785. struct dp_pdev *pdev;
  3786. pdev = vdev->pdev;
  3787. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  3788. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  3789. return true;
  3790. return false;
  3791. }
  3792. /**
  3793. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  3794. * @vdev_handle: Datapath VDEV handle
  3795. * Return: true on mcast filter flag set
  3796. */
  3797. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  3798. {
  3799. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3800. struct dp_pdev *pdev;
  3801. pdev = vdev->pdev;
  3802. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  3803. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  3804. return true;
  3805. return false;
  3806. }
  3807. /**
  3808. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  3809. * @vdev_handle: Datapath VDEV handle
  3810. * Return: true on non data filter flag set
  3811. */
  3812. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  3813. {
  3814. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3815. struct dp_pdev *pdev;
  3816. pdev = vdev->pdev;
  3817. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  3818. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  3819. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  3820. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  3821. return true;
  3822. }
  3823. }
  3824. return false;
  3825. }
  3826. #ifdef MESH_MODE_SUPPORT
  3827. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  3828. {
  3829. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3830. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3831. FL("val %d"), val);
  3832. vdev->mesh_vdev = val;
  3833. }
  3834. /*
  3835. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  3836. * @vdev_hdl: virtual device object
  3837. * @val: value to be set
  3838. *
  3839. * Return: void
  3840. */
  3841. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  3842. {
  3843. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3844. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3845. FL("val %d"), val);
  3846. vdev->mesh_rx_filter = val;
  3847. }
  3848. #endif
  3849. /*
  3850. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  3851. * Current scope is bar recieved count
  3852. *
  3853. * @pdev_handle: DP_PDEV handle
  3854. *
  3855. * Return: void
  3856. */
  3857. #define STATS_PROC_TIMEOUT (HZ/1000)
  3858. static void
  3859. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  3860. {
  3861. struct dp_vdev *vdev;
  3862. struct dp_peer *peer;
  3863. uint32_t waitcnt;
  3864. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3865. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3866. if (!peer) {
  3867. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3868. FL("DP Invalid Peer refernce"));
  3869. return;
  3870. }
  3871. if (peer->delete_in_progress) {
  3872. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3873. FL("DP Peer deletion in progress"));
  3874. continue;
  3875. }
  3876. qdf_atomic_inc(&peer->ref_cnt);
  3877. waitcnt = 0;
  3878. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  3879. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  3880. && waitcnt < 10) {
  3881. schedule_timeout_interruptible(
  3882. STATS_PROC_TIMEOUT);
  3883. waitcnt++;
  3884. }
  3885. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  3886. dp_peer_unref_delete(peer);
  3887. }
  3888. }
  3889. }
  3890. /**
  3891. * dp_rx_bar_stats_cb(): BAR received stats callback
  3892. * @soc: SOC handle
  3893. * @cb_ctxt: Call back context
  3894. * @reo_status: Reo status
  3895. *
  3896. * return: void
  3897. */
  3898. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  3899. union hal_reo_status *reo_status)
  3900. {
  3901. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  3902. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  3903. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  3904. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  3905. queue_status->header.status);
  3906. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  3907. return;
  3908. }
  3909. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  3910. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  3911. }
  3912. /**
  3913. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  3914. * @vdev: DP VDEV handle
  3915. *
  3916. * return: void
  3917. */
  3918. void dp_aggregate_vdev_stats(struct dp_vdev *vdev)
  3919. {
  3920. struct dp_peer *peer = NULL;
  3921. struct dp_soc *soc = vdev->pdev->soc;
  3922. qdf_mem_set(&(vdev->stats.tx), sizeof(vdev->stats.tx), 0x0);
  3923. qdf_mem_set(&(vdev->stats.rx), sizeof(vdev->stats.rx), 0x0);
  3924. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  3925. DP_UPDATE_STATS(vdev, peer);
  3926. if (soc->cdp_soc.ol_ops->update_dp_stats)
  3927. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  3928. &vdev->stats, (uint16_t) vdev->vdev_id,
  3929. UPDATE_VDEV_STATS);
  3930. }
  3931. /**
  3932. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  3933. * @pdev: DP PDEV handle
  3934. *
  3935. * return: void
  3936. */
  3937. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  3938. {
  3939. struct dp_vdev *vdev = NULL;
  3940. struct dp_soc *soc = pdev->soc;
  3941. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  3942. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  3943. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  3944. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3945. dp_aggregate_vdev_stats(vdev);
  3946. DP_UPDATE_STATS(pdev, vdev);
  3947. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  3948. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  3949. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  3950. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  3951. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  3952. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  3953. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  3954. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  3955. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host);
  3956. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  3957. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host);
  3958. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  3959. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  3960. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  3961. DP_STATS_AGGR(pdev, vdev,
  3962. tx_i.mcast_en.dropped_map_error);
  3963. DP_STATS_AGGR(pdev, vdev,
  3964. tx_i.mcast_en.dropped_self_mac);
  3965. DP_STATS_AGGR(pdev, vdev,
  3966. tx_i.mcast_en.dropped_send_fail);
  3967. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  3968. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  3969. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  3970. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  3971. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na);
  3972. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  3973. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  3974. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  3975. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  3976. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  3977. pdev->stats.tx_i.dropped.dropped_pkt.num =
  3978. pdev->stats.tx_i.dropped.dma_error +
  3979. pdev->stats.tx_i.dropped.ring_full +
  3980. pdev->stats.tx_i.dropped.enqueue_fail +
  3981. pdev->stats.tx_i.dropped.desc_na +
  3982. pdev->stats.tx_i.dropped.res_full;
  3983. pdev->stats.tx.last_ack_rssi =
  3984. vdev->stats.tx.last_ack_rssi;
  3985. pdev->stats.tx_i.tso.num_seg =
  3986. vdev->stats.tx_i.tso.num_seg;
  3987. }
  3988. if (soc->cdp_soc.ol_ops->update_dp_stats)
  3989. soc->cdp_soc.ol_ops->update_dp_stats(pdev->osif_pdev,
  3990. &pdev->stats, pdev->pdev_id, UPDATE_PDEV_STATS);
  3991. }
  3992. /**
  3993. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  3994. * @pdev: DP_PDEV Handle
  3995. *
  3996. * Return:void
  3997. */
  3998. static inline void
  3999. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4000. {
  4001. uint8_t index = 0;
  4002. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4003. DP_PRINT_STATS("Received From Stack:");
  4004. DP_PRINT_STATS(" Packets = %d",
  4005. pdev->stats.tx_i.rcvd.num);
  4006. DP_PRINT_STATS(" Bytes = %llu",
  4007. pdev->stats.tx_i.rcvd.bytes);
  4008. DP_PRINT_STATS("Processed:");
  4009. DP_PRINT_STATS(" Packets = %d",
  4010. pdev->stats.tx_i.processed.num);
  4011. DP_PRINT_STATS(" Bytes = %llu",
  4012. pdev->stats.tx_i.processed.bytes);
  4013. DP_PRINT_STATS("Total Completions:");
  4014. DP_PRINT_STATS(" Packets = %u",
  4015. pdev->stats.tx.comp_pkt.num);
  4016. DP_PRINT_STATS(" Bytes = %llu",
  4017. pdev->stats.tx.comp_pkt.bytes);
  4018. DP_PRINT_STATS("Successful Completions:");
  4019. DP_PRINT_STATS(" Packets = %u",
  4020. pdev->stats.tx.tx_success.num);
  4021. DP_PRINT_STATS(" Bytes = %llu",
  4022. pdev->stats.tx.tx_success.bytes);
  4023. DP_PRINT_STATS("Dropped:");
  4024. DP_PRINT_STATS(" Total = %d",
  4025. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4026. DP_PRINT_STATS(" Dma_map_error = %d",
  4027. pdev->stats.tx_i.dropped.dma_error);
  4028. DP_PRINT_STATS(" Ring Full = %d",
  4029. pdev->stats.tx_i.dropped.ring_full);
  4030. DP_PRINT_STATS(" Descriptor Not available = %d",
  4031. pdev->stats.tx_i.dropped.desc_na);
  4032. DP_PRINT_STATS(" HW enqueue failed= %d",
  4033. pdev->stats.tx_i.dropped.enqueue_fail);
  4034. DP_PRINT_STATS(" Resources Full = %d",
  4035. pdev->stats.tx_i.dropped.res_full);
  4036. DP_PRINT_STATS(" FW removed = %d",
  4037. pdev->stats.tx.dropped.fw_rem);
  4038. DP_PRINT_STATS(" FW removed transmitted = %d",
  4039. pdev->stats.tx.dropped.fw_rem_tx);
  4040. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4041. pdev->stats.tx.dropped.fw_rem_notx);
  4042. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4043. pdev->stats.tx.dropped.fw_reason1);
  4044. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4045. pdev->stats.tx.dropped.fw_reason2);
  4046. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4047. pdev->stats.tx.dropped.fw_reason3);
  4048. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4049. pdev->stats.tx.dropped.age_out);
  4050. DP_PRINT_STATS("Scatter Gather:");
  4051. DP_PRINT_STATS(" Packets = %d",
  4052. pdev->stats.tx_i.sg.sg_pkt.num);
  4053. DP_PRINT_STATS(" Bytes = %llu",
  4054. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4055. DP_PRINT_STATS(" Dropped By Host = %d",
  4056. pdev->stats.tx_i.sg.dropped_host);
  4057. DP_PRINT_STATS(" Dropped By Target = %d",
  4058. pdev->stats.tx_i.sg.dropped_target);
  4059. DP_PRINT_STATS("TSO:");
  4060. DP_PRINT_STATS(" Number of Segments = %d",
  4061. pdev->stats.tx_i.tso.num_seg);
  4062. DP_PRINT_STATS(" Packets = %d",
  4063. pdev->stats.tx_i.tso.tso_pkt.num);
  4064. DP_PRINT_STATS(" Bytes = %llu",
  4065. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4066. DP_PRINT_STATS(" Dropped By Host = %d",
  4067. pdev->stats.tx_i.tso.dropped_host);
  4068. DP_PRINT_STATS("Mcast Enhancement:");
  4069. DP_PRINT_STATS(" Packets = %d",
  4070. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4071. DP_PRINT_STATS(" Bytes = %llu",
  4072. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4073. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4074. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4075. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4076. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4077. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4078. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4079. DP_PRINT_STATS(" Unicast sent = %d",
  4080. pdev->stats.tx_i.mcast_en.ucast);
  4081. DP_PRINT_STATS("Raw:");
  4082. DP_PRINT_STATS(" Packets = %d",
  4083. pdev->stats.tx_i.raw.raw_pkt.num);
  4084. DP_PRINT_STATS(" Bytes = %llu",
  4085. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4086. DP_PRINT_STATS(" DMA map error = %d",
  4087. pdev->stats.tx_i.raw.dma_map_error);
  4088. DP_PRINT_STATS("Reinjected:");
  4089. DP_PRINT_STATS(" Packets = %d",
  4090. pdev->stats.tx_i.reinject_pkts.num);
  4091. DP_PRINT_STATS("Bytes = %llu\n",
  4092. pdev->stats.tx_i.reinject_pkts.bytes);
  4093. DP_PRINT_STATS("Inspected:");
  4094. DP_PRINT_STATS(" Packets = %d",
  4095. pdev->stats.tx_i.inspect_pkts.num);
  4096. DP_PRINT_STATS(" Bytes = %llu",
  4097. pdev->stats.tx_i.inspect_pkts.bytes);
  4098. DP_PRINT_STATS("Nawds Multicast:");
  4099. DP_PRINT_STATS(" Packets = %d",
  4100. pdev->stats.tx_i.nawds_mcast.num);
  4101. DP_PRINT_STATS(" Bytes = %llu",
  4102. pdev->stats.tx_i.nawds_mcast.bytes);
  4103. DP_PRINT_STATS("CCE Classified:");
  4104. DP_PRINT_STATS(" CCE Classified Packets: %u",
  4105. pdev->stats.tx_i.cce_classified);
  4106. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  4107. pdev->stats.tx_i.cce_classified_raw);
  4108. DP_PRINT_STATS("Mesh stats:");
  4109. DP_PRINT_STATS(" frames to firmware: %u",
  4110. pdev->stats.tx_i.mesh.exception_fw);
  4111. DP_PRINT_STATS(" completions from fw: %u",
  4112. pdev->stats.tx_i.mesh.completion_fw);
  4113. DP_PRINT_STATS("PPDU stats counter");
  4114. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  4115. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  4116. pdev->stats.ppdu_stats_counter[index]);
  4117. }
  4118. }
  4119. /**
  4120. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  4121. * @pdev: DP_PDEV Handle
  4122. *
  4123. * Return: void
  4124. */
  4125. static inline void
  4126. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  4127. {
  4128. DP_PRINT_STATS("PDEV Rx Stats:\n");
  4129. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  4130. DP_PRINT_STATS(" Packets = %d %d %d %d",
  4131. pdev->stats.rx.rcvd_reo[0].num,
  4132. pdev->stats.rx.rcvd_reo[1].num,
  4133. pdev->stats.rx.rcvd_reo[2].num,
  4134. pdev->stats.rx.rcvd_reo[3].num);
  4135. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  4136. pdev->stats.rx.rcvd_reo[0].bytes,
  4137. pdev->stats.rx.rcvd_reo[1].bytes,
  4138. pdev->stats.rx.rcvd_reo[2].bytes,
  4139. pdev->stats.rx.rcvd_reo[3].bytes);
  4140. DP_PRINT_STATS("Replenished:");
  4141. DP_PRINT_STATS(" Packets = %d",
  4142. pdev->stats.replenish.pkts.num);
  4143. DP_PRINT_STATS(" Bytes = %llu",
  4144. pdev->stats.replenish.pkts.bytes);
  4145. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  4146. pdev->stats.buf_freelist);
  4147. DP_PRINT_STATS(" Low threshold intr = %d",
  4148. pdev->stats.replenish.low_thresh_intrs);
  4149. DP_PRINT_STATS("Dropped:");
  4150. DP_PRINT_STATS(" msdu_not_done = %d",
  4151. pdev->stats.dropped.msdu_not_done);
  4152. DP_PRINT_STATS(" mon_rx_drop = %d",
  4153. pdev->stats.dropped.mon_rx_drop);
  4154. DP_PRINT_STATS("Sent To Stack:");
  4155. DP_PRINT_STATS(" Packets = %d",
  4156. pdev->stats.rx.to_stack.num);
  4157. DP_PRINT_STATS(" Bytes = %llu",
  4158. pdev->stats.rx.to_stack.bytes);
  4159. DP_PRINT_STATS("Multicast/Broadcast:");
  4160. DP_PRINT_STATS(" Packets = %d",
  4161. pdev->stats.rx.multicast.num);
  4162. DP_PRINT_STATS(" Bytes = %llu",
  4163. pdev->stats.rx.multicast.bytes);
  4164. DP_PRINT_STATS("Errors:");
  4165. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  4166. pdev->stats.replenish.rxdma_err);
  4167. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  4168. pdev->stats.err.desc_alloc_fail);
  4169. /* Get bar_recv_cnt */
  4170. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  4171. DP_PRINT_STATS("BAR Received Count: = %d",
  4172. pdev->stats.rx.bar_recv_cnt);
  4173. }
  4174. /**
  4175. * dp_print_soc_tx_stats(): Print SOC level stats
  4176. * @soc DP_SOC Handle
  4177. *
  4178. * Return: void
  4179. */
  4180. static inline void
  4181. dp_print_soc_tx_stats(struct dp_soc *soc)
  4182. {
  4183. DP_PRINT_STATS("SOC Tx Stats:\n");
  4184. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  4185. soc->stats.tx.desc_in_use);
  4186. DP_PRINT_STATS("Invalid peer:");
  4187. DP_PRINT_STATS(" Packets = %d",
  4188. soc->stats.tx.tx_invalid_peer.num);
  4189. DP_PRINT_STATS(" Bytes = %llu",
  4190. soc->stats.tx.tx_invalid_peer.bytes);
  4191. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  4192. soc->stats.tx.tcl_ring_full[0],
  4193. soc->stats.tx.tcl_ring_full[1],
  4194. soc->stats.tx.tcl_ring_full[2]);
  4195. }
  4196. /**
  4197. * dp_print_soc_rx_stats: Print SOC level Rx stats
  4198. * @soc: DP_SOC Handle
  4199. *
  4200. * Return:void
  4201. */
  4202. static inline void
  4203. dp_print_soc_rx_stats(struct dp_soc *soc)
  4204. {
  4205. uint32_t i;
  4206. char reo_error[DP_REO_ERR_LENGTH];
  4207. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  4208. uint8_t index = 0;
  4209. DP_PRINT_STATS("SOC Rx Stats:\n");
  4210. DP_PRINT_STATS("Errors:\n");
  4211. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  4212. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  4213. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  4214. DP_PRINT_STATS("Invalid RBM = %d",
  4215. soc->stats.rx.err.invalid_rbm);
  4216. DP_PRINT_STATS("Invalid Vdev = %d",
  4217. soc->stats.rx.err.invalid_vdev);
  4218. DP_PRINT_STATS("Invalid Pdev = %d",
  4219. soc->stats.rx.err.invalid_pdev);
  4220. DP_PRINT_STATS("Invalid Peer = %d",
  4221. soc->stats.rx.err.rx_invalid_peer.num);
  4222. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  4223. soc->stats.rx.err.hal_ring_access_fail);
  4224. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  4225. index += qdf_snprint(&rxdma_error[index],
  4226. DP_RXDMA_ERR_LENGTH - index,
  4227. " %d", soc->stats.rx.err.rxdma_error[i]);
  4228. }
  4229. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  4230. rxdma_error);
  4231. index = 0;
  4232. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  4233. index += qdf_snprint(&reo_error[index],
  4234. DP_REO_ERR_LENGTH - index,
  4235. " %d", soc->stats.rx.err.reo_error[i]);
  4236. }
  4237. DP_PRINT_STATS("REO Error(0-14):%s",
  4238. reo_error);
  4239. }
  4240. /**
  4241. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  4242. * @soc: DP_SOC handle
  4243. * @srng: DP_SRNG handle
  4244. * @ring_name: SRNG name
  4245. *
  4246. * Return: void
  4247. */
  4248. static inline void
  4249. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  4250. char *ring_name)
  4251. {
  4252. uint32_t tailp;
  4253. uint32_t headp;
  4254. if (srng->hal_srng != NULL) {
  4255. hal_api_get_tphp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  4256. DP_PRINT_STATS("%s : Head pointer = %d Tail Pointer = %d\n",
  4257. ring_name, headp, tailp);
  4258. }
  4259. }
  4260. /**
  4261. * dp_print_ring_stats(): Print tail and head pointer
  4262. * @pdev: DP_PDEV handle
  4263. *
  4264. * Return:void
  4265. */
  4266. static inline void
  4267. dp_print_ring_stats(struct dp_pdev *pdev)
  4268. {
  4269. uint32_t i;
  4270. char ring_name[STR_MAXLEN + 1];
  4271. dp_print_ring_stat_from_hal(pdev->soc,
  4272. &pdev->soc->reo_exception_ring,
  4273. "Reo Exception Ring");
  4274. dp_print_ring_stat_from_hal(pdev->soc,
  4275. &pdev->soc->reo_reinject_ring,
  4276. "Reo Inject Ring");
  4277. dp_print_ring_stat_from_hal(pdev->soc,
  4278. &pdev->soc->reo_cmd_ring,
  4279. "Reo Command Ring");
  4280. dp_print_ring_stat_from_hal(pdev->soc,
  4281. &pdev->soc->reo_status_ring,
  4282. "Reo Status Ring");
  4283. dp_print_ring_stat_from_hal(pdev->soc,
  4284. &pdev->soc->rx_rel_ring,
  4285. "Rx Release ring");
  4286. dp_print_ring_stat_from_hal(pdev->soc,
  4287. &pdev->soc->tcl_cmd_ring,
  4288. "Tcl command Ring");
  4289. dp_print_ring_stat_from_hal(pdev->soc,
  4290. &pdev->soc->tcl_status_ring,
  4291. "Tcl Status Ring");
  4292. dp_print_ring_stat_from_hal(pdev->soc,
  4293. &pdev->soc->wbm_desc_rel_ring,
  4294. "Wbm Desc Rel Ring");
  4295. for (i = 0; i < MAX_REO_DEST_RINGS; i++) {
  4296. snprintf(ring_name, STR_MAXLEN, "Reo Dest Ring %d", i);
  4297. dp_print_ring_stat_from_hal(pdev->soc,
  4298. &pdev->soc->reo_dest_ring[i],
  4299. ring_name);
  4300. }
  4301. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++) {
  4302. snprintf(ring_name, STR_MAXLEN, "Tcl Data Ring %d", i);
  4303. dp_print_ring_stat_from_hal(pdev->soc,
  4304. &pdev->soc->tcl_data_ring[i],
  4305. ring_name);
  4306. }
  4307. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  4308. snprintf(ring_name, STR_MAXLEN, "Tx Comp Ring %d", i);
  4309. dp_print_ring_stat_from_hal(pdev->soc,
  4310. &pdev->soc->tx_comp_ring[i],
  4311. ring_name);
  4312. }
  4313. dp_print_ring_stat_from_hal(pdev->soc,
  4314. &pdev->rx_refill_buf_ring,
  4315. "Rx Refill Buf Ring");
  4316. dp_print_ring_stat_from_hal(pdev->soc,
  4317. &pdev->rx_refill_buf_ring2,
  4318. "Second Rx Refill Buf Ring");
  4319. dp_print_ring_stat_from_hal(pdev->soc,
  4320. &pdev->rxdma_mon_buf_ring,
  4321. "Rxdma Mon Buf Ring");
  4322. dp_print_ring_stat_from_hal(pdev->soc,
  4323. &pdev->rxdma_mon_dst_ring,
  4324. "Rxdma Mon Dst Ring");
  4325. dp_print_ring_stat_from_hal(pdev->soc,
  4326. &pdev->rxdma_mon_status_ring,
  4327. "Rxdma Mon Status Ring");
  4328. dp_print_ring_stat_from_hal(pdev->soc,
  4329. &pdev->rxdma_mon_desc_ring,
  4330. "Rxdma mon desc Ring");
  4331. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  4332. snprintf(ring_name, STR_MAXLEN, "Rxdma err dst ring %d", i);
  4333. dp_print_ring_stat_from_hal(pdev->soc,
  4334. &pdev->rxdma_err_dst_ring[i],
  4335. ring_name);
  4336. }
  4337. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  4338. snprintf(ring_name, STR_MAXLEN, "Rx mac buf ring %d", i);
  4339. dp_print_ring_stat_from_hal(pdev->soc,
  4340. &pdev->rx_mac_buf_ring[i],
  4341. ring_name);
  4342. }
  4343. }
  4344. /**
  4345. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  4346. * @vdev: DP_VDEV handle
  4347. *
  4348. * Return:void
  4349. */
  4350. static inline void
  4351. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  4352. {
  4353. struct dp_peer *peer = NULL;
  4354. struct dp_soc *soc = (struct dp_soc *)vdev->pdev->soc;
  4355. DP_STATS_CLR(vdev->pdev);
  4356. DP_STATS_CLR(vdev->pdev->soc);
  4357. DP_STATS_CLR(vdev);
  4358. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4359. if (!peer)
  4360. return;
  4361. DP_STATS_CLR(peer);
  4362. if (soc->cdp_soc.ol_ops->update_dp_stats) {
  4363. soc->cdp_soc.ol_ops->update_dp_stats(
  4364. vdev->pdev->osif_pdev,
  4365. &peer->stats,
  4366. peer->peer_ids[0],
  4367. UPDATE_PEER_STATS);
  4368. }
  4369. }
  4370. if (soc->cdp_soc.ol_ops->update_dp_stats)
  4371. soc->cdp_soc.ol_ops->update_dp_stats(vdev->pdev->osif_pdev,
  4372. &vdev->stats, (uint16_t)vdev->vdev_id,
  4373. UPDATE_VDEV_STATS);
  4374. }
  4375. /**
  4376. * dp_print_rx_rates(): Print Rx rate stats
  4377. * @vdev: DP_VDEV handle
  4378. *
  4379. * Return:void
  4380. */
  4381. static inline void
  4382. dp_print_rx_rates(struct dp_vdev *vdev)
  4383. {
  4384. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4385. uint8_t i, mcs, pkt_type;
  4386. uint8_t index = 0;
  4387. char nss[DP_NSS_LENGTH];
  4388. DP_PRINT_STATS("Rx Rate Info:\n");
  4389. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4390. index = 0;
  4391. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4392. if (!dp_rate_string[pkt_type][mcs].valid)
  4393. continue;
  4394. DP_PRINT_STATS(" %s = %d",
  4395. dp_rate_string[pkt_type][mcs].mcs_type,
  4396. pdev->stats.rx.pkt_type[pkt_type].
  4397. mcs_count[mcs]);
  4398. }
  4399. DP_PRINT_STATS("\n");
  4400. }
  4401. index = 0;
  4402. for (i = 0; i < SS_COUNT; i++) {
  4403. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4404. " %d", pdev->stats.rx.nss[i]);
  4405. }
  4406. DP_PRINT_STATS("NSS(1-8) = %s",
  4407. nss);
  4408. DP_PRINT_STATS("SGI ="
  4409. " 0.8us %d,"
  4410. " 0.4us %d,"
  4411. " 1.6us %d,"
  4412. " 3.2us %d,",
  4413. pdev->stats.rx.sgi_count[0],
  4414. pdev->stats.rx.sgi_count[1],
  4415. pdev->stats.rx.sgi_count[2],
  4416. pdev->stats.rx.sgi_count[3]);
  4417. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4418. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  4419. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  4420. DP_PRINT_STATS("Reception Type ="
  4421. " SU: %d,"
  4422. " MU_MIMO:%d,"
  4423. " MU_OFDMA:%d,"
  4424. " MU_OFDMA_MIMO:%d\n",
  4425. pdev->stats.rx.reception_type[0],
  4426. pdev->stats.rx.reception_type[1],
  4427. pdev->stats.rx.reception_type[2],
  4428. pdev->stats.rx.reception_type[3]);
  4429. DP_PRINT_STATS("Aggregation:\n");
  4430. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  4431. pdev->stats.rx.ampdu_cnt);
  4432. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  4433. pdev->stats.rx.non_ampdu_cnt);
  4434. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  4435. pdev->stats.rx.amsdu_cnt);
  4436. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  4437. pdev->stats.rx.non_amsdu_cnt);
  4438. }
  4439. /**
  4440. * dp_print_tx_rates(): Print tx rates
  4441. * @vdev: DP_VDEV handle
  4442. *
  4443. * Return:void
  4444. */
  4445. static inline void
  4446. dp_print_tx_rates(struct dp_vdev *vdev)
  4447. {
  4448. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4449. uint8_t mcs, pkt_type;
  4450. uint32_t index;
  4451. DP_PRINT_STATS("Tx Rate Info:\n");
  4452. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4453. index = 0;
  4454. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4455. if (!dp_rate_string[pkt_type][mcs].valid)
  4456. continue;
  4457. DP_PRINT_STATS(" %s = %d",
  4458. dp_rate_string[pkt_type][mcs].mcs_type,
  4459. pdev->stats.tx.pkt_type[pkt_type].
  4460. mcs_count[mcs]);
  4461. }
  4462. DP_PRINT_STATS("\n");
  4463. }
  4464. DP_PRINT_STATS("SGI ="
  4465. " 0.8us %d"
  4466. " 0.4us %d"
  4467. " 1.6us %d"
  4468. " 3.2us %d",
  4469. pdev->stats.tx.sgi_count[0],
  4470. pdev->stats.tx.sgi_count[1],
  4471. pdev->stats.tx.sgi_count[2],
  4472. pdev->stats.tx.sgi_count[3]);
  4473. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  4474. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  4475. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  4476. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  4477. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  4478. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  4479. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  4480. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  4481. DP_PRINT_STATS("Aggregation:\n");
  4482. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  4483. pdev->stats.tx.amsdu_cnt);
  4484. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  4485. pdev->stats.tx.non_amsdu_cnt);
  4486. }
  4487. /**
  4488. * dp_print_peer_stats():print peer stats
  4489. * @peer: DP_PEER handle
  4490. *
  4491. * return void
  4492. */
  4493. static inline void dp_print_peer_stats(struct dp_peer *peer)
  4494. {
  4495. uint8_t i, mcs, pkt_type;
  4496. uint32_t index;
  4497. char nss[DP_NSS_LENGTH];
  4498. DP_PRINT_STATS("Node Tx Stats:\n");
  4499. DP_PRINT_STATS("Total Packet Completions = %d",
  4500. peer->stats.tx.comp_pkt.num);
  4501. DP_PRINT_STATS("Total Bytes Completions = %llu",
  4502. peer->stats.tx.comp_pkt.bytes);
  4503. DP_PRINT_STATS("Success Packets = %d",
  4504. peer->stats.tx.tx_success.num);
  4505. DP_PRINT_STATS("Success Bytes = %llu",
  4506. peer->stats.tx.tx_success.bytes);
  4507. DP_PRINT_STATS("Unicast Success Packets = %d",
  4508. peer->stats.tx.ucast.num);
  4509. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  4510. peer->stats.tx.ucast.bytes);
  4511. DP_PRINT_STATS("Multicast Success Packets = %d",
  4512. peer->stats.tx.mcast.num);
  4513. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  4514. peer->stats.tx.mcast.bytes);
  4515. DP_PRINT_STATS("Broadcast Success Packets = %d",
  4516. peer->stats.tx.bcast.num);
  4517. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  4518. peer->stats.tx.bcast.bytes);
  4519. DP_PRINT_STATS("Packets Failed = %d",
  4520. peer->stats.tx.tx_failed);
  4521. DP_PRINT_STATS("Packets In OFDMA = %d",
  4522. peer->stats.tx.ofdma);
  4523. DP_PRINT_STATS("Packets In STBC = %d",
  4524. peer->stats.tx.stbc);
  4525. DP_PRINT_STATS("Packets In LDPC = %d",
  4526. peer->stats.tx.ldpc);
  4527. DP_PRINT_STATS("Packet Retries = %d",
  4528. peer->stats.tx.retries);
  4529. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  4530. peer->stats.tx.amsdu_cnt);
  4531. DP_PRINT_STATS("Last Packet RSSI = %d",
  4532. peer->stats.tx.last_ack_rssi);
  4533. DP_PRINT_STATS("Dropped At FW: Removed = %d",
  4534. peer->stats.tx.dropped.fw_rem);
  4535. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  4536. peer->stats.tx.dropped.fw_rem_tx);
  4537. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  4538. peer->stats.tx.dropped.fw_rem_notx);
  4539. DP_PRINT_STATS("Dropped : Age Out = %d",
  4540. peer->stats.tx.dropped.age_out);
  4541. DP_PRINT_STATS("NAWDS : ");
  4542. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  4543. peer->stats.tx.nawds_mcast_drop);
  4544. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  4545. peer->stats.tx.nawds_mcast.num);
  4546. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  4547. peer->stats.tx.nawds_mcast.bytes);
  4548. DP_PRINT_STATS("Rate Info:");
  4549. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4550. index = 0;
  4551. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4552. if (!dp_rate_string[pkt_type][mcs].valid)
  4553. continue;
  4554. DP_PRINT_STATS(" %s = %d",
  4555. dp_rate_string[pkt_type][mcs].mcs_type,
  4556. peer->stats.tx.pkt_type[pkt_type].
  4557. mcs_count[mcs]);
  4558. }
  4559. DP_PRINT_STATS("\n");
  4560. }
  4561. DP_PRINT_STATS("SGI = "
  4562. " 0.8us %d"
  4563. " 0.4us %d"
  4564. " 1.6us %d"
  4565. " 3.2us %d",
  4566. peer->stats.tx.sgi_count[0],
  4567. peer->stats.tx.sgi_count[1],
  4568. peer->stats.tx.sgi_count[2],
  4569. peer->stats.tx.sgi_count[3]);
  4570. DP_PRINT_STATS("Excess Retries per AC ");
  4571. DP_PRINT_STATS(" Best effort = %d",
  4572. peer->stats.tx.excess_retries_per_ac[0]);
  4573. DP_PRINT_STATS(" Background= %d",
  4574. peer->stats.tx.excess_retries_per_ac[1]);
  4575. DP_PRINT_STATS(" Video = %d",
  4576. peer->stats.tx.excess_retries_per_ac[2]);
  4577. DP_PRINT_STATS(" Voice = %d",
  4578. peer->stats.tx.excess_retries_per_ac[3]);
  4579. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  4580. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  4581. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  4582. index = 0;
  4583. for (i = 0; i < SS_COUNT; i++) {
  4584. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4585. " %d", peer->stats.tx.nss[i]);
  4586. }
  4587. DP_PRINT_STATS("NSS(1-8) = %s",
  4588. nss);
  4589. DP_PRINT_STATS("Aggregation:");
  4590. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  4591. peer->stats.tx.amsdu_cnt);
  4592. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  4593. peer->stats.tx.non_amsdu_cnt);
  4594. DP_PRINT_STATS("Node Rx Stats:");
  4595. DP_PRINT_STATS("Packets Sent To Stack = %d",
  4596. peer->stats.rx.to_stack.num);
  4597. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  4598. peer->stats.rx.to_stack.bytes);
  4599. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  4600. DP_PRINT_STATS("Ring Id = %d", i);
  4601. DP_PRINT_STATS(" Packets Received = %d",
  4602. peer->stats.rx.rcvd_reo[i].num);
  4603. DP_PRINT_STATS(" Bytes Received = %llu",
  4604. peer->stats.rx.rcvd_reo[i].bytes);
  4605. }
  4606. DP_PRINT_STATS("Multicast Packets Received = %d",
  4607. peer->stats.rx.multicast.num);
  4608. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  4609. peer->stats.rx.multicast.bytes);
  4610. DP_PRINT_STATS("Broadcast Packets Received = %d",
  4611. peer->stats.rx.bcast.num);
  4612. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  4613. peer->stats.rx.bcast.bytes);
  4614. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  4615. peer->stats.rx.intra_bss.pkts.num);
  4616. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  4617. peer->stats.rx.intra_bss.pkts.bytes);
  4618. DP_PRINT_STATS("Raw Packets Received = %d",
  4619. peer->stats.rx.raw.num);
  4620. DP_PRINT_STATS("Raw Bytes Received = %llu",
  4621. peer->stats.rx.raw.bytes);
  4622. DP_PRINT_STATS("Errors: MIC Errors = %d",
  4623. peer->stats.rx.err.mic_err);
  4624. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  4625. peer->stats.rx.err.decrypt_err);
  4626. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  4627. peer->stats.rx.non_ampdu_cnt);
  4628. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  4629. peer->stats.rx.ampdu_cnt);
  4630. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  4631. peer->stats.rx.non_amsdu_cnt);
  4632. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  4633. peer->stats.rx.amsdu_cnt);
  4634. DP_PRINT_STATS("NAWDS : ");
  4635. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  4636. peer->stats.rx.nawds_mcast_drop.num);
  4637. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet Bytes = %llu",
  4638. peer->stats.rx.nawds_mcast_drop.bytes);
  4639. DP_PRINT_STATS("SGI ="
  4640. " 0.8us %d"
  4641. " 0.4us %d"
  4642. " 1.6us %d"
  4643. " 3.2us %d",
  4644. peer->stats.rx.sgi_count[0],
  4645. peer->stats.rx.sgi_count[1],
  4646. peer->stats.rx.sgi_count[2],
  4647. peer->stats.rx.sgi_count[3]);
  4648. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  4649. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  4650. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  4651. DP_PRINT_STATS("Reception Type ="
  4652. " SU %d,"
  4653. " MU_MIMO %d,"
  4654. " MU_OFDMA %d,"
  4655. " MU_OFDMA_MIMO %d",
  4656. peer->stats.rx.reception_type[0],
  4657. peer->stats.rx.reception_type[1],
  4658. peer->stats.rx.reception_type[2],
  4659. peer->stats.rx.reception_type[3]);
  4660. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  4661. index = 0;
  4662. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  4663. if (!dp_rate_string[pkt_type][mcs].valid)
  4664. continue;
  4665. DP_PRINT_STATS(" %s = %d",
  4666. dp_rate_string[pkt_type][mcs].mcs_type,
  4667. peer->stats.rx.pkt_type[pkt_type].
  4668. mcs_count[mcs]);
  4669. }
  4670. DP_PRINT_STATS("\n");
  4671. }
  4672. index = 0;
  4673. for (i = 0; i < SS_COUNT; i++) {
  4674. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  4675. " %d", peer->stats.rx.nss[i]);
  4676. }
  4677. DP_PRINT_STATS("NSS(1-8) = %s",
  4678. nss);
  4679. DP_PRINT_STATS("Aggregation:");
  4680. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  4681. peer->stats.rx.ampdu_cnt);
  4682. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  4683. peer->stats.rx.non_ampdu_cnt);
  4684. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  4685. peer->stats.rx.amsdu_cnt);
  4686. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  4687. peer->stats.rx.non_amsdu_cnt);
  4688. }
  4689. /**
  4690. * dp_print_host_stats()- Function to print the stats aggregated at host
  4691. * @vdev_handle: DP_VDEV handle
  4692. * @type: host stats type
  4693. *
  4694. * Available Stat types
  4695. * TXRX_CLEAR_STATS : Clear the stats
  4696. * TXRX_RX_RATE_STATS: Print Rx Rate Info
  4697. * TXRX_TX_RATE_STATS: Print Tx Rate Info
  4698. * TXRX_TX_HOST_STATS: Print Tx Stats
  4699. * TXRX_RX_HOST_STATS: Print Rx Stats
  4700. * TXRX_AST_STATS: Print AST Stats
  4701. * TXRX_SRNG_PTR_STATS: Print SRNG ring pointer stats
  4702. *
  4703. * Return: 0 on success, print error message in case of failure
  4704. */
  4705. static int
  4706. dp_print_host_stats(struct cdp_vdev *vdev_handle, enum cdp_host_txrx_stats type)
  4707. {
  4708. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4709. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  4710. dp_aggregate_pdev_stats(pdev);
  4711. switch (type) {
  4712. case TXRX_CLEAR_STATS:
  4713. dp_txrx_host_stats_clr(vdev);
  4714. break;
  4715. case TXRX_RX_RATE_STATS:
  4716. dp_print_rx_rates(vdev);
  4717. break;
  4718. case TXRX_TX_RATE_STATS:
  4719. dp_print_tx_rates(vdev);
  4720. break;
  4721. case TXRX_TX_HOST_STATS:
  4722. dp_print_pdev_tx_stats(pdev);
  4723. dp_print_soc_tx_stats(pdev->soc);
  4724. break;
  4725. case TXRX_RX_HOST_STATS:
  4726. dp_print_pdev_rx_stats(pdev);
  4727. dp_print_soc_rx_stats(pdev->soc);
  4728. break;
  4729. case TXRX_AST_STATS:
  4730. dp_print_ast_stats(pdev->soc);
  4731. break;
  4732. case TXRX_SRNG_PTR_STATS:
  4733. dp_print_ring_stats(pdev);
  4734. break;
  4735. default:
  4736. DP_TRACE(FATAL, "Wrong Input For TxRx Host Stats");
  4737. break;
  4738. }
  4739. return 0;
  4740. }
  4741. /*
  4742. * dp_get_host_peer_stats()- function to print peer stats
  4743. * @pdev_handle: DP_PDEV handle
  4744. * @mac_addr: mac address of the peer
  4745. *
  4746. * Return: void
  4747. */
  4748. static void
  4749. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  4750. {
  4751. struct dp_peer *peer;
  4752. uint8_t local_id;
  4753. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  4754. &local_id);
  4755. if (!peer) {
  4756. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4757. "%s: Invalid peer\n", __func__);
  4758. return;
  4759. }
  4760. dp_print_peer_stats(peer);
  4761. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  4762. return;
  4763. }
  4764. /*
  4765. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  4766. * @pdev: DP_PDEV handle
  4767. *
  4768. * Return: void
  4769. */
  4770. static void
  4771. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  4772. {
  4773. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4774. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4775. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, pdev->pdev_id,
  4776. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  4777. RX_BUFFER_SIZE, &htt_tlv_filter);
  4778. }
  4779. /*
  4780. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  4781. * @pdev: DP_PDEV handle
  4782. *
  4783. * Return: void
  4784. */
  4785. static void
  4786. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  4787. {
  4788. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  4789. htt_tlv_filter.mpdu_start = 0;
  4790. htt_tlv_filter.msdu_start = 0;
  4791. htt_tlv_filter.packet = 0;
  4792. htt_tlv_filter.msdu_end = 0;
  4793. htt_tlv_filter.mpdu_end = 0;
  4794. htt_tlv_filter.packet_header = 1;
  4795. htt_tlv_filter.attention = 1;
  4796. htt_tlv_filter.ppdu_start = 1;
  4797. htt_tlv_filter.ppdu_end = 1;
  4798. htt_tlv_filter.ppdu_end_user_stats = 1;
  4799. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4800. htt_tlv_filter.ppdu_end_status_done = 1;
  4801. htt_tlv_filter.enable_fp = 1;
  4802. htt_tlv_filter.enable_md = 0;
  4803. htt_tlv_filter.enable_mo = 0;
  4804. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4805. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4806. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4807. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4808. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4809. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4810. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, pdev->pdev_id,
  4811. pdev->rxdma_mon_status_ring.hal_srng, RXDMA_MONITOR_STATUS,
  4812. RX_BUFFER_SIZE, &htt_tlv_filter);
  4813. }
  4814. /*
  4815. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  4816. * @pdev_handle: DP_PDEV handle
  4817. * @val: user provided value
  4818. *
  4819. * Return: void
  4820. */
  4821. static void
  4822. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  4823. {
  4824. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4825. switch (val) {
  4826. case 0:
  4827. pdev->tx_sniffer_enable = 0;
  4828. pdev->mcopy_mode = 0;
  4829. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en) {
  4830. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  4831. dp_ppdu_ring_reset(pdev);
  4832. } else if (pdev->enhanced_stats_en) {
  4833. dp_h2t_cfg_stats_msg_send(pdev,
  4834. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  4835. }
  4836. break;
  4837. case 1:
  4838. pdev->tx_sniffer_enable = 1;
  4839. pdev->mcopy_mode = 0;
  4840. if (!pdev->pktlog_ppdu_stats)
  4841. dp_h2t_cfg_stats_msg_send(pdev,
  4842. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  4843. break;
  4844. case 2:
  4845. pdev->mcopy_mode = 1;
  4846. pdev->tx_sniffer_enable = 0;
  4847. if (!pdev->enhanced_stats_en)
  4848. dp_ppdu_ring_cfg(pdev);
  4849. if (!pdev->pktlog_ppdu_stats)
  4850. dp_h2t_cfg_stats_msg_send(pdev,
  4851. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  4852. break;
  4853. default:
  4854. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4855. "Invalid value\n");
  4856. break;
  4857. }
  4858. }
  4859. /*
  4860. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  4861. * @pdev_handle: DP_PDEV handle
  4862. *
  4863. * Return: void
  4864. */
  4865. static void
  4866. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  4867. {
  4868. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4869. pdev->enhanced_stats_en = 1;
  4870. if (!pdev->mcopy_mode)
  4871. dp_ppdu_ring_cfg(pdev);
  4872. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  4873. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  4874. }
  4875. /*
  4876. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  4877. * @pdev_handle: DP_PDEV handle
  4878. *
  4879. * Return: void
  4880. */
  4881. static void
  4882. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  4883. {
  4884. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4885. pdev->enhanced_stats_en = 0;
  4886. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable && !pdev->mcopy_mode)
  4887. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  4888. if (!pdev->mcopy_mode)
  4889. dp_ppdu_ring_reset(pdev);
  4890. }
  4891. /*
  4892. * dp_get_fw_peer_stats()- function to print peer stats
  4893. * @pdev_handle: DP_PDEV handle
  4894. * @mac_addr: mac address of the peer
  4895. * @cap: Type of htt stats requested
  4896. *
  4897. * Currently Supporting only MAC ID based requests Only
  4898. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  4899. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  4900. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  4901. *
  4902. * Return: void
  4903. */
  4904. static void
  4905. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  4906. uint32_t cap)
  4907. {
  4908. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4909. int i;
  4910. uint32_t config_param0 = 0;
  4911. uint32_t config_param1 = 0;
  4912. uint32_t config_param2 = 0;
  4913. uint32_t config_param3 = 0;
  4914. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  4915. config_param0 |= (1 << (cap + 1));
  4916. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  4917. config_param1 |= (1 << i);
  4918. }
  4919. config_param2 |= (mac_addr[0] & 0x000000ff);
  4920. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  4921. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  4922. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  4923. config_param3 |= (mac_addr[4] & 0x000000ff);
  4924. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  4925. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  4926. config_param0, config_param1, config_param2,
  4927. config_param3, 0, 0);
  4928. }
  4929. /* This struct definition will be removed from here
  4930. * once it get added in FW headers*/
  4931. struct httstats_cmd_req {
  4932. uint32_t config_param0;
  4933. uint32_t config_param1;
  4934. uint32_t config_param2;
  4935. uint32_t config_param3;
  4936. int cookie;
  4937. u_int8_t stats_id;
  4938. };
  4939. /*
  4940. * dp_get_htt_stats: function to process the httstas request
  4941. * @pdev_handle: DP pdev handle
  4942. * @data: pointer to request data
  4943. * @data_len: length for request data
  4944. *
  4945. * return: void
  4946. */
  4947. static void
  4948. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  4949. {
  4950. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4951. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  4952. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  4953. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  4954. req->config_param0, req->config_param1,
  4955. req->config_param2, req->config_param3,
  4956. req->cookie, 0);
  4957. }
  4958. /*
  4959. * dp_set_pdev_param: function to set parameters in pdev
  4960. * @pdev_handle: DP pdev handle
  4961. * @param: parameter type to be set
  4962. * @val: value of parameter to be set
  4963. *
  4964. * return: void
  4965. */
  4966. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  4967. enum cdp_pdev_param_type param, uint8_t val)
  4968. {
  4969. switch (param) {
  4970. case CDP_CONFIG_DEBUG_SNIFFER:
  4971. dp_config_debug_sniffer(pdev_handle, val);
  4972. break;
  4973. default:
  4974. break;
  4975. }
  4976. }
  4977. /*
  4978. * dp_set_vdev_param: function to set parameters in vdev
  4979. * @param: parameter type to be set
  4980. * @val: value of parameter to be set
  4981. *
  4982. * return: void
  4983. */
  4984. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  4985. enum cdp_vdev_param_type param, uint32_t val)
  4986. {
  4987. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4988. switch (param) {
  4989. case CDP_ENABLE_WDS:
  4990. vdev->wds_enabled = val;
  4991. break;
  4992. case CDP_ENABLE_NAWDS:
  4993. vdev->nawds_enabled = val;
  4994. break;
  4995. case CDP_ENABLE_MCAST_EN:
  4996. vdev->mcast_enhancement_en = val;
  4997. break;
  4998. case CDP_ENABLE_PROXYSTA:
  4999. vdev->proxysta_vdev = val;
  5000. break;
  5001. case CDP_UPDATE_TDLS_FLAGS:
  5002. vdev->tdls_link_connected = val;
  5003. break;
  5004. case CDP_CFG_WDS_AGING_TIMER:
  5005. if (val == 0)
  5006. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  5007. else if (val != vdev->wds_aging_timer_val)
  5008. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  5009. vdev->wds_aging_timer_val = val;
  5010. break;
  5011. case CDP_ENABLE_AP_BRIDGE:
  5012. if (wlan_op_mode_sta != vdev->opmode)
  5013. vdev->ap_bridge_enabled = val;
  5014. else
  5015. vdev->ap_bridge_enabled = false;
  5016. break;
  5017. case CDP_ENABLE_CIPHER:
  5018. vdev->sec_type = val;
  5019. break;
  5020. case CDP_ENABLE_QWRAP_ISOLATION:
  5021. vdev->isolation_vdev = val;
  5022. break;
  5023. default:
  5024. break;
  5025. }
  5026. dp_tx_vdev_update_search_flags(vdev);
  5027. }
  5028. /**
  5029. * dp_peer_set_nawds: set nawds bit in peer
  5030. * @peer_handle: pointer to peer
  5031. * @value: enable/disable nawds
  5032. *
  5033. * return: void
  5034. */
  5035. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  5036. {
  5037. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5038. peer->nawds_enabled = value;
  5039. }
  5040. /*
  5041. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  5042. * @vdev_handle: DP_VDEV handle
  5043. * @map_id:ID of map that needs to be updated
  5044. *
  5045. * Return: void
  5046. */
  5047. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  5048. uint8_t map_id)
  5049. {
  5050. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5051. vdev->dscp_tid_map_id = map_id;
  5052. return;
  5053. }
  5054. /*
  5055. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  5056. * @pdev_handle: DP_PDEV handle
  5057. * @buf: to hold pdev_stats
  5058. *
  5059. * Return: int
  5060. */
  5061. static int
  5062. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  5063. {
  5064. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  5065. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  5066. struct cdp_txrx_stats_req req = {0,};
  5067. dp_aggregate_pdev_stats(pdev);
  5068. req.stats = HTT_DBG_EXT_STATS_PDEV_TX;
  5069. req.cookie_val = 1;
  5070. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5071. req.param1, req.param2, req.param3, 0, req.cookie_val);
  5072. msleep(DP_MAX_SLEEP_TIME);
  5073. req.stats = HTT_DBG_EXT_STATS_PDEV_RX;
  5074. req.cookie_val = 1;
  5075. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  5076. req.param1, req.param2, req.param3, 0, req.cookie_val);
  5077. msleep(DP_MAX_SLEEP_TIME);
  5078. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  5079. return TXRX_STATS_LEVEL;
  5080. }
  5081. /**
  5082. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  5083. * @pdev: DP_PDEV handle
  5084. * @map_id: ID of map that needs to be updated
  5085. * @tos: index value in map
  5086. * @tid: tid value passed by the user
  5087. *
  5088. * Return: void
  5089. */
  5090. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  5091. uint8_t map_id, uint8_t tos, uint8_t tid)
  5092. {
  5093. uint8_t dscp;
  5094. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  5095. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  5096. pdev->dscp_tid_map[map_id][dscp] = tid;
  5097. if (map_id < HAL_MAX_HW_DSCP_TID_MAPS)
  5098. hal_tx_update_dscp_tid(pdev->soc->hal_soc, tid,
  5099. map_id, dscp);
  5100. return;
  5101. }
  5102. /**
  5103. * dp_fw_stats_process(): Process TxRX FW stats request
  5104. * @vdev_handle: DP VDEV handle
  5105. * @req: stats request
  5106. *
  5107. * return: int
  5108. */
  5109. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  5110. struct cdp_txrx_stats_req *req)
  5111. {
  5112. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5113. struct dp_pdev *pdev = NULL;
  5114. uint32_t stats = req->stats;
  5115. if (!vdev) {
  5116. DP_TRACE(NONE, "VDEV not found");
  5117. return 1;
  5118. }
  5119. pdev = vdev->pdev;
  5120. /*
  5121. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  5122. * from param0 to param3 according to below rule:
  5123. *
  5124. * PARAM:
  5125. * - config_param0 : start_offset (stats type)
  5126. * - config_param1 : stats bmask from start offset
  5127. * - config_param2 : stats bmask from start offset + 32
  5128. * - config_param3 : stats bmask from start offset + 64
  5129. */
  5130. if (req->stats == CDP_TXRX_STATS_0) {
  5131. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  5132. req->param1 = 0xFFFFFFFF;
  5133. req->param2 = 0xFFFFFFFF;
  5134. req->param3 = 0xFFFFFFFF;
  5135. }
  5136. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  5137. req->param1, req->param2, req->param3, 0, 0);
  5138. }
  5139. /**
  5140. * dp_txrx_stats_request - function to map to firmware and host stats
  5141. * @vdev: virtual handle
  5142. * @req: stats request
  5143. *
  5144. * Return: integer
  5145. */
  5146. static int dp_txrx_stats_request(struct cdp_vdev *vdev,
  5147. struct cdp_txrx_stats_req *req)
  5148. {
  5149. int host_stats;
  5150. int fw_stats;
  5151. enum cdp_stats stats;
  5152. if (!vdev || !req) {
  5153. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5154. "Invalid vdev/req instance");
  5155. return 0;
  5156. }
  5157. stats = req->stats;
  5158. if (stats >= CDP_TXRX_MAX_STATS)
  5159. return 0;
  5160. /*
  5161. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  5162. * has to be updated if new FW HTT stats added
  5163. */
  5164. if (stats > CDP_TXRX_STATS_HTT_MAX)
  5165. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  5166. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  5167. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  5168. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5169. "stats: %u fw_stats_type: %d host_stats_type: %d",
  5170. stats, fw_stats, host_stats);
  5171. if (fw_stats != TXRX_FW_STATS_INVALID) {
  5172. /* update request with FW stats type */
  5173. req->stats = fw_stats;
  5174. return dp_fw_stats_process(vdev, req);
  5175. }
  5176. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  5177. (host_stats <= TXRX_HOST_STATS_MAX))
  5178. return dp_print_host_stats(vdev, host_stats);
  5179. else
  5180. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5181. "Wrong Input for TxRx Stats");
  5182. return 0;
  5183. }
  5184. /**
  5185. * dp_txrx_stats() - function to map to firmware and host stats
  5186. * @vdev: virtual handle
  5187. * @stats: type of statistics requested
  5188. *
  5189. * Return: integer
  5190. */
  5191. static int dp_txrx_stats(struct cdp_vdev *vdev, enum cdp_stats stats)
  5192. {
  5193. struct cdp_txrx_stats_req req = {0,};
  5194. req.stats = stats;
  5195. return dp_txrx_stats_request(vdev, &req);
  5196. }
  5197. /*
  5198. * dp_print_napi_stats(): NAPI stats
  5199. * @soc - soc handle
  5200. */
  5201. static void dp_print_napi_stats(struct dp_soc *soc)
  5202. {
  5203. hif_print_napi_stats(soc->hif_handle);
  5204. }
  5205. /*
  5206. * dp_print_per_ring_stats(): Packet count per ring
  5207. * @soc - soc handle
  5208. */
  5209. static void dp_print_per_ring_stats(struct dp_soc *soc)
  5210. {
  5211. uint8_t ring;
  5212. uint16_t core;
  5213. uint64_t total_packets;
  5214. DP_TRACE(FATAL, "Reo packets per ring:");
  5215. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  5216. total_packets = 0;
  5217. DP_TRACE(FATAL, "Packets on ring %u:", ring);
  5218. for (core = 0; core < NR_CPUS; core++) {
  5219. DP_TRACE(FATAL, "Packets arriving on core %u: %llu",
  5220. core, soc->stats.rx.ring_packets[core][ring]);
  5221. total_packets += soc->stats.rx.ring_packets[core][ring];
  5222. }
  5223. DP_TRACE(FATAL, "Total packets on ring %u: %llu",
  5224. ring, total_packets);
  5225. }
  5226. }
  5227. /*
  5228. * dp_txrx_path_stats() - Function to display dump stats
  5229. * @soc - soc handle
  5230. *
  5231. * return: none
  5232. */
  5233. static void dp_txrx_path_stats(struct dp_soc *soc)
  5234. {
  5235. uint8_t error_code;
  5236. uint8_t loop_pdev;
  5237. struct dp_pdev *pdev;
  5238. uint8_t i;
  5239. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  5240. pdev = soc->pdev_list[loop_pdev];
  5241. dp_aggregate_pdev_stats(pdev);
  5242. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5243. "Tx path Statistics:");
  5244. DP_TRACE(FATAL, "from stack: %u msdus (%llu bytes)",
  5245. pdev->stats.tx_i.rcvd.num,
  5246. pdev->stats.tx_i.rcvd.bytes);
  5247. DP_TRACE(FATAL, "processed from host: %u msdus (%llu bytes)",
  5248. pdev->stats.tx_i.processed.num,
  5249. pdev->stats.tx_i.processed.bytes);
  5250. DP_TRACE(FATAL, "successfully transmitted: %u msdus (%llu bytes)",
  5251. pdev->stats.tx.tx_success.num,
  5252. pdev->stats.tx.tx_success.bytes);
  5253. DP_TRACE(FATAL, "Dropped in host:");
  5254. DP_TRACE(FATAL, "Total packets dropped: %u,",
  5255. pdev->stats.tx_i.dropped.dropped_pkt.num);
  5256. DP_TRACE(FATAL, "Descriptor not available: %u",
  5257. pdev->stats.tx_i.dropped.desc_na);
  5258. DP_TRACE(FATAL, "Ring full: %u",
  5259. pdev->stats.tx_i.dropped.ring_full);
  5260. DP_TRACE(FATAL, "Enqueue fail: %u",
  5261. pdev->stats.tx_i.dropped.enqueue_fail);
  5262. DP_TRACE(FATAL, "DMA Error: %u",
  5263. pdev->stats.tx_i.dropped.dma_error);
  5264. DP_TRACE(FATAL, "Dropped in hardware:");
  5265. DP_TRACE(FATAL, "total packets dropped: %u",
  5266. pdev->stats.tx.tx_failed);
  5267. DP_TRACE(FATAL, "mpdu age out: %u",
  5268. pdev->stats.tx.dropped.age_out);
  5269. DP_TRACE(FATAL, "firmware removed: %u",
  5270. pdev->stats.tx.dropped.fw_rem);
  5271. DP_TRACE(FATAL, "firmware removed tx: %u",
  5272. pdev->stats.tx.dropped.fw_rem_tx);
  5273. DP_TRACE(FATAL, "firmware removed notx %u",
  5274. pdev->stats.tx.dropped.fw_rem_notx);
  5275. DP_TRACE(FATAL, "peer_invalid: %u",
  5276. pdev->soc->stats.tx.tx_invalid_peer.num);
  5277. DP_TRACE(FATAL, "Tx packets sent per interrupt:");
  5278. DP_TRACE(FATAL, "Single Packet: %u",
  5279. pdev->stats.tx_comp_histogram.pkts_1);
  5280. DP_TRACE(FATAL, "2-20 Packets: %u",
  5281. pdev->stats.tx_comp_histogram.pkts_2_20);
  5282. DP_TRACE(FATAL, "21-40 Packets: %u",
  5283. pdev->stats.tx_comp_histogram.pkts_21_40);
  5284. DP_TRACE(FATAL, "41-60 Packets: %u",
  5285. pdev->stats.tx_comp_histogram.pkts_41_60);
  5286. DP_TRACE(FATAL, "61-80 Packets: %u",
  5287. pdev->stats.tx_comp_histogram.pkts_61_80);
  5288. DP_TRACE(FATAL, "81-100 Packets: %u",
  5289. pdev->stats.tx_comp_histogram.pkts_81_100);
  5290. DP_TRACE(FATAL, "101-200 Packets: %u",
  5291. pdev->stats.tx_comp_histogram.pkts_101_200);
  5292. DP_TRACE(FATAL, " 201+ Packets: %u",
  5293. pdev->stats.tx_comp_histogram.pkts_201_plus);
  5294. DP_TRACE(FATAL, "Rx path statistics");
  5295. DP_TRACE(FATAL, "delivered %u msdus ( %llu bytes),",
  5296. pdev->stats.rx.to_stack.num,
  5297. pdev->stats.rx.to_stack.bytes);
  5298. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  5299. DP_TRACE(FATAL, "received on reo[%d] %u msdus ( %llu bytes),",
  5300. i, pdev->stats.rx.rcvd_reo[i].num,
  5301. pdev->stats.rx.rcvd_reo[i].bytes);
  5302. DP_TRACE(FATAL, "intra-bss packets %u msdus ( %llu bytes),",
  5303. pdev->stats.rx.intra_bss.pkts.num,
  5304. pdev->stats.rx.intra_bss.pkts.bytes);
  5305. DP_TRACE(FATAL, "intra-bss fails %u msdus ( %llu bytes),",
  5306. pdev->stats.rx.intra_bss.fail.num,
  5307. pdev->stats.rx.intra_bss.fail.bytes);
  5308. DP_TRACE(FATAL, "raw packets %u msdus ( %llu bytes),",
  5309. pdev->stats.rx.raw.num,
  5310. pdev->stats.rx.raw.bytes);
  5311. DP_TRACE(FATAL, "dropped: error %u msdus",
  5312. pdev->stats.rx.err.mic_err);
  5313. DP_TRACE(FATAL, "peer invalid %u",
  5314. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  5315. DP_TRACE(FATAL, "Reo Statistics");
  5316. DP_TRACE(FATAL, "rbm error: %u msdus",
  5317. pdev->soc->stats.rx.err.invalid_rbm);
  5318. DP_TRACE(FATAL, "hal ring access fail: %u msdus",
  5319. pdev->soc->stats.rx.err.hal_ring_access_fail);
  5320. DP_TRACE(FATAL, "Reo errors");
  5321. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  5322. error_code++) {
  5323. DP_TRACE(FATAL, "Reo error number (%u): %u msdus",
  5324. error_code,
  5325. pdev->soc->stats.rx.err.reo_error[error_code]);
  5326. }
  5327. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  5328. error_code++) {
  5329. DP_TRACE(FATAL, "Rxdma error number (%u): %u msdus",
  5330. error_code,
  5331. pdev->soc->stats.rx.err
  5332. .rxdma_error[error_code]);
  5333. }
  5334. DP_TRACE(FATAL, "Rx packets reaped per interrupt:");
  5335. DP_TRACE(FATAL, "Single Packet: %u",
  5336. pdev->stats.rx_ind_histogram.pkts_1);
  5337. DP_TRACE(FATAL, "2-20 Packets: %u",
  5338. pdev->stats.rx_ind_histogram.pkts_2_20);
  5339. DP_TRACE(FATAL, "21-40 Packets: %u",
  5340. pdev->stats.rx_ind_histogram.pkts_21_40);
  5341. DP_TRACE(FATAL, "41-60 Packets: %u",
  5342. pdev->stats.rx_ind_histogram.pkts_41_60);
  5343. DP_TRACE(FATAL, "61-80 Packets: %u",
  5344. pdev->stats.rx_ind_histogram.pkts_61_80);
  5345. DP_TRACE(FATAL, "81-100 Packets: %u",
  5346. pdev->stats.rx_ind_histogram.pkts_81_100);
  5347. DP_TRACE(FATAL, "101-200 Packets: %u",
  5348. pdev->stats.rx_ind_histogram.pkts_101_200);
  5349. DP_TRACE(FATAL, " 201+ Packets: %u",
  5350. pdev->stats.rx_ind_histogram.pkts_201_plus);
  5351. DP_TRACE_STATS(ERROR, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  5352. __func__,
  5353. pdev->soc->wlan_cfg_ctx->tso_enabled,
  5354. pdev->soc->wlan_cfg_ctx->lro_enabled,
  5355. pdev->soc->wlan_cfg_ctx->rx_hash,
  5356. pdev->soc->wlan_cfg_ctx->napi_enabled);
  5357. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5358. DP_TRACE_STATS(ERROR, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  5359. __func__,
  5360. pdev->soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold,
  5361. pdev->soc->wlan_cfg_ctx->tx_flow_start_queue_offset);
  5362. #endif
  5363. }
  5364. }
  5365. /*
  5366. * dp_txrx_dump_stats() - Dump statistics
  5367. * @value - Statistics option
  5368. */
  5369. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  5370. enum qdf_stats_verbosity_level level)
  5371. {
  5372. struct dp_soc *soc =
  5373. (struct dp_soc *)psoc;
  5374. QDF_STATUS status = QDF_STATUS_SUCCESS;
  5375. if (!soc) {
  5376. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5377. "%s: soc is NULL", __func__);
  5378. return QDF_STATUS_E_INVAL;
  5379. }
  5380. switch (value) {
  5381. case CDP_TXRX_PATH_STATS:
  5382. dp_txrx_path_stats(soc);
  5383. break;
  5384. case CDP_RX_RING_STATS:
  5385. dp_print_per_ring_stats(soc);
  5386. break;
  5387. case CDP_TXRX_TSO_STATS:
  5388. /* TODO: NOT IMPLEMENTED */
  5389. break;
  5390. case CDP_DUMP_TX_FLOW_POOL_INFO:
  5391. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  5392. break;
  5393. case CDP_DP_NAPI_STATS:
  5394. dp_print_napi_stats(soc);
  5395. break;
  5396. case CDP_TXRX_DESC_STATS:
  5397. /* TODO: NOT IMPLEMENTED */
  5398. break;
  5399. default:
  5400. status = QDF_STATUS_E_INVAL;
  5401. break;
  5402. }
  5403. return status;
  5404. }
  5405. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5406. /**
  5407. * dp_update_flow_control_parameters() - API to store datapath
  5408. * config parameters
  5409. * @soc: soc handle
  5410. * @cfg: ini parameter handle
  5411. *
  5412. * Return: void
  5413. */
  5414. static inline
  5415. void dp_update_flow_control_parameters(struct dp_soc *soc,
  5416. struct cdp_config_params *params)
  5417. {
  5418. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  5419. params->tx_flow_stop_queue_threshold;
  5420. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  5421. params->tx_flow_start_queue_offset;
  5422. }
  5423. #else
  5424. static inline
  5425. void dp_update_flow_control_parameters(struct dp_soc *soc,
  5426. struct cdp_config_params *params)
  5427. {
  5428. }
  5429. #endif
  5430. /**
  5431. * dp_update_config_parameters() - API to store datapath
  5432. * config parameters
  5433. * @soc: soc handle
  5434. * @cfg: ini parameter handle
  5435. *
  5436. * Return: status
  5437. */
  5438. static
  5439. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  5440. struct cdp_config_params *params)
  5441. {
  5442. struct dp_soc *soc = (struct dp_soc *)psoc;
  5443. if (!(soc)) {
  5444. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  5445. "%s: Invalid handle", __func__);
  5446. return QDF_STATUS_E_INVAL;
  5447. }
  5448. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  5449. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  5450. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  5451. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  5452. params->tcp_udp_checksumoffload;
  5453. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  5454. dp_update_flow_control_parameters(soc, params);
  5455. return QDF_STATUS_SUCCESS;
  5456. }
  5457. /**
  5458. * dp_txrx_set_wds_rx_policy() - API to store datapath
  5459. * config parameters
  5460. * @vdev_handle - datapath vdev handle
  5461. * @cfg: ini parameter handle
  5462. *
  5463. * Return: status
  5464. */
  5465. #ifdef WDS_VENDOR_EXTENSION
  5466. void
  5467. dp_txrx_set_wds_rx_policy(
  5468. struct cdp_vdev *vdev_handle,
  5469. u_int32_t val)
  5470. {
  5471. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5472. struct dp_peer *peer;
  5473. if (vdev->opmode == wlan_op_mode_ap) {
  5474. /* for ap, set it on bss_peer */
  5475. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5476. if (peer->bss_peer) {
  5477. peer->wds_ecm.wds_rx_filter = 1;
  5478. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5479. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5480. break;
  5481. }
  5482. }
  5483. } else if (vdev->opmode == wlan_op_mode_sta) {
  5484. peer = TAILQ_FIRST(&vdev->peer_list);
  5485. peer->wds_ecm.wds_rx_filter = 1;
  5486. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  5487. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  5488. }
  5489. }
  5490. /**
  5491. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  5492. *
  5493. * @peer_handle - datapath peer handle
  5494. * @wds_tx_ucast: policy for unicast transmission
  5495. * @wds_tx_mcast: policy for multicast transmission
  5496. *
  5497. * Return: void
  5498. */
  5499. void
  5500. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  5501. int wds_tx_ucast, int wds_tx_mcast)
  5502. {
  5503. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  5504. if (wds_tx_ucast || wds_tx_mcast) {
  5505. peer->wds_enabled = 1;
  5506. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  5507. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  5508. } else {
  5509. peer->wds_enabled = 0;
  5510. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  5511. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  5512. }
  5513. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  5514. FL("Policy Update set to :\
  5515. peer->wds_enabled %d\
  5516. peer->wds_ecm.wds_tx_ucast_4addr %d\
  5517. peer->wds_ecm.wds_tx_mcast_4addr %d\n"),
  5518. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  5519. peer->wds_ecm.wds_tx_mcast_4addr);
  5520. return;
  5521. }
  5522. #endif
  5523. static struct cdp_wds_ops dp_ops_wds = {
  5524. .vdev_set_wds = dp_vdev_set_wds,
  5525. #ifdef WDS_VENDOR_EXTENSION
  5526. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  5527. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  5528. #endif
  5529. };
  5530. /*
  5531. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  5532. * @soc - datapath soc handle
  5533. * @peer - datapath peer handle
  5534. *
  5535. * Delete the AST entries belonging to a peer
  5536. */
  5537. #ifdef FEATURE_WDS
  5538. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  5539. struct dp_peer *peer)
  5540. {
  5541. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  5542. qdf_spin_lock_bh(&soc->ast_lock);
  5543. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  5544. dp_peer_del_ast(soc, ast_entry);
  5545. qdf_spin_unlock_bh(&soc->ast_lock);
  5546. }
  5547. #else
  5548. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  5549. struct dp_peer *peer)
  5550. {
  5551. }
  5552. #endif
  5553. /*
  5554. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  5555. * @vdev_handle - datapath vdev handle
  5556. * @callback - callback function
  5557. * @ctxt: callback context
  5558. *
  5559. */
  5560. static void
  5561. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  5562. ol_txrx_data_tx_cb callback, void *ctxt)
  5563. {
  5564. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5565. vdev->tx_non_std_data_callback.func = callback;
  5566. vdev->tx_non_std_data_callback.ctxt = ctxt;
  5567. }
  5568. /**
  5569. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  5570. * @pdev_hdl: datapath pdev handle
  5571. *
  5572. * Return: opaque pointer to dp txrx handle
  5573. */
  5574. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  5575. {
  5576. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  5577. return pdev->dp_txrx_handle;
  5578. }
  5579. /**
  5580. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  5581. * @pdev_hdl: datapath pdev handle
  5582. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  5583. *
  5584. * Return: void
  5585. */
  5586. static void
  5587. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  5588. {
  5589. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  5590. pdev->dp_txrx_handle = dp_txrx_hdl;
  5591. }
  5592. /**
  5593. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  5594. * @soc_handle: datapath soc handle
  5595. *
  5596. * Return: opaque pointer to external dp (non-core DP)
  5597. */
  5598. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  5599. {
  5600. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  5601. return soc->external_txrx_handle;
  5602. }
  5603. /**
  5604. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  5605. * @soc_handle: datapath soc handle
  5606. * @txrx_handle: opaque pointer to external dp (non-core DP)
  5607. *
  5608. * Return: void
  5609. */
  5610. static void
  5611. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  5612. {
  5613. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  5614. soc->external_txrx_handle = txrx_handle;
  5615. }
  5616. #ifdef CONFIG_WIN
  5617. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  5618. {
  5619. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  5620. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  5621. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  5622. peer->delete_in_progress = true;
  5623. dp_peer_delete_ast_entries(soc, peer);
  5624. }
  5625. #endif
  5626. #ifdef ATH_SUPPORT_NAC_RSSI
  5627. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  5628. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  5629. uint8_t chan_num)
  5630. {
  5631. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5632. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5633. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  5634. pdev->nac_rssi_filtering = 1;
  5635. /* Store address of NAC (neighbour peer) which will be checked
  5636. * against TA of received packets.
  5637. */
  5638. if (cmd == CDP_NAC_PARAM_ADD) {
  5639. qdf_mem_copy(vdev->cdp_nac_rssi.client_mac,
  5640. client_macaddr, DP_MAC_ADDR_LEN);
  5641. vdev->cdp_nac_rssi_enabled = 1;
  5642. } else if (cmd == CDP_NAC_PARAM_DEL) {
  5643. if (!qdf_mem_cmp(vdev->cdp_nac_rssi.client_mac,
  5644. client_macaddr, DP_MAC_ADDR_LEN)) {
  5645. /* delete this peer from the list */
  5646. qdf_mem_zero(vdev->cdp_nac_rssi.client_mac,
  5647. DP_MAC_ADDR_LEN);
  5648. }
  5649. vdev->cdp_nac_rssi_enabled = 0;
  5650. }
  5651. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  5652. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  5653. (vdev->pdev->osif_pdev, vdev->vdev_id, cmd, bssid);
  5654. return QDF_STATUS_SUCCESS;
  5655. }
  5656. #endif
  5657. static struct cdp_cmn_ops dp_ops_cmn = {
  5658. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  5659. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  5660. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  5661. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  5662. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  5663. .txrx_peer_create = dp_peer_create_wifi3,
  5664. .txrx_peer_setup = dp_peer_setup_wifi3,
  5665. #ifdef CONFIG_WIN
  5666. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  5667. #else
  5668. .txrx_peer_teardown = NULL,
  5669. #endif
  5670. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  5671. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  5672. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  5673. .txrx_peer_ast_hash_find = dp_peer_ast_hash_find_wifi3,
  5674. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  5675. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  5676. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  5677. .txrx_peer_delete = dp_peer_delete_wifi3,
  5678. .txrx_vdev_register = dp_vdev_register_wifi3,
  5679. .txrx_soc_detach = dp_soc_detach_wifi3,
  5680. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  5681. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  5682. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  5683. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  5684. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  5685. .delba_process = dp_delba_process_wifi3,
  5686. .set_addba_response = dp_set_addba_response,
  5687. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  5688. .flush_cache_rx_queue = NULL,
  5689. /* TODO: get API's for dscp-tid need to be added*/
  5690. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  5691. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  5692. .txrx_stats = dp_txrx_stats,
  5693. .txrx_stats_request = dp_txrx_stats_request,
  5694. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  5695. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  5696. .txrx_set_nac = dp_set_nac,
  5697. .txrx_get_tx_pending = dp_get_tx_pending,
  5698. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  5699. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  5700. .display_stats = dp_txrx_dump_stats,
  5701. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  5702. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  5703. #ifdef DP_INTR_POLL_BASED
  5704. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  5705. #else
  5706. .txrx_intr_attach = dp_soc_interrupt_attach,
  5707. #endif
  5708. .txrx_intr_detach = dp_soc_interrupt_detach,
  5709. .set_pn_check = dp_set_pn_check_wifi3,
  5710. .update_config_parameters = dp_update_config_parameters,
  5711. /* TODO: Add other functions */
  5712. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  5713. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  5714. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  5715. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  5716. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  5717. .tx_send = dp_tx_send,
  5718. };
  5719. static struct cdp_ctrl_ops dp_ops_ctrl = {
  5720. .txrx_peer_authorize = dp_peer_authorize,
  5721. #ifdef QCA_SUPPORT_SON
  5722. .txrx_set_inact_params = dp_set_inact_params,
  5723. .txrx_start_inact_timer = dp_start_inact_timer,
  5724. .txrx_set_overload = dp_set_overload,
  5725. .txrx_peer_is_inact = dp_peer_is_inact,
  5726. .txrx_mark_peer_inact = dp_mark_peer_inact,
  5727. #endif
  5728. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  5729. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  5730. #ifdef MESH_MODE_SUPPORT
  5731. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  5732. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  5733. #endif
  5734. .txrx_set_vdev_param = dp_set_vdev_param,
  5735. .txrx_peer_set_nawds = dp_peer_set_nawds,
  5736. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  5737. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  5738. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  5739. .txrx_update_filter_neighbour_peers =
  5740. dp_update_filter_neighbour_peers,
  5741. .txrx_get_sec_type = dp_get_sec_type,
  5742. /* TODO: Add other functions */
  5743. .txrx_wdi_event_sub = dp_wdi_event_sub,
  5744. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  5745. #ifdef WDI_EVENT_ENABLE
  5746. .txrx_get_pldev = dp_get_pldev,
  5747. #endif
  5748. .txrx_set_pdev_param = dp_set_pdev_param,
  5749. #ifdef ATH_SUPPORT_NAC_RSSI
  5750. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  5751. #endif
  5752. };
  5753. static struct cdp_me_ops dp_ops_me = {
  5754. #ifdef ATH_SUPPORT_IQUE
  5755. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  5756. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  5757. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  5758. #endif
  5759. };
  5760. static struct cdp_mon_ops dp_ops_mon = {
  5761. .txrx_monitor_set_filter_ucast_data = NULL,
  5762. .txrx_monitor_set_filter_mcast_data = NULL,
  5763. .txrx_monitor_set_filter_non_data = NULL,
  5764. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  5765. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  5766. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  5767. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  5768. /* Added support for HK advance filter */
  5769. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  5770. };
  5771. static struct cdp_host_stats_ops dp_ops_host_stats = {
  5772. .txrx_per_peer_stats = dp_get_host_peer_stats,
  5773. .get_fw_peer_stats = dp_get_fw_peer_stats,
  5774. .get_htt_stats = dp_get_htt_stats,
  5775. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  5776. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  5777. .txrx_stats_publish = dp_txrx_stats_publish,
  5778. /* TODO */
  5779. };
  5780. static struct cdp_raw_ops dp_ops_raw = {
  5781. /* TODO */
  5782. };
  5783. #ifdef CONFIG_WIN
  5784. static struct cdp_pflow_ops dp_ops_pflow = {
  5785. /* TODO */
  5786. };
  5787. #endif /* CONFIG_WIN */
  5788. #ifdef FEATURE_RUNTIME_PM
  5789. /**
  5790. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  5791. * @opaque_pdev: DP pdev context
  5792. *
  5793. * DP is ready to runtime suspend if there are no pending TX packets.
  5794. *
  5795. * Return: QDF_STATUS
  5796. */
  5797. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  5798. {
  5799. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5800. struct dp_soc *soc = pdev->soc;
  5801. /* Call DP TX flow control API to check if there is any
  5802. pending packets */
  5803. if (soc->intr_mode == DP_INTR_POLL)
  5804. qdf_timer_stop(&soc->int_timer);
  5805. return QDF_STATUS_SUCCESS;
  5806. }
  5807. /**
  5808. * dp_runtime_resume() - ensure DP is ready to runtime resume
  5809. * @opaque_pdev: DP pdev context
  5810. *
  5811. * Resume DP for runtime PM.
  5812. *
  5813. * Return: QDF_STATUS
  5814. */
  5815. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  5816. {
  5817. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5818. struct dp_soc *soc = pdev->soc;
  5819. void *hal_srng;
  5820. int i;
  5821. if (soc->intr_mode == DP_INTR_POLL)
  5822. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  5823. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  5824. hal_srng = soc->tcl_data_ring[i].hal_srng;
  5825. if (hal_srng) {
  5826. /* We actually only need to acquire the lock */
  5827. hal_srng_access_start(soc->hal_soc, hal_srng);
  5828. /* Update SRC ring head pointer for HW to send
  5829. all pending packets */
  5830. hal_srng_access_end(soc->hal_soc, hal_srng);
  5831. }
  5832. }
  5833. return QDF_STATUS_SUCCESS;
  5834. }
  5835. #endif /* FEATURE_RUNTIME_PM */
  5836. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  5837. {
  5838. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5839. struct dp_soc *soc = pdev->soc;
  5840. if (soc->intr_mode == DP_INTR_POLL)
  5841. qdf_timer_stop(&soc->int_timer);
  5842. return QDF_STATUS_SUCCESS;
  5843. }
  5844. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  5845. {
  5846. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  5847. struct dp_soc *soc = pdev->soc;
  5848. if (soc->intr_mode == DP_INTR_POLL)
  5849. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  5850. return QDF_STATUS_SUCCESS;
  5851. }
  5852. #ifndef CONFIG_WIN
  5853. static struct cdp_misc_ops dp_ops_misc = {
  5854. .tx_non_std = dp_tx_non_std,
  5855. .get_opmode = dp_get_opmode,
  5856. #ifdef FEATURE_RUNTIME_PM
  5857. .runtime_suspend = dp_runtime_suspend,
  5858. .runtime_resume = dp_runtime_resume,
  5859. #endif /* FEATURE_RUNTIME_PM */
  5860. .pkt_log_init = dp_pkt_log_init,
  5861. .pkt_log_con_service = dp_pkt_log_con_service,
  5862. };
  5863. static struct cdp_flowctl_ops dp_ops_flowctl = {
  5864. /* WIFI 3.0 DP implement as required. */
  5865. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  5866. .register_pause_cb = dp_txrx_register_pause_cb,
  5867. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  5868. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  5869. };
  5870. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  5871. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5872. };
  5873. #ifdef IPA_OFFLOAD
  5874. static struct cdp_ipa_ops dp_ops_ipa = {
  5875. .ipa_get_resource = dp_ipa_get_resource,
  5876. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  5877. .ipa_op_response = dp_ipa_op_response,
  5878. .ipa_register_op_cb = dp_ipa_register_op_cb,
  5879. .ipa_get_stat = dp_ipa_get_stat,
  5880. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  5881. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  5882. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  5883. .ipa_setup = dp_ipa_setup,
  5884. .ipa_cleanup = dp_ipa_cleanup,
  5885. .ipa_setup_iface = dp_ipa_setup_iface,
  5886. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  5887. .ipa_enable_pipes = dp_ipa_enable_pipes,
  5888. .ipa_disable_pipes = dp_ipa_disable_pipes,
  5889. .ipa_set_perf_level = dp_ipa_set_perf_level
  5890. };
  5891. #endif
  5892. static struct cdp_bus_ops dp_ops_bus = {
  5893. .bus_suspend = dp_bus_suspend,
  5894. .bus_resume = dp_bus_resume
  5895. };
  5896. static struct cdp_ocb_ops dp_ops_ocb = {
  5897. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5898. };
  5899. static struct cdp_throttle_ops dp_ops_throttle = {
  5900. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5901. };
  5902. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  5903. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5904. };
  5905. static struct cdp_cfg_ops dp_ops_cfg = {
  5906. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  5907. };
  5908. /*
  5909. * dp_wrapper_peer_get_ref_by_addr - wrapper function to get to peer
  5910. * @dev: physical device instance
  5911. * @peer_mac_addr: peer mac address
  5912. * @local_id: local id for the peer
  5913. * @debug_id: to track enum peer access
  5914. * Return: peer instance pointer
  5915. */
  5916. static inline void *
  5917. dp_wrapper_peer_get_ref_by_addr(struct cdp_pdev *dev, u8 *peer_mac_addr,
  5918. u8 *local_id,
  5919. enum peer_debug_id_type debug_id)
  5920. {
  5921. /*
  5922. * Currently this function does not implement the "get ref"
  5923. * functionality and is mapped to dp_find_peer_by_addr which does not
  5924. * increment the peer ref count. So the peer state is uncertain after
  5925. * calling this API. The functionality needs to be implemented.
  5926. * Accordingly the corresponding release_ref function is NULL.
  5927. */
  5928. return dp_find_peer_by_addr(dev, peer_mac_addr, local_id);
  5929. }
  5930. static struct cdp_peer_ops dp_ops_peer = {
  5931. .register_peer = dp_register_peer,
  5932. .clear_peer = dp_clear_peer,
  5933. .find_peer_by_addr = dp_find_peer_by_addr,
  5934. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  5935. .peer_get_ref_by_addr = dp_wrapper_peer_get_ref_by_addr,
  5936. .peer_release_ref = NULL,
  5937. .local_peer_id = dp_local_peer_id,
  5938. .peer_find_by_local_id = dp_peer_find_by_local_id,
  5939. .peer_state_update = dp_peer_state_update,
  5940. .get_vdevid = dp_get_vdevid,
  5941. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  5942. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  5943. .get_vdev_for_peer = dp_get_vdev_for_peer,
  5944. .get_peer_state = dp_get_peer_state,
  5945. .last_assoc_received = dp_get_last_assoc_received,
  5946. .last_disassoc_received = dp_get_last_disassoc_received,
  5947. .last_deauth_received = dp_get_last_deauth_received,
  5948. };
  5949. #endif
  5950. static struct cdp_ops dp_txrx_ops = {
  5951. .cmn_drv_ops = &dp_ops_cmn,
  5952. .ctrl_ops = &dp_ops_ctrl,
  5953. .me_ops = &dp_ops_me,
  5954. .mon_ops = &dp_ops_mon,
  5955. .host_stats_ops = &dp_ops_host_stats,
  5956. .wds_ops = &dp_ops_wds,
  5957. .raw_ops = &dp_ops_raw,
  5958. #ifdef CONFIG_WIN
  5959. .pflow_ops = &dp_ops_pflow,
  5960. #endif /* CONFIG_WIN */
  5961. #ifndef CONFIG_WIN
  5962. .misc_ops = &dp_ops_misc,
  5963. .cfg_ops = &dp_ops_cfg,
  5964. .flowctl_ops = &dp_ops_flowctl,
  5965. .l_flowctl_ops = &dp_ops_l_flowctl,
  5966. #ifdef IPA_OFFLOAD
  5967. .ipa_ops = &dp_ops_ipa,
  5968. #endif
  5969. .bus_ops = &dp_ops_bus,
  5970. .ocb_ops = &dp_ops_ocb,
  5971. .peer_ops = &dp_ops_peer,
  5972. .throttle_ops = &dp_ops_throttle,
  5973. .mob_stats_ops = &dp_ops_mob_stats,
  5974. #endif
  5975. };
  5976. /*
  5977. * dp_soc_set_txrx_ring_map()
  5978. * @dp_soc: DP handler for soc
  5979. *
  5980. * Return: Void
  5981. */
  5982. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  5983. {
  5984. uint32_t i;
  5985. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  5986. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  5987. }
  5988. }
  5989. /*
  5990. * dp_soc_attach_wifi3() - Attach txrx SOC
  5991. * @ctrl_psoc: Opaque SOC handle from control plane
  5992. * @htc_handle: Opaque HTC handle
  5993. * @hif_handle: Opaque HIF handle
  5994. * @qdf_osdev: QDF device
  5995. *
  5996. * Return: DP SOC handle on success, NULL on failure
  5997. */
  5998. /*
  5999. * Local prototype added to temporarily address warning caused by
  6000. * -Wmissing-prototypes. A more correct solution, namely to expose
  6001. * a prototype in an appropriate header file, will come later.
  6002. */
  6003. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6004. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6005. struct ol_if_ops *ol_ops);
  6006. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  6007. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  6008. struct ol_if_ops *ol_ops)
  6009. {
  6010. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  6011. if (!soc) {
  6012. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6013. FL("DP SOC memory allocation failed"));
  6014. goto fail0;
  6015. }
  6016. soc->cdp_soc.ops = &dp_txrx_ops;
  6017. soc->cdp_soc.ol_ops = ol_ops;
  6018. soc->ctrl_psoc = ctrl_psoc;
  6019. soc->osdev = qdf_osdev;
  6020. soc->hif_handle = hif_handle;
  6021. soc->hal_soc = hif_get_hal_handle(hif_handle);
  6022. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  6023. soc->hal_soc, qdf_osdev);
  6024. if (!soc->htt_handle) {
  6025. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6026. FL("HTT attach failed"));
  6027. goto fail1;
  6028. }
  6029. soc->wlan_cfg_ctx = wlan_cfg_soc_attach();
  6030. if (!soc->wlan_cfg_ctx) {
  6031. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6032. FL("wlan_cfg_soc_attach failed"));
  6033. goto fail2;
  6034. }
  6035. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx, rx_hash);
  6036. soc->cce_disable = false;
  6037. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  6038. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6039. CDP_CFG_MAX_PEER_ID);
  6040. if (ret != -EINVAL) {
  6041. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  6042. }
  6043. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  6044. CDP_CFG_CCE_DISABLE);
  6045. if (ret == 1)
  6046. soc->cce_disable = true;
  6047. }
  6048. qdf_spinlock_create(&soc->peer_ref_mutex);
  6049. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  6050. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  6051. /* fill the tx/rx cpu ring map*/
  6052. dp_soc_set_txrx_ring_map(soc);
  6053. qdf_spinlock_create(&soc->htt_stats.lock);
  6054. /* initialize work queue for stats processing */
  6055. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  6056. /*Initialize inactivity timer for wifison */
  6057. dp_init_inact_timer(soc);
  6058. return (void *)soc;
  6059. fail2:
  6060. htt_soc_detach(soc->htt_handle);
  6061. fail1:
  6062. qdf_mem_free(soc);
  6063. fail0:
  6064. return NULL;
  6065. }
  6066. /*
  6067. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  6068. *
  6069. * @soc: handle to DP soc
  6070. * @mac_id: MAC id
  6071. *
  6072. * Return: Return pdev corresponding to MAC
  6073. */
  6074. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  6075. {
  6076. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  6077. return soc->pdev_list[mac_id];
  6078. /* Typically for MCL as there only 1 PDEV*/
  6079. return soc->pdev_list[0];
  6080. }
  6081. /*
  6082. * dp_get_ring_id_for_mac_id() - Return pdev for mac_id
  6083. *
  6084. * @soc: handle to DP soc
  6085. * @mac_id: MAC id
  6086. *
  6087. * Return: ring id
  6088. */
  6089. int dp_get_ring_id_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  6090. {
  6091. /*
  6092. * Single pdev using both MACs will operate on both MAC rings,
  6093. * which is the case for MCL.
  6094. */
  6095. if (!wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  6096. return mac_id;
  6097. /* For WIN each PDEV will operate one ring, so index is zero. */
  6098. return 0;
  6099. }
  6100. /*
  6101. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  6102. * @soc: DP SoC context
  6103. * @max_mac_rings: No of MAC rings
  6104. *
  6105. * Return: None
  6106. */
  6107. static
  6108. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  6109. int *max_mac_rings)
  6110. {
  6111. bool dbs_enable = false;
  6112. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  6113. dbs_enable = soc->cdp_soc.ol_ops->
  6114. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  6115. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  6116. }
  6117. /*
  6118. * dp_set_pktlog_wifi3() - attach txrx vdev
  6119. * @pdev: Datapath PDEV handle
  6120. * @event: which event's notifications are being subscribed to
  6121. * @enable: WDI event subscribe or not. (True or False)
  6122. *
  6123. * Return: Success, NULL on failure
  6124. */
  6125. #ifdef WDI_EVENT_ENABLE
  6126. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  6127. bool enable)
  6128. {
  6129. struct dp_soc *soc = pdev->soc;
  6130. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6131. int max_mac_rings = wlan_cfg_get_num_mac_rings
  6132. (pdev->wlan_cfg_ctx);
  6133. uint8_t mac_id = 0;
  6134. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  6135. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  6136. FL("Max_mac_rings %d \n"),
  6137. max_mac_rings);
  6138. if (enable) {
  6139. switch (event) {
  6140. case WDI_EVENT_RX_DESC:
  6141. if (pdev->monitor_vdev) {
  6142. /* Nothing needs to be done if monitor mode is
  6143. * enabled
  6144. */
  6145. return 0;
  6146. }
  6147. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  6148. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  6149. htt_tlv_filter.mpdu_start = 1;
  6150. htt_tlv_filter.msdu_start = 1;
  6151. htt_tlv_filter.msdu_end = 1;
  6152. htt_tlv_filter.mpdu_end = 1;
  6153. htt_tlv_filter.packet_header = 1;
  6154. htt_tlv_filter.attention = 1;
  6155. htt_tlv_filter.ppdu_start = 1;
  6156. htt_tlv_filter.ppdu_end = 1;
  6157. htt_tlv_filter.ppdu_end_user_stats = 1;
  6158. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6159. htt_tlv_filter.ppdu_end_status_done = 1;
  6160. htt_tlv_filter.enable_fp = 1;
  6161. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6162. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6163. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6164. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6165. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6166. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6167. for (mac_id = 0; mac_id < max_mac_rings;
  6168. mac_id++) {
  6169. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6170. pdev->pdev_id + mac_id,
  6171. pdev->rxdma_mon_status_ring
  6172. .hal_srng,
  6173. RXDMA_MONITOR_STATUS,
  6174. RX_BUFFER_SIZE,
  6175. &htt_tlv_filter);
  6176. }
  6177. if (soc->reap_timer_init)
  6178. qdf_timer_mod(&soc->mon_reap_timer,
  6179. DP_INTR_POLL_TIMER_MS);
  6180. }
  6181. break;
  6182. case WDI_EVENT_LITE_RX:
  6183. if (pdev->monitor_vdev) {
  6184. /* Nothing needs to be done if monitor mode is
  6185. * enabled
  6186. */
  6187. return 0;
  6188. }
  6189. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  6190. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  6191. htt_tlv_filter.ppdu_start = 1;
  6192. htt_tlv_filter.ppdu_end = 1;
  6193. htt_tlv_filter.ppdu_end_user_stats = 1;
  6194. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6195. htt_tlv_filter.ppdu_end_status_done = 1;
  6196. htt_tlv_filter.mpdu_start = 1;
  6197. htt_tlv_filter.enable_fp = 1;
  6198. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6199. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6200. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6201. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6202. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6203. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6204. for (mac_id = 0; mac_id < max_mac_rings;
  6205. mac_id++) {
  6206. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6207. pdev->pdev_id + mac_id,
  6208. pdev->rxdma_mon_status_ring
  6209. .hal_srng,
  6210. RXDMA_MONITOR_STATUS,
  6211. RX_BUFFER_SIZE_PKTLOG_LITE,
  6212. &htt_tlv_filter);
  6213. }
  6214. if (soc->reap_timer_init)
  6215. qdf_timer_mod(&soc->mon_reap_timer,
  6216. DP_INTR_POLL_TIMER_MS);
  6217. }
  6218. break;
  6219. case WDI_EVENT_LITE_T2H:
  6220. if (pdev->monitor_vdev) {
  6221. /* Nothing needs to be done if monitor mode is
  6222. * enabled
  6223. */
  6224. return 0;
  6225. }
  6226. /* To enable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  6227. * passing value 0xffff. Once these macros will define
  6228. * in htt header file will use proper macros
  6229. */
  6230. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  6231. pdev->pktlog_ppdu_stats = true;
  6232. dp_h2t_cfg_stats_msg_send(pdev, 0xffff,
  6233. pdev->pdev_id + mac_id);
  6234. }
  6235. break;
  6236. default:
  6237. /* Nothing needs to be done for other pktlog types */
  6238. break;
  6239. }
  6240. } else {
  6241. switch (event) {
  6242. case WDI_EVENT_RX_DESC:
  6243. case WDI_EVENT_LITE_RX:
  6244. if (pdev->monitor_vdev) {
  6245. /* Nothing needs to be done if monitor mode is
  6246. * enabled
  6247. */
  6248. return 0;
  6249. }
  6250. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  6251. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  6252. for (mac_id = 0; mac_id < max_mac_rings;
  6253. mac_id++) {
  6254. htt_h2t_rx_ring_cfg(soc->htt_handle,
  6255. pdev->pdev_id + mac_id,
  6256. pdev->rxdma_mon_status_ring
  6257. .hal_srng,
  6258. RXDMA_MONITOR_STATUS,
  6259. RX_BUFFER_SIZE,
  6260. &htt_tlv_filter);
  6261. }
  6262. if (soc->reap_timer_init)
  6263. qdf_timer_stop(&soc->mon_reap_timer);
  6264. }
  6265. break;
  6266. case WDI_EVENT_LITE_T2H:
  6267. if (pdev->monitor_vdev) {
  6268. /* Nothing needs to be done if monitor mode is
  6269. * enabled
  6270. */
  6271. return 0;
  6272. }
  6273. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  6274. * passing value 0. Once these macros will define in htt
  6275. * header file will use proper macros
  6276. */
  6277. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  6278. pdev->pktlog_ppdu_stats = false;
  6279. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6280. dp_h2t_cfg_stats_msg_send(pdev, 0,
  6281. pdev->pdev_id + mac_id);
  6282. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  6283. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  6284. pdev->pdev_id + mac_id);
  6285. } else if (pdev->enhanced_stats_en) {
  6286. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  6287. pdev->pdev_id + mac_id);
  6288. }
  6289. }
  6290. break;
  6291. default:
  6292. /* Nothing needs to be done for other pktlog types */
  6293. break;
  6294. }
  6295. }
  6296. return 0;
  6297. }
  6298. #endif
  6299. #ifdef CONFIG_MCL
  6300. /*
  6301. * dp_service_mon_rings()- timer to reap monitor rings
  6302. * reqd as we are not getting ppdu end interrupts
  6303. * @arg: SoC Handle
  6304. *
  6305. * Return:
  6306. *
  6307. */
  6308. static void dp_service_mon_rings(void *arg)
  6309. {
  6310. struct dp_soc *soc = (struct dp_soc *) arg;
  6311. int ring = 0, work_done;
  6312. work_done = dp_mon_process(soc, ring, QCA_NAPI_BUDGET);
  6313. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  6314. FL("Reaped %d descs from Monitor rings"), work_done);
  6315. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  6316. }
  6317. #ifndef REMOVE_PKT_LOG
  6318. /**
  6319. * dp_pkt_log_init() - API to initialize packet log
  6320. * @ppdev: physical device handle
  6321. * @scn: HIF context
  6322. *
  6323. * Return: none
  6324. */
  6325. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  6326. {
  6327. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  6328. if (handle->pkt_log_init) {
  6329. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6330. "%s: Packet log not initialized", __func__);
  6331. return;
  6332. }
  6333. pktlog_sethandle(&handle->pl_dev, scn);
  6334. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  6335. if (pktlogmod_init(scn)) {
  6336. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6337. "%s: pktlogmod_init failed", __func__);
  6338. handle->pkt_log_init = false;
  6339. } else {
  6340. handle->pkt_log_init = true;
  6341. }
  6342. }
  6343. /**
  6344. * dp_pkt_log_con_service() - connect packet log service
  6345. * @ppdev: physical device handle
  6346. * @scn: device context
  6347. *
  6348. * Return: none
  6349. */
  6350. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  6351. {
  6352. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  6353. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  6354. pktlog_htc_attach();
  6355. }
  6356. /**
  6357. * dp_pktlogmod_exit() - API to cleanup pktlog info
  6358. * @handle: Pdev handle
  6359. *
  6360. * Return: none
  6361. */
  6362. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  6363. {
  6364. void *scn = (void *)handle->soc->hif_handle;
  6365. if (!scn) {
  6366. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6367. "%s: Invalid hif(scn) handle", __func__);
  6368. return;
  6369. }
  6370. pktlogmod_exit(scn);
  6371. handle->pkt_log_init = false;
  6372. }
  6373. #endif
  6374. #else
  6375. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  6376. #endif