sde_hw_top.h 7.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (c) 2015-2019, The Linux Foundation. All rights reserved.
  4. */
  5. #ifndef _SDE_HW_TOP_H
  6. #define _SDE_HW_TOP_H
  7. #include "sde_hw_catalog.h"
  8. #include "sde_hw_mdss.h"
  9. #include "sde_hw_util.h"
  10. #include "sde_hw_blk.h"
  11. struct sde_hw_mdp;
  12. /**
  13. * struct traffic_shaper_cfg: traffic shaper configuration
  14. * @en : enable/disable traffic shaper
  15. * @rd_client : true if read client; false if write client
  16. * @client_id : client identifier
  17. * @bpc_denom : denominator of byte per clk
  18. * @bpc_numer : numerator of byte per clk
  19. */
  20. struct traffic_shaper_cfg {
  21. bool en;
  22. bool rd_client;
  23. u32 client_id;
  24. u32 bpc_denom;
  25. u64 bpc_numer;
  26. };
  27. /**
  28. * struct split_pipe_cfg - pipe configuration for dual display panels
  29. * @en : Enable/disable dual pipe confguration
  30. * @mode : Panel interface mode
  31. * @intf : Interface id for main control path
  32. * @pp_split_slave: Slave interface for ping pong split, INTF_MAX to disable
  33. * @pp_split_idx: Ping pong index for ping pong split
  34. * @split_flush_en: Allows both the paths to be flushed when master path is
  35. * flushed
  36. */
  37. struct split_pipe_cfg {
  38. bool en;
  39. enum sde_intf_mode mode;
  40. enum sde_intf intf;
  41. enum sde_intf pp_split_slave;
  42. u32 pp_split_index;
  43. bool split_flush_en;
  44. };
  45. /**
  46. * struct cdm_output_cfg: output configuration for cdm
  47. * @wb_en : enable/disable writeback output
  48. * @intf_en : enable/disable interface output
  49. */
  50. struct cdm_output_cfg {
  51. bool wb_en;
  52. bool intf_en;
  53. };
  54. /**
  55. * struct sde_danger_safe_status: danger and safe status signals
  56. * @mdp: top level status
  57. * @sspp: source pipe status
  58. * @wb: writebck output status
  59. */
  60. struct sde_danger_safe_status {
  61. u8 mdp;
  62. u8 sspp[SSPP_MAX];
  63. u8 wb[WB_MAX];
  64. };
  65. /**
  66. * struct sde_vsync_source_cfg - configure vsync source and configure the
  67. * watchdog timers if required.
  68. * @pp_count: number of ping pongs active
  69. * @frame_rate: Display frame rate
  70. * @ppnumber: ping pong index array
  71. * @vsync_source: vsync source selection
  72. * @is_dummy: a dummy source of vsync selection. It must not be selected for
  73. * any case other than sde rsc idle request.
  74. */
  75. struct sde_vsync_source_cfg {
  76. u32 pp_count;
  77. u32 frame_rate;
  78. u32 ppnumber[PINGPONG_MAX];
  79. u32 vsync_source;
  80. bool is_dummy;
  81. };
  82. /**
  83. * struct sde_hw_mdp_ops - interface to the MDP TOP Hw driver functions
  84. * Assumption is these functions will be called after clocks are enabled.
  85. * @setup_split_pipe : Programs the pipe control registers
  86. * @setup_pp_split : Programs the pp split control registers
  87. * @setup_cdm_output : programs cdm control
  88. * @setup_traffic_shaper : programs traffic shaper control
  89. */
  90. struct sde_hw_mdp_ops {
  91. /** setup_split_pipe() : Regsiters are not double buffered, thisk
  92. * function should be called before timing control enable
  93. * @mdp : mdp top context driver
  94. * @cfg : upper and lower part of pipe configuration
  95. */
  96. void (*setup_split_pipe)(struct sde_hw_mdp *mdp,
  97. struct split_pipe_cfg *p);
  98. /** setup_pp_split() : Configure pp split related registers
  99. * @mdp : mdp top context driver
  100. * @cfg : upper and lower part of pipe configuration
  101. */
  102. void (*setup_pp_split)(struct sde_hw_mdp *mdp,
  103. struct split_pipe_cfg *cfg);
  104. /**
  105. * setup_cdm_output() : Setup selection control of the cdm data path
  106. * @mdp : mdp top context driver
  107. * @cfg : cdm output configuration
  108. */
  109. void (*setup_cdm_output)(struct sde_hw_mdp *mdp,
  110. struct cdm_output_cfg *cfg);
  111. /**
  112. * setup_traffic_shaper() : Setup traffic shaper control
  113. * @mdp : mdp top context driver
  114. * @cfg : traffic shaper configuration
  115. */
  116. void (*setup_traffic_shaper)(struct sde_hw_mdp *mdp,
  117. struct traffic_shaper_cfg *cfg);
  118. /**
  119. * setup_clk_force_ctrl - set clock force control
  120. * @mdp: mdp top context driver
  121. * @clk_ctrl: clock to be controlled
  122. * @enable: force on enable
  123. * @return: if the clock is forced-on by this function
  124. */
  125. bool (*setup_clk_force_ctrl)(struct sde_hw_mdp *mdp,
  126. enum sde_clk_ctrl_type clk_ctrl, bool enable);
  127. /**
  128. * setup_dce - set DCE mux for DSC ctrl path
  129. * @mdp: mdp top context driver
  130. * @dce_sel: dce_mux value
  131. */
  132. void (*setup_dce)(struct sde_hw_mdp *mdp, u32 dce_sel);
  133. /**
  134. * get_danger_status - get danger status
  135. * @mdp: mdp top context driver
  136. * @status: Pointer to danger safe status
  137. */
  138. void (*get_danger_status)(struct sde_hw_mdp *mdp,
  139. struct sde_danger_safe_status *status);
  140. /**
  141. * setup_vsync_source - setup vsync source configuration details
  142. * @mdp: mdp top context driver
  143. * @cfg: vsync source selection configuration
  144. */
  145. void (*setup_vsync_source)(struct sde_hw_mdp *mdp,
  146. struct sde_vsync_source_cfg *cfg);
  147. /**
  148. * get_safe_status - get safe status
  149. * @mdp: mdp top context driver
  150. * @status: Pointer to danger safe status
  151. */
  152. void (*get_safe_status)(struct sde_hw_mdp *mdp,
  153. struct sde_danger_safe_status *status);
  154. /**
  155. * get_split_flush_status - get split flush status
  156. * @mdp: mdp top context driver
  157. */
  158. u32 (*get_split_flush_status)(struct sde_hw_mdp *mdp);
  159. /**
  160. * reset_ubwc - reset top level UBWC configuration
  161. * @mdp: mdp top context driver
  162. * @m: pointer to mdss catalog data
  163. */
  164. void (*reset_ubwc)(struct sde_hw_mdp *mdp, struct sde_mdss_cfg *m);
  165. /**
  166. * intf_audio_select - select the external interface for audio
  167. * @mdp: mdp top context driver
  168. */
  169. void (*intf_audio_select)(struct sde_hw_mdp *mdp);
  170. /**
  171. * set_cwb_ppb_cntl - select the data point for CWB
  172. * @mdp: mdp top context driver
  173. * @dual: indicates if dual pipe line needs to be programmed
  174. * @dspp_out : true if dspp output required. LM is default tap point
  175. */
  176. void (*set_cwb_ppb_cntl)(struct sde_hw_mdp *mdp,
  177. bool dual, bool dspp_out);
  178. /**
  179. * set_hdr_plus_metadata - program the dynamic hdr metadata
  180. * @mdp: mdp top context driver
  181. * @payload: pointer to payload data
  182. * @len: size of the valid data within payload
  183. * @stream_id: stream ID for MST (0 or 1)
  184. */
  185. void (*set_hdr_plus_metadata)(struct sde_hw_mdp *mdp,
  186. u8 *payload, u32 len, u32 stream_id);
  187. };
  188. struct sde_hw_mdp {
  189. struct sde_hw_blk base;
  190. struct sde_hw_blk_reg_map hw;
  191. /* top */
  192. enum sde_mdp idx;
  193. const struct sde_mdp_cfg *caps;
  194. /* ops */
  195. struct sde_hw_mdp_ops ops;
  196. };
  197. struct sde_hw_sid {
  198. /* rotator base */
  199. struct sde_hw_blk_reg_map hw;
  200. };
  201. /**
  202. * sde_hw_sid_rotator_set - initialize the sid blk reg map
  203. * @addr: Mapped register io address
  204. * @sid_len: Length of block
  205. * @m: Pointer to mdss catalog data
  206. */
  207. struct sde_hw_sid *sde_hw_sid_init(void __iomem *addr,
  208. u32 sid_len, const struct sde_mdss_cfg *m);
  209. /**
  210. * sde_hw_sid_rotator_set - set sid values for rotator
  211. * sid: sde_hw_sid passed from kms
  212. */
  213. void sde_hw_sid_rotator_set(struct sde_hw_sid *sid);
  214. /**
  215. * to_sde_hw_mdp - convert base object sde_hw_base to container
  216. * @hw: Pointer to base hardware block
  217. * return: Pointer to hardware block container
  218. */
  219. static inline struct sde_hw_mdp *to_sde_hw_mdp(struct sde_hw_blk *hw)
  220. {
  221. return container_of(hw, struct sde_hw_mdp, base);
  222. }
  223. /**
  224. * sde_hw_mdptop_init - initializes the top driver for the passed idx
  225. * @idx: Interface index for which driver object is required
  226. * @addr: Mapped register io address of MDP
  227. * @m: Pointer to mdss catalog data
  228. */
  229. struct sde_hw_mdp *sde_hw_mdptop_init(enum sde_mdp idx,
  230. void __iomem *addr,
  231. const struct sde_mdss_cfg *m);
  232. void sde_hw_mdp_destroy(struct sde_hw_mdp *mdp);
  233. #endif /*_SDE_HW_TOP_H */