dp_rx_err.c 26 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973
  1. /*
  2. * Copyright (c) 2016-2017 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include "dp_types.h"
  19. #include "dp_rx.h"
  20. #include "dp_peer.h"
  21. #include "dp_internal.h"
  22. #include "hal_api.h"
  23. #include "qdf_trace.h"
  24. #include "qdf_nbuf.h"
  25. #ifdef CONFIG_MCL
  26. #include <cds_ieee80211_common.h>
  27. #else
  28. #include <ieee80211.h>
  29. #endif
  30. #include "dp_rx_defrag.h"
  31. #include <enet.h> /* LLC_SNAP_HDR_LEN */
  32. #ifdef RX_DESC_DEBUG_CHECK
  33. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  34. {
  35. if (qdf_unlikely(rx_desc->magic != DP_RX_DESC_MAGIC)) {
  36. return false;
  37. }
  38. rx_desc->magic = 0;
  39. return true;
  40. }
  41. #else
  42. static inline bool dp_rx_desc_check_magic(struct dp_rx_desc *rx_desc)
  43. {
  44. return true;
  45. }
  46. #endif
  47. /**
  48. * dp_rx_msdus_drop() - Drops all MSDU's per MPDU
  49. *
  50. * @soc: core txrx main context
  51. * @ring_desc: opaque pointer to the REO error ring descriptor
  52. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  53. * @head: head of the local descriptor free-list
  54. * @tail: tail of the local descriptor free-list
  55. * @quota: No. of units (packets) that can be serviced in one shot.
  56. *
  57. * This function is used to drop all MSDU in an MPDU
  58. *
  59. * Return: uint32_t: No. of elements processed
  60. */
  61. static uint32_t dp_rx_msdus_drop(struct dp_soc *soc, void *ring_desc,
  62. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  63. union dp_rx_desc_list_elem_t **head,
  64. union dp_rx_desc_list_elem_t **tail,
  65. uint32_t quota)
  66. {
  67. uint32_t rx_bufs_used = 0;
  68. void *link_desc_va;
  69. struct hal_buf_info buf_info;
  70. struct hal_rx_msdu_list msdu_list; /* MSDU's per MPDU */
  71. int i;
  72. uint8_t *rx_tlv_hdr;
  73. uint32_t tid;
  74. hal_rx_reo_buf_paddr_get(ring_desc, &buf_info);
  75. link_desc_va = dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  76. /* No UNMAP required -- this is "malloc_consistent" memory */
  77. hal_rx_msdu_list_get(link_desc_va, &msdu_list,
  78. mpdu_desc_info->msdu_count);
  79. for (i = 0; (i < HAL_RX_NUM_MSDU_DESC) && quota--; i++) {
  80. struct dp_rx_desc *rx_desc =
  81. dp_rx_cookie_2_va_rxdma_buf(soc,
  82. msdu_list.sw_cookie[i]);
  83. qdf_assert(rx_desc);
  84. if (!dp_rx_desc_check_magic(rx_desc)) {
  85. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  86. FL("Invalid rx_desc cookie=%d"),
  87. msdu_list.sw_cookie[i]);
  88. return rx_bufs_used;
  89. }
  90. rx_bufs_used++;
  91. tid = hal_rx_mpdu_start_tid_get(rx_desc->rx_buf_start);
  92. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  93. "Packet received with PN error for tid :%d", tid);
  94. rx_tlv_hdr = qdf_nbuf_data(rx_desc->nbuf);
  95. if (hal_rx_encryption_info_valid(rx_tlv_hdr))
  96. hal_rx_print_pn(rx_tlv_hdr);
  97. /* Just free the buffers */
  98. qdf_nbuf_free(rx_desc->nbuf);
  99. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  100. }
  101. return rx_bufs_used;
  102. }
  103. /**
  104. * dp_rx_pn_error_handle() - Handles PN check errors
  105. *
  106. * @soc: core txrx main context
  107. * @ring_desc: opaque pointer to the REO error ring descriptor
  108. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  109. * @head: head of the local descriptor free-list
  110. * @tail: tail of the local descriptor free-list
  111. * @quota: No. of units (packets) that can be serviced in one shot.
  112. *
  113. * This function implements PN error handling
  114. * If the peer is configured to ignore the PN check errors
  115. * or if DP feels, that this frame is still OK, the frame can be
  116. * re-injected back to REO to use some of the other features
  117. * of REO e.g. duplicate detection/routing to other cores
  118. *
  119. * Return: uint32_t: No. of elements processed
  120. */
  121. static uint32_t
  122. dp_rx_pn_error_handle(struct dp_soc *soc, void *ring_desc,
  123. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  124. union dp_rx_desc_list_elem_t **head,
  125. union dp_rx_desc_list_elem_t **tail,
  126. uint32_t quota)
  127. {
  128. uint16_t peer_id;
  129. uint32_t rx_bufs_used = 0;
  130. struct dp_peer *peer;
  131. bool peer_pn_policy = false;
  132. peer_id = DP_PEER_METADATA_PEER_ID_GET(
  133. mpdu_desc_info->peer_meta_data);
  134. peer = dp_peer_find_by_id(soc, peer_id);
  135. if (qdf_likely(peer)) {
  136. /*
  137. * TODO: Check for peer specific policies & set peer_pn_policy
  138. */
  139. }
  140. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  141. "Packet received with PN error");
  142. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  143. "discard rx due to PN error for peer %p "
  144. "(%02x:%02x:%02x:%02x:%02x:%02x)\n",
  145. peer,
  146. peer->mac_addr.raw[0], peer->mac_addr.raw[1],
  147. peer->mac_addr.raw[2], peer->mac_addr.raw[3],
  148. peer->mac_addr.raw[4], peer->mac_addr.raw[5]);
  149. /* No peer PN policy -- definitely drop */
  150. if (!peer_pn_policy)
  151. rx_bufs_used = dp_rx_msdus_drop(soc, ring_desc,
  152. mpdu_desc_info,
  153. head, tail, quota);
  154. return rx_bufs_used;
  155. }
  156. /**
  157. * dp_rx_2k_jump_handle() - Handles Sequence Number Jump by 2K
  158. *
  159. * @soc: core txrx main context
  160. * @ring_desc: opaque pointer to the REO error ring descriptor
  161. * @mpdu_desc_info: MPDU descriptor information from ring descriptor
  162. * @head: head of the local descriptor free-list
  163. * @tail: tail of the local descriptor free-list
  164. * @quota: No. of units (packets) that can be serviced in one shot.
  165. *
  166. * This function implements the error handling when sequence number
  167. * of the MPDU jumps suddenly by 2K.Today there are 2 cases that
  168. * need to be handled:
  169. * A) CSN (Current Sequence Number) = Last Valid SN (LSN) + 2K
  170. * B) CSN = LSN + 2K, but falls within a "BA sized window" of the SSN
  171. * For case A) the protocol stack is invoked to generate DELBA/DEAUTH frame
  172. * For case B), the frame is normally dropped, no more action is taken
  173. *
  174. * Return: uint32_t: No. of elements processed
  175. */
  176. static uint32_t
  177. dp_rx_2k_jump_handle(struct dp_soc *soc, void *ring_desc,
  178. struct hal_rx_mpdu_desc_info *mpdu_desc_info,
  179. union dp_rx_desc_list_elem_t **head,
  180. union dp_rx_desc_list_elem_t **tail,
  181. uint32_t quota)
  182. {
  183. return dp_rx_msdus_drop(soc, ring_desc, mpdu_desc_info,
  184. head, tail, quota);
  185. }
  186. static bool
  187. dp_rx_chain_msdus(struct dp_soc *soc, qdf_nbuf_t nbuf,
  188. struct dp_rx_desc *rx_desc)
  189. {
  190. bool mpdu_done = false;
  191. if (hal_rx_msdu_end_first_msdu_get(rx_desc->rx_buf_start)) {
  192. qdf_nbuf_set_chfrag_start(rx_desc->nbuf, 1);
  193. soc->invalid_peer_head_msdu = NULL;
  194. soc->invalid_peer_tail_msdu = NULL;
  195. }
  196. if (hal_rx_msdu_end_last_msdu_get(rx_desc->rx_buf_start)) {
  197. qdf_nbuf_set_chfrag_end(rx_desc->nbuf, 1);
  198. mpdu_done = true;
  199. }
  200. DP_RX_LIST_APPEND(soc->invalid_peer_head_msdu,
  201. soc->invalid_peer_tail_msdu,
  202. nbuf);
  203. return mpdu_done;
  204. }
  205. /**
  206. * dp_rx_null_q_desc_handle() - Function to handle NULL Queue
  207. * descriptor violation on either a
  208. * REO or WBM ring
  209. *
  210. * @soc: core DP main context
  211. * @rx_desc : pointer to the sw rx descriptor
  212. * @head: pointer to head of rx descriptors to be added to free list
  213. * @tail: pointer to tail of rx descriptors to be added to free list
  214. * quota: upper limit of descriptors that can be reaped
  215. *
  216. * This function handles NULL queue descriptor violations arising out
  217. * a missing REO queue for a given peer or a given TID. This typically
  218. * may happen if a packet is received on a QOS enabled TID before the
  219. * ADDBA negotiation for that TID, when the TID queue is setup. Or
  220. * it may also happen for MC/BC frames if they are not routed to the
  221. * non-QOS TID queue, in the absence of any other default TID queue.
  222. * This error can show up both in a REO destination or WBM release ring.
  223. *
  224. * Return: uint32_t: No. of Rx buffers reaped
  225. */
  226. static uint32_t
  227. dp_rx_null_q_desc_handle(struct dp_soc *soc, struct dp_rx_desc *rx_desc,
  228. union dp_rx_desc_list_elem_t **head,
  229. union dp_rx_desc_list_elem_t **tail,
  230. uint32_t quota)
  231. {
  232. uint32_t rx_bufs_used = 0;
  233. uint32_t pkt_len, l2_hdr_offset;
  234. uint16_t msdu_len;
  235. qdf_nbuf_t nbuf;
  236. struct dp_vdev *vdev;
  237. uint16_t peer_id = 0xFFFF;
  238. struct dp_peer *peer = NULL;
  239. uint32_t sgi, rate_mcs, tid;
  240. uint8_t count;
  241. struct mect_entry *mect_entry;
  242. uint8_t *nbuf_data = NULL;
  243. rx_bufs_used++;
  244. nbuf = rx_desc->nbuf;
  245. qdf_nbuf_unmap_single(soc->osdev, nbuf,
  246. QDF_DMA_BIDIRECTIONAL);
  247. rx_desc->rx_buf_start = qdf_nbuf_data(nbuf);
  248. l2_hdr_offset =
  249. hal_rx_msdu_end_l3_hdr_padding_get(rx_desc->rx_buf_start);
  250. msdu_len = hal_rx_msdu_start_msdu_len_get(rx_desc->rx_buf_start);
  251. pkt_len = msdu_len + l2_hdr_offset + RX_PKT_TLVS_LEN;
  252. /* Set length in nbuf */
  253. qdf_nbuf_set_pktlen(nbuf, pkt_len);
  254. /*
  255. * Check if DMA completed -- msdu_done is the last bit
  256. * to be written
  257. */
  258. if (!hal_rx_attn_msdu_done_get(rx_desc->rx_buf_start)) {
  259. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  260. FL("MSDU DONE failure"));
  261. hal_rx_dump_pkt_tlvs(rx_desc->rx_buf_start,
  262. QDF_TRACE_LEVEL_INFO);
  263. qdf_assert(0);
  264. }
  265. peer_id = hal_rx_mpdu_start_sw_peer_id_get(rx_desc->rx_buf_start);
  266. peer = dp_peer_find_by_id(soc, peer_id);
  267. if (!peer) {
  268. bool mpdu_done = false;
  269. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  270. FL("peer is NULL"));
  271. mpdu_done = dp_rx_chain_msdus(soc, nbuf, rx_desc);
  272. if (mpdu_done)
  273. dp_rx_process_invalid_peer(soc, nbuf);
  274. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  275. return rx_bufs_used;
  276. }
  277. vdev = peer->vdev;
  278. if (!vdev) {
  279. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  280. FL("INVALID vdev %p OR osif_rx"), vdev);
  281. /* Drop & free packet */
  282. qdf_nbuf_free(nbuf);
  283. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  284. goto fail;
  285. }
  286. sgi = hal_rx_msdu_start_sgi_get(rx_desc->rx_buf_start);
  287. rate_mcs = hal_rx_msdu_start_rate_mcs_get(rx_desc->rx_buf_start);
  288. tid = hal_rx_mpdu_start_tid_get(rx_desc->rx_buf_start);
  289. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  290. "%s: %d, SGI: %d, rate_mcs: %d, tid: %d",
  291. __func__, __LINE__, sgi, rate_mcs, tid);
  292. /*
  293. * Advance the packet start pointer by total size of
  294. * pre-header TLV's
  295. */
  296. qdf_nbuf_pull_head(nbuf, RX_PKT_TLVS_LEN);
  297. if (l2_hdr_offset)
  298. qdf_nbuf_pull_head(nbuf, l2_hdr_offset);
  299. nbuf_data = qdf_nbuf_data(nbuf);
  300. for (count = 0; count < soc->mect_cnt; count++) {
  301. mect_entry = &soc->mect_table[count];
  302. mect_entry->ts = jiffies_64;
  303. if (!(memcmp(mect_entry->mac_addr, &nbuf_data[DP_MAC_ADDR_LEN],
  304. DP_MAC_ADDR_LEN))) {
  305. QDF_TRACE(QDF_MODULE_ID_DP,
  306. QDF_TRACE_LEVEL_INFO,
  307. FL("received pkt with same src MAC"));
  308. /* Drop & free packet */
  309. qdf_nbuf_free(nbuf);
  310. /* Statistics */
  311. goto fail;
  312. }
  313. }
  314. /* WDS Source Port Learning */
  315. if (qdf_likely(vdev->rx_decap_type == htt_cmn_pkt_type_ethernet) &&
  316. (vdev->wds_enabled))
  317. dp_rx_wds_srcport_learn(soc, rx_desc->rx_buf_start, peer, nbuf);
  318. if (hal_rx_mpdu_start_mpdu_qos_control_valid_get(
  319. rx_desc->rx_buf_start)) {
  320. /* TODO: Assuming that qos_control_valid also indicates
  321. * unicast. Should we check this?
  322. */
  323. if (peer &&
  324. peer->rx_tid[tid].hw_qdesc_vaddr_unaligned == NULL) {
  325. /* IEEE80211_SEQ_MAX indicates invalid start_seq */
  326. dp_rx_tid_setup_wifi3(peer, tid, 1, IEEE80211_SEQ_MAX);
  327. }
  328. }
  329. #ifdef QCA_WIFI_NAPIER_EMULATION /* Debug code, remove later */
  330. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  331. "%s: p_id %d msdu_len %d hdr_off %d",
  332. __func__, peer_id, msdu_len, l2_hdr_offset);
  333. print_hex_dump(KERN_ERR,
  334. "\t Pkt Data:", DUMP_PREFIX_NONE, 32, 4,
  335. qdf_nbuf_data(nbuf), 128, false);
  336. #endif /* NAPIER_EMULATION */
  337. if (qdf_unlikely(vdev->rx_decap_type == htt_cmn_pkt_type_raw)) {
  338. qdf_nbuf_set_next(nbuf, NULL);
  339. dp_rx_deliver_raw(vdev, nbuf);
  340. } else {
  341. if (qdf_unlikely(peer->bss_peer)) {
  342. QDF_TRACE(QDF_MODULE_ID_DP,
  343. QDF_TRACE_LEVEL_INFO,
  344. FL("received pkt with same src MAC"));
  345. /* Drop & free packet */
  346. qdf_nbuf_free(nbuf);
  347. goto fail;
  348. }
  349. if (vdev->osif_rx) {
  350. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  351. FL("vdev %p osif_rx %p"), vdev,
  352. vdev->osif_rx);
  353. qdf_nbuf_set_next(nbuf, NULL);
  354. vdev->osif_rx(vdev->osif_vdev, nbuf);
  355. DP_STATS_INC(vdev->pdev, rx.to_stack.num, 1);
  356. } else {
  357. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  358. FL("INVALID vdev %p OR osif_rx"), vdev);
  359. DP_STATS_INC(soc, rx.err.invalid_vdev, 1);
  360. }
  361. }
  362. fail:
  363. dp_rx_add_to_free_desc_list(head, tail, rx_desc);
  364. return rx_bufs_used;
  365. }
  366. /**
  367. * dp_rx_link_desc_return() - Return a MPDU link descriptor to HW
  368. * (WBM), following error handling
  369. *
  370. * @soc: core DP main context
  371. * @ring_desc: opaque pointer to the REO error ring descriptor
  372. *
  373. * Return: QDF_STATUS
  374. */
  375. static QDF_STATUS
  376. dp_rx_link_desc_return(struct dp_soc *soc, void *ring_desc)
  377. {
  378. void *buf_addr_info = HAL_RX_REO_BUF_ADDR_INFO_GET(ring_desc);
  379. struct dp_srng *wbm_desc_rel_ring = &soc->wbm_desc_rel_ring;
  380. void *wbm_rel_srng = wbm_desc_rel_ring->hal_srng;
  381. void *hal_soc = soc->hal_soc;
  382. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  383. void *src_srng_desc;
  384. if (!wbm_rel_srng) {
  385. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  386. "WBM RELEASE RING not initialized");
  387. return status;
  388. }
  389. if (qdf_unlikely(hal_srng_access_start(hal_soc, wbm_rel_srng))) {
  390. /* TODO */
  391. /*
  392. * Need API to convert from hal_ring pointer to
  393. * Ring Type / Ring Id combo
  394. */
  395. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  396. FL("HAL RING Access For WBM Release SRNG Failed - %p"),
  397. wbm_rel_srng);
  398. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  399. goto done;
  400. }
  401. src_srng_desc = hal_srng_src_get_next(hal_soc, wbm_rel_srng);
  402. if (qdf_likely(src_srng_desc)) {
  403. /* Return link descriptor through WBM ring (SW2WBM)*/
  404. hal_rx_msdu_link_desc_set(hal_soc,
  405. src_srng_desc, buf_addr_info);
  406. status = QDF_STATUS_SUCCESS;
  407. } else {
  408. struct hal_srng *srng = (struct hal_srng *)wbm_rel_srng;
  409. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  410. FL("WBM Release Ring (Id %d) Full"), srng->ring_id);
  411. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  412. "HP 0x%x Reap HP 0x%x TP 0x%x Cached TP 0x%x",
  413. *srng->u.src_ring.hp_addr, srng->u.src_ring.reap_hp,
  414. *srng->u.src_ring.tp_addr, srng->u.src_ring.cached_tp);
  415. }
  416. done:
  417. hal_srng_access_end(hal_soc, wbm_rel_srng);
  418. return status;
  419. }
  420. /**
  421. * dp_rx_err_process() - Processes error frames routed to REO error ring
  422. *
  423. * @soc: core txrx main context
  424. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  425. * @quota: No. of units (packets) that can be serviced in one shot.
  426. *
  427. * This function implements error processing and top level demultiplexer
  428. * for all the frames routed to REO error ring.
  429. *
  430. * Return: uint32_t: No. of elements processed
  431. */
  432. uint32_t
  433. dp_rx_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  434. {
  435. void *hal_soc;
  436. void *ring_desc;
  437. union dp_rx_desc_list_elem_t *head = NULL;
  438. union dp_rx_desc_list_elem_t *tail = NULL;
  439. uint32_t rx_bufs_used = 0;
  440. uint8_t buf_type;
  441. uint8_t error, rbm;
  442. struct hal_rx_mpdu_desc_info mpdu_desc_info;
  443. struct hal_buf_info hbi;
  444. struct dp_pdev *dp_pdev;
  445. struct dp_srng *dp_rxdma_srng;
  446. struct rx_desc_pool *rx_desc_pool;
  447. /* Debug -- Remove later */
  448. qdf_assert(soc && hal_ring);
  449. hal_soc = soc->hal_soc;
  450. /* Debug -- Remove later */
  451. qdf_assert(hal_soc);
  452. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  453. /* TODO */
  454. /*
  455. * Need API to convert from hal_ring pointer to
  456. * Ring Type / Ring Id combo
  457. */
  458. DP_STATS_INC(soc, rx.err.hal_ring_access_fail, 1);
  459. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  460. FL("HAL RING Access Failed -- %p"), hal_ring);
  461. goto done;
  462. }
  463. while (qdf_likely((ring_desc =
  464. hal_srng_dst_get_next(hal_soc, hal_ring))
  465. && quota--)) {
  466. DP_STATS_INC(soc, rx.err_ring_pkts, 1);
  467. error = HAL_RX_ERROR_STATUS_GET(ring_desc);
  468. qdf_assert(error == HAL_REO_ERROR_DETECTED);
  469. /*
  470. * Check if the buffer is to be processed on this processor
  471. */
  472. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  473. if (qdf_unlikely(rbm != HAL_RX_BUF_RBM_SW3_BM)) {
  474. /* TODO */
  475. /* Call appropriate handler */
  476. DP_STATS_INC(soc, rx.err.invalid_rbm, 1);
  477. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  478. FL("Invalid RBM %d"), rbm);
  479. continue;
  480. }
  481. buf_type = HAL_RX_REO_BUF_TYPE_GET(ring_desc);
  482. /*
  483. * For REO error ring, expect only MSDU LINK DESC
  484. */
  485. qdf_assert(buf_type == HAL_RX_REO_MSDU_LINK_DESC_TYPE);
  486. hal_rx_reo_buf_paddr_get(ring_desc, &hbi);
  487. /* Get the MPDU DESC info */
  488. hal_rx_mpdu_desc_info_get(ring_desc, &mpdu_desc_info);
  489. if (mpdu_desc_info.mpdu_flags & HAL_MPDU_F_FRAGMENT) {
  490. /* TODO */
  491. rx_bufs_used += dp_rx_frag_handle(soc,
  492. ring_desc, &mpdu_desc_info,
  493. &head, &tail, quota);
  494. DP_STATS_INC(soc, rx.rx_frags, 1);
  495. continue;
  496. }
  497. if (hal_rx_reo_is_pn_error(ring_desc)) {
  498. /* TOD0 */
  499. DP_STATS_INC(soc,
  500. rx.err.
  501. reo_error[HAL_REO_ERR_PN_CHECK_FAILED],
  502. 1);
  503. rx_bufs_used += dp_rx_pn_error_handle(soc,
  504. ring_desc, &mpdu_desc_info,
  505. &head, &tail, quota);
  506. continue;
  507. }
  508. if (hal_rx_reo_is_2k_jump(ring_desc)) {
  509. /* TOD0 */
  510. DP_STATS_INC(soc,
  511. rx.err.
  512. reo_error[HAL_REO_ERR_REGULAR_FRAME_2K_JUMP],
  513. 1);
  514. rx_bufs_used += dp_rx_2k_jump_handle(soc,
  515. ring_desc, &mpdu_desc_info,
  516. &head, &tail, quota);
  517. continue;
  518. }
  519. /* Return link descriptor through WBM ring (SW2WBM)*/
  520. dp_rx_link_desc_return(soc, ring_desc);
  521. }
  522. done:
  523. hal_srng_access_end(hal_soc, hal_ring);
  524. /* Assume MAC id = 0, owner = 0 */
  525. if (rx_bufs_used) {
  526. dp_pdev = soc->pdev_list[0];
  527. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  528. rx_desc_pool = &soc->rx_desc_buf[0];
  529. dp_rx_buffers_replenish(soc, 0, dp_rxdma_srng, rx_desc_pool,
  530. rx_bufs_used, &head, &tail, HAL_RX_BUF_RBM_SW3_BM);
  531. }
  532. return rx_bufs_used; /* Assume no scale factor for now */
  533. }
  534. /**
  535. * dp_rx_wbm_err_process() - Processes error frames routed to WBM release ring
  536. *
  537. * @soc: core txrx main context
  538. * @hal_ring: opaque pointer to the HAL Rx Error Ring, which will be serviced
  539. * @quota: No. of units (packets) that can be serviced in one shot.
  540. *
  541. * This function implements error processing and top level demultiplexer
  542. * for all the frames routed to WBM2HOST sw release ring.
  543. *
  544. * Return: uint32_t: No. of elements processed
  545. */
  546. uint32_t
  547. dp_rx_wbm_err_process(struct dp_soc *soc, void *hal_ring, uint32_t quota)
  548. {
  549. void *hal_soc;
  550. void *ring_desc;
  551. struct dp_rx_desc *rx_desc;
  552. union dp_rx_desc_list_elem_t *head[MAX_PDEV_CNT] = { NULL };
  553. union dp_rx_desc_list_elem_t *tail[MAX_PDEV_CNT] = { NULL };
  554. uint32_t rx_bufs_used[MAX_PDEV_CNT] = { 0 };
  555. uint32_t rx_bufs_reaped = 0;
  556. uint8_t buf_type, rbm;
  557. uint8_t wbm_err_src;
  558. uint32_t rx_buf_cookie;
  559. uint8_t mac_id;
  560. struct dp_pdev *dp_pdev;
  561. struct dp_srng *dp_rxdma_srng;
  562. struct rx_desc_pool *rx_desc_pool;
  563. /* Debug -- Remove later */
  564. qdf_assert(soc && hal_ring);
  565. hal_soc = soc->hal_soc;
  566. /* Debug -- Remove later */
  567. qdf_assert(hal_soc);
  568. if (qdf_unlikely(hal_srng_access_start(hal_soc, hal_ring))) {
  569. /* TODO */
  570. /*
  571. * Need API to convert from hal_ring pointer to
  572. * Ring Type / Ring Id combo
  573. */
  574. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  575. FL("HAL RING Access Failed -- %p"), hal_ring);
  576. goto done;
  577. }
  578. while (qdf_likely((ring_desc =
  579. hal_srng_dst_get_next(hal_soc, hal_ring))
  580. && quota--)) {
  581. /* XXX */
  582. wbm_err_src = HAL_RX_WBM_ERR_SRC_GET(ring_desc);
  583. qdf_assert((wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) ||
  584. (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO));
  585. /*
  586. * Check if the buffer is to be processed on this processor
  587. */
  588. rbm = hal_rx_ret_buf_manager_get(ring_desc);
  589. if (qdf_unlikely(rbm != HAL_RX_BUF_RBM_SW3_BM)) {
  590. /* TODO */
  591. /* Call appropriate handler */
  592. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  593. FL("Invalid RBM %d"), rbm);
  594. continue;
  595. }
  596. rx_buf_cookie = HAL_RX_WBM_BUF_COOKIE_GET(ring_desc);
  597. rx_desc = dp_rx_cookie_2_va_rxdma_buf(soc, rx_buf_cookie);
  598. qdf_assert(rx_desc);
  599. if (!dp_rx_desc_check_magic(rx_desc)) {
  600. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  601. FL("Invalid rx_desc cookie=%d"),
  602. rx_buf_cookie);
  603. continue;
  604. }
  605. /* XXX */
  606. buf_type = HAL_RX_WBM_BUF_TYPE_GET(ring_desc);
  607. /*
  608. * For WBM ring, expect only MSDU buffers
  609. */
  610. qdf_assert_always(buf_type == HAL_RX_WBM_BUF_TYPE_REL_BUF);
  611. if (wbm_err_src == HAL_RX_WBM_ERR_SRC_REO) {
  612. uint8_t push_reason =
  613. HAL_RX_WBM_REO_PUSH_REASON_GET(ring_desc);
  614. if (push_reason == HAL_RX_WBM_REO_PSH_RSN_ERROR) {
  615. uint8_t reo_error_code =
  616. HAL_RX_WBM_REO_ERROR_CODE_GET(ring_desc);
  617. DP_STATS_INC(soc, rx.err.reo_error[
  618. reo_error_code], 1);
  619. switch (reo_error_code) {
  620. /*
  621. * Handling for packets which have NULL REO
  622. * queue descriptor
  623. */
  624. case HAL_REO_ERR_QUEUE_DESC_ADDR_0:
  625. QDF_TRACE(QDF_MODULE_ID_DP,
  626. QDF_TRACE_LEVEL_WARN,
  627. "Got pkt with REO ERROR: %d",
  628. reo_error_code);
  629. rx_bufs_used[rx_desc->pool_id] +=
  630. dp_rx_null_q_desc_handle(soc,
  631. rx_desc,
  632. &head[rx_desc->pool_id],
  633. &tail[rx_desc->pool_id], quota);
  634. continue;
  635. /* TODO */
  636. /* Add per error code accounting */
  637. default:
  638. QDF_TRACE(QDF_MODULE_ID_DP,
  639. QDF_TRACE_LEVEL_ERROR,
  640. "REO error %d detected",
  641. reo_error_code);
  642. }
  643. }
  644. } else if (wbm_err_src == HAL_RX_WBM_ERR_SRC_RXDMA) {
  645. uint8_t push_reason =
  646. HAL_RX_WBM_RXDMA_PUSH_REASON_GET(ring_desc);
  647. if (push_reason == HAL_RX_WBM_RXDMA_PSH_RSN_ERROR) {
  648. uint8_t rxdma_error_code =
  649. HAL_RX_WBM_RXDMA_ERROR_CODE_GET(ring_desc);
  650. DP_STATS_INC(soc, rx.err.rxdma_error[
  651. rxdma_error_code], 1);
  652. switch (rxdma_error_code) {
  653. /* TODO */
  654. /* Add per error code accounting */
  655. default:
  656. QDF_TRACE(QDF_MODULE_ID_DP,
  657. QDF_TRACE_LEVEL_ERROR,
  658. "RXDMA error %d detected",
  659. rxdma_error_code);
  660. }
  661. }
  662. } else {
  663. /* Should not come here */
  664. qdf_assert(0);
  665. }
  666. rx_bufs_used[rx_desc->pool_id]++;
  667. qdf_nbuf_unmap_single(soc->osdev, rx_desc->nbuf,
  668. QDF_DMA_BIDIRECTIONAL);
  669. rx_desc->rx_buf_start = qdf_nbuf_data(rx_desc->nbuf);
  670. hal_rx_dump_pkt_tlvs(rx_desc->rx_buf_start,
  671. QDF_TRACE_LEVEL_INFO);
  672. qdf_nbuf_free(rx_desc->nbuf);
  673. dp_rx_add_to_free_desc_list(&head[rx_desc->pool_id],
  674. &tail[rx_desc->pool_id], rx_desc);
  675. }
  676. done:
  677. hal_srng_access_end(hal_soc, hal_ring);
  678. for (mac_id = 0; mac_id < MAX_PDEV_CNT; mac_id++) {
  679. if (rx_bufs_used[mac_id]) {
  680. dp_pdev = soc->pdev_list[mac_id];
  681. dp_rxdma_srng = &dp_pdev->rx_refill_buf_ring;
  682. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  683. dp_rx_buffers_replenish(soc, mac_id, dp_rxdma_srng,
  684. rx_desc_pool, rx_bufs_used[mac_id],
  685. &head[mac_id], &tail[mac_id],
  686. HAL_RX_BUF_RBM_SW3_BM);
  687. rx_bufs_reaped += rx_bufs_used[mac_id];
  688. }
  689. }
  690. return rx_bufs_reaped; /* Assume no scale factor for now */
  691. }
  692. /**
  693. * dp_rx_err_mpdu_pop() - extract the MSDU's from link descs
  694. *
  695. * @soc: core DP main context
  696. * @mac_id: mac id which is one of 3 mac_ids
  697. * @rxdma_dst_ring_desc: void pointer to monitor link descriptor buf addr info
  698. * @head: head of descs list to be freed
  699. * @tail: tail of decs list to be freed
  700. * Return: number of msdu in MPDU to be popped
  701. */
  702. static inline uint32_t
  703. dp_rx_err_mpdu_pop(struct dp_soc *soc, uint32_t mac_id,
  704. void *rxdma_dst_ring_desc,
  705. union dp_rx_desc_list_elem_t **head,
  706. union dp_rx_desc_list_elem_t **tail)
  707. {
  708. void *rx_msdu_link_desc;
  709. qdf_nbuf_t msdu;
  710. qdf_nbuf_t last;
  711. struct hal_rx_msdu_list msdu_list;
  712. uint8_t num_msdus;
  713. struct hal_buf_info buf_info;
  714. void *p_buf_addr_info;
  715. void *p_last_buf_addr_info;
  716. uint32_t rx_bufs_used = 0;
  717. uint32_t msdu_cnt;
  718. uint32_t i;
  719. bool mpdu_err;
  720. msdu = 0;
  721. last = NULL;
  722. hal_rx_reo_ent_buf_paddr_get(rxdma_dst_ring_desc, &buf_info,
  723. &p_last_buf_addr_info, &msdu_cnt, &mpdu_err);
  724. do {
  725. rx_msdu_link_desc =
  726. dp_rx_cookie_2_link_desc_va(soc, &buf_info);
  727. qdf_assert(rx_msdu_link_desc);
  728. num_msdus = (msdu_cnt > HAL_RX_NUM_MSDU_DESC)?
  729. HAL_RX_NUM_MSDU_DESC:msdu_cnt;
  730. hal_rx_msdu_list_get(rx_msdu_link_desc, &msdu_list, num_msdus);
  731. msdu_cnt -= num_msdus;
  732. for (i = 0; i < num_msdus; i++) {
  733. struct dp_rx_desc *rx_desc =
  734. dp_rx_cookie_2_va_rxdma_buf(soc,
  735. msdu_list.sw_cookie[i]);
  736. qdf_assert(rx_desc);
  737. msdu = rx_desc->nbuf;
  738. qdf_nbuf_unmap_single(soc->osdev, msdu,
  739. QDF_DMA_FROM_DEVICE);
  740. QDF_TRACE(QDF_MODULE_ID_DP,
  741. QDF_TRACE_LEVEL_DEBUG,
  742. "[%s][%d] msdu_nbuf=%p \n",
  743. __func__, __LINE__, msdu);
  744. qdf_nbuf_free(msdu);
  745. rx_bufs_used++;
  746. dp_rx_add_to_free_desc_list(head,
  747. tail, rx_desc);
  748. }
  749. hal_rx_mon_next_link_desc_get(rx_msdu_link_desc, &buf_info,
  750. &p_buf_addr_info);
  751. dp_rx_link_desc_return(soc, p_last_buf_addr_info);
  752. p_last_buf_addr_info = p_buf_addr_info;
  753. } while (buf_info.paddr && msdu_cnt);
  754. return rx_bufs_used;
  755. }
  756. /**
  757. * dp_rxdma_err_process() - RxDMA error processing functionality
  758. *
  759. * @soc: core txrx main contex
  760. * @mac_id: mac id which is one of 3 mac_ids
  761. * @hal_ring: opaque pointer to the HAL Rx Ring, which will be serviced
  762. * @quota: No. of units (packets) that can be serviced in one shot.
  763. * Return: num of buffers processed
  764. */
  765. uint32_t
  766. dp_rxdma_err_process(struct dp_soc *soc, uint32_t mac_id, uint32_t quota)
  767. {
  768. struct dp_pdev *pdev = soc->pdev_list[mac_id];
  769. uint8_t pdev_id;
  770. void *hal_soc;
  771. void *rxdma_dst_ring_desc;
  772. void *err_dst_srng;
  773. union dp_rx_desc_list_elem_t *head = NULL;
  774. union dp_rx_desc_list_elem_t *tail = NULL;
  775. struct dp_srng *dp_rxdma_srng;
  776. struct rx_desc_pool *rx_desc_pool;
  777. uint32_t work_done = 0;
  778. uint32_t rx_bufs_used = 0;
  779. #ifdef DP_INTR_POLL_BASED
  780. if (!pdev)
  781. return 0;
  782. #endif
  783. pdev_id = pdev->pdev_id;
  784. err_dst_srng = pdev->rxdma_err_dst_ring.hal_srng;
  785. if (!err_dst_srng) {
  786. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  787. "%s %d : HAL Monitor Destination Ring Init \
  788. Failed -- %p\n",
  789. __func__, __LINE__, err_dst_srng);
  790. return 0;
  791. }
  792. hal_soc = soc->hal_soc;
  793. qdf_assert(hal_soc);
  794. if (qdf_unlikely(hal_srng_access_start(hal_soc, err_dst_srng))) {
  795. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  796. "%s %d : HAL Monitor Destination Ring Init \
  797. Failed -- %p\n",
  798. __func__, __LINE__, err_dst_srng);
  799. return 0;
  800. }
  801. while (qdf_likely((rxdma_dst_ring_desc =
  802. hal_srng_dst_get_next(hal_soc, err_dst_srng)) && quota--)) {
  803. rx_bufs_used += dp_rx_err_mpdu_pop(soc, mac_id,
  804. rxdma_dst_ring_desc,
  805. &head, &tail);
  806. }
  807. hal_srng_access_end(hal_soc, err_dst_srng);
  808. if (rx_bufs_used) {
  809. dp_rxdma_srng = &pdev->rx_refill_buf_ring;
  810. rx_desc_pool = &soc->rx_desc_buf[mac_id];
  811. dp_rx_buffers_replenish(soc, pdev_id, dp_rxdma_srng,
  812. rx_desc_pool, rx_bufs_used, &head, &tail,
  813. HAL_RX_BUF_RBM_SW3_BM);
  814. work_done += rx_bufs_used;
  815. }
  816. return work_done;
  817. }