dsi_panel.c 103 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091929394959697989910010110210310410510610710810911011111211311411511611711811912012112212312412512612712812913013113213313413513613713813914014114214314414514614714814915015115215315415515615715815916016116216316416516616716816917017117217317417517617717817918018118218318418518618718818919019119219319419519619719819920020120220320420520620720820921021121221321421521621721821922022122222322422522622722822923023123223323423523623723823924024124224324424524624724824925025125225325425525625725825926026126226326426526626726826927027127227327427527627727827928028128228328428528628728828929029129229329429529629729829930030130230330430530630730830931031131231331431531631731831932032132232332432532632732832933033133233333433533633733833934034134234334434534634734834935035135235335435535635735835936036136236336436536636736836937037137237337437537637737837938038138238338438538638738838939039139239339439539639739839940040140240340440540640740840941041141241341441541641741841942042142242342442542642742842943043143243343443543643743843944044144244344444544644744844945045145245345445545645745845946046146246346446546646746846947047147247347447547647747847948048148248348448548648748848949049149249349449549649749849950050150250350450550650750850951051151251351451551651751851952052152252352452552652752852953053153253353453553653753853954054154254354454554654754854955055155255355455555655755855956056156256356456556656756856957057157257357457557657757857958058158258358458558658758858959059159259359459559659759859960060160260360460560660760860961061161261361461561661761861962062162262362462562662762862963063163263363463563663763863964064164264364464564664764864965065165265365465565665765865966066166266366466566666766866967067167267367467567667767867968068168268368468568668768868969069169269369469569669769869970070170270370470570670770870971071171271371471571671771871972072172272372472572672772872973073173273373473573673773873974074174274374474574674774874975075175275375475575675775875976076176276376476576676776876977077177277377477577677777877978078178278378478578678778878979079179279379479579679779879980080180280380480580680780880981081181281381481581681781881982082182282382482582682782882983083183283383483583683783883984084184284384484584684784884985085185285385485585685785885986086186286386486586686786886987087187287387487587687787887988088188288388488588688788888989089189289389489589689789889990090190290390490590690790890991091191291391491591691791891992092192292392492592692792892993093193293393493593693793893994094194294394494594694794894995095195295395495595695795895996096196296396496596696796896997097197297397497597697797897998098198298398498598698798898999099199299399499599699799899910001001100210031004100510061007100810091010101110121013101410151016101710181019102010211022102310241025102610271028102910301031103210331034103510361037103810391040104110421043104410451046104710481049105010511052105310541055105610571058105910601061106210631064106510661067106810691070107110721073107410751076107710781079108010811082108310841085108610871088108910901091109210931094109510961097109810991100110111021103110411051106110711081109111011111112111311141115111611171118111911201121112211231124112511261127112811291130113111321133113411351136113711381139114011411142114311441145114611471148114911501151115211531154115511561157115811591160116111621163116411651166116711681169117011711172117311741175117611771178117911801181118211831184118511861187118811891190119111921193119411951196119711981199120012011202120312041205120612071208120912101211121212131214121512161217121812191220122112221223122412251226122712281229123012311232123312341235123612371238123912401241124212431244124512461247124812491250125112521253125412551256125712581259126012611262126312641265126612671268126912701271127212731274127512761277127812791280128112821283128412851286128712881289129012911292129312941295129612971298129913001301130213031304130513061307130813091310131113121313131413151316131713181319132013211322132313241325132613271328132913301331133213331334133513361337133813391340134113421343134413451346134713481349135013511352135313541355135613571358135913601361136213631364136513661367136813691370137113721373137413751376137713781379138013811382138313841385138613871388138913901391139213931394139513961397139813991400140114021403140414051406140714081409141014111412141314141415141614171418141914201421142214231424142514261427142814291430143114321433143414351436143714381439144014411442144314441445144614471448144914501451145214531454145514561457145814591460146114621463146414651466146714681469147014711472147314741475147614771478147914801481148214831484148514861487148814891490149114921493149414951496149714981499150015011502150315041505150615071508150915101511151215131514151515161517151815191520152115221523152415251526152715281529153015311532153315341535153615371538153915401541154215431544154515461547154815491550155115521553155415551556155715581559156015611562156315641565156615671568156915701571157215731574157515761577157815791580158115821583158415851586158715881589159015911592159315941595159615971598159916001601160216031604160516061607160816091610161116121613161416151616161716181619162016211622162316241625162616271628162916301631163216331634163516361637163816391640164116421643164416451646164716481649165016511652165316541655165616571658165916601661166216631664166516661667166816691670167116721673167416751676167716781679168016811682168316841685168616871688168916901691169216931694169516961697169816991700170117021703170417051706170717081709171017111712171317141715171617171718171917201721172217231724172517261727172817291730173117321733173417351736173717381739174017411742174317441745174617471748174917501751175217531754175517561757175817591760176117621763176417651766176717681769177017711772177317741775177617771778177917801781178217831784178517861787178817891790179117921793179417951796179717981799180018011802180318041805180618071808180918101811181218131814181518161817181818191820182118221823182418251826182718281829183018311832183318341835183618371838183918401841184218431844184518461847184818491850185118521853185418551856185718581859186018611862186318641865186618671868186918701871187218731874187518761877187818791880188118821883188418851886188718881889189018911892189318941895189618971898189919001901190219031904190519061907190819091910191119121913191419151916191719181919192019211922192319241925192619271928192919301931193219331934193519361937193819391940194119421943194419451946194719481949195019511952195319541955195619571958195919601961196219631964196519661967196819691970197119721973197419751976197719781979198019811982198319841985198619871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202520262027202820292030203120322033203420352036203720382039204020412042204320442045204620472048204920502051205220532054205520562057205820592060206120622063206420652066206720682069207020712072207320742075207620772078207920802081208220832084208520862087208820892090209120922093209420952096209720982099210021012102210321042105210621072108210921102111211221132114211521162117211821192120212121222123212421252126212721282129213021312132213321342135213621372138213921402141214221432144214521462147214821492150215121522153215421552156215721582159216021612162216321642165216621672168216921702171217221732174217521762177217821792180218121822183218421852186218721882189219021912192219321942195219621972198219922002201220222032204220522062207220822092210221122122213221422152216221722182219222022212222222322242225222622272228222922302231223222332234223522362237223822392240224122422243224422452246224722482249225022512252225322542255225622572258225922602261226222632264226522662267226822692270227122722273227422752276227722782279228022812282228322842285228622872288228922902291229222932294229522962297229822992300230123022303230423052306230723082309231023112312231323142315231623172318231923202321232223232324232523262327232823292330233123322333233423352336233723382339234023412342234323442345234623472348234923502351235223532354235523562357235823592360236123622363236423652366236723682369237023712372237323742375237623772378237923802381238223832384238523862387238823892390239123922393239423952396239723982399240024012402240324042405240624072408240924102411241224132414241524162417241824192420242124222423242424252426242724282429243024312432243324342435243624372438243924402441244224432444244524462447244824492450245124522453245424552456245724582459246024612462246324642465246624672468246924702471247224732474247524762477247824792480248124822483248424852486248724882489249024912492249324942495249624972498249925002501250225032504250525062507250825092510251125122513251425152516251725182519252025212522252325242525252625272528252925302531253225332534253525362537253825392540254125422543254425452546254725482549255025512552255325542555255625572558255925602561256225632564256525662567256825692570257125722573257425752576257725782579258025812582258325842585258625872588258925902591259225932594259525962597259825992600260126022603260426052606260726082609261026112612261326142615261626172618261926202621262226232624262526262627262826292630263126322633263426352636263726382639264026412642264326442645264626472648264926502651265226532654265526562657265826592660266126622663266426652666266726682669267026712672267326742675267626772678267926802681268226832684268526862687268826892690269126922693269426952696269726982699270027012702270327042705270627072708270927102711271227132714271527162717271827192720272127222723272427252726272727282729273027312732273327342735273627372738273927402741274227432744274527462747274827492750275127522753275427552756275727582759276027612762276327642765276627672768276927702771277227732774277527762777277827792780278127822783278427852786278727882789279027912792279327942795279627972798279928002801280228032804280528062807280828092810281128122813281428152816281728182819282028212822282328242825282628272828282928302831283228332834283528362837283828392840284128422843284428452846284728482849285028512852285328542855285628572858285928602861286228632864286528662867286828692870287128722873287428752876287728782879288028812882288328842885288628872888288928902891289228932894289528962897289828992900290129022903290429052906290729082909291029112912291329142915291629172918291929202921292229232924292529262927292829292930293129322933293429352936293729382939294029412942294329442945294629472948294929502951295229532954295529562957295829592960296129622963296429652966296729682969297029712972297329742975297629772978297929802981298229832984298529862987298829892990299129922993299429952996299729982999300030013002300330043005300630073008300930103011301230133014301530163017301830193020302130223023302430253026302730283029303030313032303330343035303630373038303930403041304230433044304530463047304830493050305130523053305430553056305730583059306030613062306330643065306630673068306930703071307230733074307530763077307830793080308130823083308430853086308730883089309030913092309330943095309630973098309931003101310231033104310531063107310831093110311131123113311431153116311731183119312031213122312331243125312631273128312931303131313231333134313531363137313831393140314131423143314431453146314731483149315031513152315331543155315631573158315931603161316231633164316531663167316831693170317131723173317431753176317731783179318031813182318331843185318631873188318931903191319231933194319531963197319831993200320132023203320432053206320732083209321032113212321332143215321632173218321932203221322232233224322532263227322832293230323132323233323432353236323732383239324032413242324332443245324632473248324932503251325232533254325532563257325832593260326132623263326432653266326732683269327032713272327332743275327632773278327932803281328232833284328532863287328832893290329132923293329432953296329732983299330033013302330333043305330633073308330933103311331233133314331533163317331833193320332133223323332433253326332733283329333033313332333333343335333633373338333933403341334233433344334533463347334833493350335133523353335433553356335733583359336033613362336333643365336633673368336933703371337233733374337533763377337833793380338133823383338433853386338733883389339033913392339333943395339633973398339934003401340234033404340534063407340834093410341134123413341434153416341734183419342034213422342334243425342634273428342934303431343234333434343534363437343834393440344134423443344434453446344734483449345034513452345334543455345634573458345934603461346234633464346534663467346834693470347134723473347434753476347734783479348034813482348334843485348634873488348934903491349234933494349534963497349834993500350135023503350435053506350735083509351035113512351335143515351635173518351935203521352235233524352535263527352835293530353135323533353435353536353735383539354035413542354335443545354635473548354935503551355235533554355535563557355835593560356135623563356435653566356735683569357035713572357335743575357635773578357935803581358235833584358535863587358835893590359135923593359435953596359735983599360036013602360336043605360636073608360936103611361236133614361536163617361836193620362136223623362436253626362736283629363036313632363336343635363636373638363936403641364236433644364536463647364836493650365136523653365436553656365736583659366036613662366336643665366636673668366936703671367236733674367536763677367836793680368136823683368436853686368736883689369036913692369336943695369636973698369937003701370237033704370537063707370837093710371137123713371437153716371737183719372037213722372337243725372637273728372937303731373237333734373537363737373837393740374137423743374437453746374737483749375037513752375337543755375637573758375937603761376237633764376537663767376837693770377137723773377437753776377737783779378037813782378337843785378637873788378937903791379237933794379537963797379837993800380138023803380438053806380738083809381038113812381338143815381638173818381938203821382238233824382538263827382838293830383138323833383438353836383738383839384038413842384338443845384638473848384938503851385238533854385538563857385838593860386138623863386438653866386738683869387038713872387338743875387638773878387938803881388238833884388538863887388838893890389138923893389438953896389738983899390039013902390339043905390639073908390939103911391239133914391539163917391839193920392139223923392439253926392739283929393039313932393339343935393639373938393939403941394239433944394539463947394839493950395139523953395439553956395739583959396039613962396339643965396639673968396939703971397239733974397539763977397839793980398139823983398439853986398739883989399039913992399339943995399639973998399940004001400240034004400540064007400840094010401140124013401440154016401740184019402040214022402340244025402640274028402940304031403240334034403540364037403840394040404140424043404440454046404740484049405040514052405340544055405640574058405940604061406240634064406540664067406840694070407140724073407440754076407740784079408040814082408340844085408640874088408940904091409240934094409540964097409840994100410141024103410441054106410741084109411041114112411341144115411641174118411941204121412241234124412541264127412841294130413141324133413441354136413741384139414041414142414341444145414641474148414941504151415241534154415541564157415841594160416141624163416441654166416741684169417041714172417341744175417641774178417941804181418241834184418541864187418841894190419141924193419441954196419741984199420042014202420342044205420642074208420942104211421242134214421542164217421842194220422142224223422442254226422742284229423042314232423342344235423642374238423942404241424242434244424542464247424842494250425142524253425442554256425742584259426042614262426342644265426642674268426942704271427242734274427542764277
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (c) 2016-2019, The Linux Foundation. All rights reserved.
  4. */
  5. #define pr_fmt(fmt) "msm-dsi-panel:[%s:%d] " fmt, __func__, __LINE__
  6. #include <linux/delay.h>
  7. #include <linux/slab.h>
  8. #include <linux/gpio.h>
  9. #include <linux/of_gpio.h>
  10. #include <linux/pwm.h>
  11. #include <video/mipi_display.h>
  12. #include "dsi_panel.h"
  13. #include "dsi_ctrl_hw.h"
  14. #include "dsi_parser.h"
  15. /**
  16. * topology is currently defined by a set of following 3 values:
  17. * 1. num of layer mixers
  18. * 2. num of compression encoders
  19. * 3. num of interfaces
  20. */
  21. #define TOPOLOGY_SET_LEN 3
  22. #define MAX_TOPOLOGY 5
  23. #define DSI_PANEL_DEFAULT_LABEL "Default dsi panel"
  24. #define DEFAULT_PANEL_JITTER_NUMERATOR 2
  25. #define DEFAULT_PANEL_JITTER_DENOMINATOR 1
  26. #define DEFAULT_PANEL_JITTER_ARRAY_SIZE 2
  27. #define MAX_PANEL_JITTER 10
  28. #define DEFAULT_PANEL_PREFILL_LINES 25
  29. enum dsi_dsc_ratio_type {
  30. DSC_8BPC_8BPP,
  31. DSC_10BPC_8BPP,
  32. DSC_12BPC_8BPP,
  33. DSC_10BPC_10BPP,
  34. DSC_RATIO_TYPE_MAX
  35. };
  36. static u32 dsi_dsc_rc_buf_thresh[] = {0x0e, 0x1c, 0x2a, 0x38, 0x46, 0x54,
  37. 0x62, 0x69, 0x70, 0x77, 0x79, 0x7b, 0x7d, 0x7e};
  38. /*
  39. * DSC 1.1
  40. * Rate control - Min QP values for each ratio type in dsi_dsc_ratio_type
  41. */
  42. static char dsi_dsc_rc_range_min_qp_1_1[][15] = {
  43. {0, 0, 1, 1, 3, 3, 3, 3, 3, 3, 5, 5, 5, 7, 12},
  44. {0, 4, 5, 5, 7, 7, 7, 7, 7, 7, 9, 9, 9, 11, 17},
  45. {0, 4, 9, 9, 11, 11, 11, 11, 11, 11, 13, 13, 13, 15, 21},
  46. {0, 4, 5, 6, 7, 7, 7, 7, 7, 7, 9, 9, 9, 11, 15},
  47. };
  48. /*
  49. * DSC 1.1 SCR
  50. * Rate control - Min QP values for each ratio type in dsi_dsc_ratio_type
  51. */
  52. static char dsi_dsc_rc_range_min_qp_1_1_scr1[][15] = {
  53. {0, 0, 1, 1, 3, 3, 3, 3, 3, 3, 5, 5, 5, 9, 12},
  54. {0, 4, 5, 5, 7, 7, 7, 7, 7, 7, 9, 9, 9, 13, 16},
  55. {0, 4, 9, 9, 11, 11, 11, 11, 11, 11, 13, 13, 13, 17, 20},
  56. {0, 4, 5, 6, 7, 7, 7, 7, 7, 7, 9, 9, 9, 11, 15},
  57. };
  58. /*
  59. * DSC 1.1
  60. * Rate control - Max QP values for each ratio type in dsi_dsc_ratio_type
  61. */
  62. static char dsi_dsc_rc_range_max_qp_1_1[][15] = {
  63. {4, 4, 5, 6, 7, 7, 7, 8, 9, 10, 11, 12, 13, 13, 15},
  64. {4, 8, 9, 10, 11, 11, 11, 12, 13, 14, 15, 16, 17, 17, 19},
  65. {12, 12, 13, 14, 15, 15, 15, 16, 17, 18, 19, 20, 21, 21, 23},
  66. {7, 8, 9, 10, 11, 11, 11, 12, 13, 13, 14, 14, 15, 15, 16},
  67. };
  68. /*
  69. * DSC 1.1 SCR
  70. * Rate control - Max QP values for each ratio type in dsi_dsc_ratio_type
  71. */
  72. static char dsi_dsc_rc_range_max_qp_1_1_scr1[][15] = {
  73. {4, 4, 5, 6, 7, 7, 7, 8, 9, 10, 10, 11, 11, 12, 13},
  74. {8, 8, 9, 10, 11, 11, 11, 12, 13, 14, 14, 15, 15, 16, 17},
  75. {12, 12, 13, 14, 15, 15, 15, 16, 17, 18, 18, 19, 19, 20, 23},
  76. {7, 8, 9, 10, 11, 11, 11, 12, 13, 13, 14, 14, 15, 15, 16},
  77. };
  78. /*
  79. * DSC 1.1 and DSC 1.1 SCR
  80. * Rate control - bpg offset values
  81. */
  82. static char dsi_dsc_rc_range_bpg_offset[] = {2, 0, 0, -2, -4, -6, -8, -8,
  83. -8, -10, -10, -12, -12, -12, -12};
  84. int dsi_dsc_create_pps_buf_cmd(struct msm_display_dsc_info *dsc, char *buf,
  85. int pps_id)
  86. {
  87. char *bp;
  88. char data;
  89. int i, bpp;
  90. char *dbgbp;
  91. dbgbp = buf;
  92. bp = buf;
  93. /* First 7 bytes are cmd header */
  94. *bp++ = 0x0A;
  95. *bp++ = 1;
  96. *bp++ = 0;
  97. *bp++ = 0;
  98. *bp++ = 10;
  99. *bp++ = 0;
  100. *bp++ = 128;
  101. *bp++ = (dsc->version & 0xff); /* pps0 */
  102. *bp++ = (pps_id & 0xff); /* pps1 */
  103. bp++; /* pps2, reserved */
  104. data = dsc->line_buf_depth & 0x0f;
  105. data |= ((dsc->bpc & 0xf) << 4);
  106. *bp++ = data; /* pps3 */
  107. bpp = dsc->bpp;
  108. bpp <<= 4; /* 4 fraction bits */
  109. data = (bpp >> 8);
  110. data &= 0x03; /* upper two bits */
  111. data |= ((dsc->block_pred_enable & 0x1) << 5);
  112. data |= ((dsc->convert_rgb & 0x1) << 4);
  113. data |= ((dsc->enable_422 & 0x1) << 3);
  114. data |= ((dsc->vbr_enable & 0x1) << 2);
  115. *bp++ = data; /* pps4 */
  116. *bp++ = (bpp & 0xff); /* pps5 */
  117. *bp++ = ((dsc->pic_height >> 8) & 0xff); /* pps6 */
  118. *bp++ = (dsc->pic_height & 0x0ff); /* pps7 */
  119. *bp++ = ((dsc->pic_width >> 8) & 0xff); /* pps8 */
  120. *bp++ = (dsc->pic_width & 0x0ff); /* pps9 */
  121. *bp++ = ((dsc->slice_height >> 8) & 0xff);/* pps10 */
  122. *bp++ = (dsc->slice_height & 0x0ff); /* pps11 */
  123. *bp++ = ((dsc->slice_width >> 8) & 0xff); /* pps12 */
  124. *bp++ = (dsc->slice_width & 0x0ff); /* pps13 */
  125. *bp++ = ((dsc->chunk_size >> 8) & 0xff);/* pps14 */
  126. *bp++ = (dsc->chunk_size & 0x0ff); /* pps15 */
  127. *bp++ = (dsc->initial_xmit_delay >> 8) & 0x3; /* pps16, bit 0, 1 */
  128. *bp++ = (dsc->initial_xmit_delay & 0xff);/* pps17 */
  129. *bp++ = ((dsc->initial_dec_delay >> 8) & 0xff); /* pps18 */
  130. *bp++ = (dsc->initial_dec_delay & 0xff);/* pps19 */
  131. bp++; /* pps20, reserved */
  132. *bp++ = (dsc->initial_scale_value & 0x3f); /* pps21 */
  133. *bp++ = ((dsc->scale_increment_interval >> 8) & 0xff); /* pps22 */
  134. *bp++ = (dsc->scale_increment_interval & 0xff); /* pps23 */
  135. *bp++ = ((dsc->scale_decrement_interval >> 8) & 0xf); /* pps24 */
  136. *bp++ = (dsc->scale_decrement_interval & 0x0ff);/* pps25 */
  137. bp++; /* pps26, reserved */
  138. *bp++ = (dsc->first_line_bpg_offset & 0x1f);/* pps27 */
  139. *bp++ = ((dsc->nfl_bpg_offset >> 8) & 0xff);/* pps28 */
  140. *bp++ = (dsc->nfl_bpg_offset & 0x0ff); /* pps29 */
  141. *bp++ = ((dsc->slice_bpg_offset >> 8) & 0xff);/* pps30 */
  142. *bp++ = (dsc->slice_bpg_offset & 0x0ff);/* pps31 */
  143. *bp++ = ((dsc->initial_offset >> 8) & 0xff);/* pps32 */
  144. *bp++ = (dsc->initial_offset & 0x0ff); /* pps33 */
  145. *bp++ = ((dsc->final_offset >> 8) & 0xff);/* pps34 */
  146. *bp++ = (dsc->final_offset & 0x0ff); /* pps35 */
  147. *bp++ = (dsc->min_qp_flatness & 0x1f); /* pps36 */
  148. *bp++ = (dsc->max_qp_flatness & 0x1f); /* pps37 */
  149. *bp++ = ((dsc->rc_model_size >> 8) & 0xff);/* pps38 */
  150. *bp++ = (dsc->rc_model_size & 0x0ff); /* pps39 */
  151. *bp++ = (dsc->edge_factor & 0x0f); /* pps40 */
  152. *bp++ = (dsc->quant_incr_limit0 & 0x1f); /* pps41 */
  153. *bp++ = (dsc->quant_incr_limit1 & 0x1f); /* pps42 */
  154. data = ((dsc->tgt_offset_hi & 0xf) << 4);
  155. data |= (dsc->tgt_offset_lo & 0x0f);
  156. *bp++ = data; /* pps43 */
  157. for (i = 0; i < 14; i++)
  158. *bp++ = (dsc->buf_thresh[i] & 0xff); /* pps44 - pps57 */
  159. for (i = 0; i < 15; i++) { /* pps58 - pps87 */
  160. data = (dsc->range_min_qp[i] & 0x1f);
  161. data <<= 3;
  162. data |= ((dsc->range_max_qp[i] >> 2) & 0x07);
  163. *bp++ = data;
  164. data = (dsc->range_max_qp[i] & 0x03);
  165. data <<= 6;
  166. data |= (dsc->range_bpg_offset[i] & 0x3f);
  167. *bp++ = data;
  168. }
  169. return 128;
  170. }
  171. static int dsi_panel_vreg_get(struct dsi_panel *panel)
  172. {
  173. int rc = 0;
  174. int i;
  175. struct regulator *vreg = NULL;
  176. for (i = 0; i < panel->power_info.count; i++) {
  177. vreg = devm_regulator_get(panel->parent,
  178. panel->power_info.vregs[i].vreg_name);
  179. rc = PTR_RET(vreg);
  180. if (rc) {
  181. pr_err("failed to get %s regulator\n",
  182. panel->power_info.vregs[i].vreg_name);
  183. goto error_put;
  184. }
  185. panel->power_info.vregs[i].vreg = vreg;
  186. }
  187. return rc;
  188. error_put:
  189. for (i = i - 1; i >= 0; i--) {
  190. devm_regulator_put(panel->power_info.vregs[i].vreg);
  191. panel->power_info.vregs[i].vreg = NULL;
  192. }
  193. return rc;
  194. }
  195. static int dsi_panel_vreg_put(struct dsi_panel *panel)
  196. {
  197. int rc = 0;
  198. int i;
  199. for (i = panel->power_info.count - 1; i >= 0; i--)
  200. devm_regulator_put(panel->power_info.vregs[i].vreg);
  201. return rc;
  202. }
  203. static int dsi_panel_gpio_request(struct dsi_panel *panel)
  204. {
  205. int rc = 0;
  206. struct dsi_panel_reset_config *r_config = &panel->reset_config;
  207. if (gpio_is_valid(r_config->reset_gpio)) {
  208. rc = gpio_request(r_config->reset_gpio, "reset_gpio");
  209. if (rc) {
  210. pr_err("request for reset_gpio failed, rc=%d\n", rc);
  211. goto error;
  212. }
  213. }
  214. if (gpio_is_valid(r_config->disp_en_gpio)) {
  215. rc = gpio_request(r_config->disp_en_gpio, "disp_en_gpio");
  216. if (rc) {
  217. pr_err("request for disp_en_gpio failed, rc=%d\n", rc);
  218. goto error_release_reset;
  219. }
  220. }
  221. if (gpio_is_valid(panel->bl_config.en_gpio)) {
  222. rc = gpio_request(panel->bl_config.en_gpio, "bklt_en_gpio");
  223. if (rc) {
  224. pr_err("request for bklt_en_gpio failed, rc=%d\n", rc);
  225. goto error_release_disp_en;
  226. }
  227. }
  228. if (gpio_is_valid(r_config->lcd_mode_sel_gpio)) {
  229. rc = gpio_request(r_config->lcd_mode_sel_gpio, "mode_gpio");
  230. if (rc) {
  231. pr_err("request for mode_gpio failed, rc=%d\n", rc);
  232. goto error_release_mode_sel;
  233. }
  234. }
  235. goto error;
  236. error_release_mode_sel:
  237. if (gpio_is_valid(panel->bl_config.en_gpio))
  238. gpio_free(panel->bl_config.en_gpio);
  239. error_release_disp_en:
  240. if (gpio_is_valid(r_config->disp_en_gpio))
  241. gpio_free(r_config->disp_en_gpio);
  242. error_release_reset:
  243. if (gpio_is_valid(r_config->reset_gpio))
  244. gpio_free(r_config->reset_gpio);
  245. error:
  246. return rc;
  247. }
  248. static int dsi_panel_gpio_release(struct dsi_panel *panel)
  249. {
  250. int rc = 0;
  251. struct dsi_panel_reset_config *r_config = &panel->reset_config;
  252. if (gpio_is_valid(r_config->reset_gpio))
  253. gpio_free(r_config->reset_gpio);
  254. if (gpio_is_valid(r_config->disp_en_gpio))
  255. gpio_free(r_config->disp_en_gpio);
  256. if (gpio_is_valid(panel->bl_config.en_gpio))
  257. gpio_free(panel->bl_config.en_gpio);
  258. if (gpio_is_valid(panel->reset_config.lcd_mode_sel_gpio))
  259. gpio_free(panel->reset_config.lcd_mode_sel_gpio);
  260. return rc;
  261. }
  262. int dsi_panel_trigger_esd_attack(struct dsi_panel *panel)
  263. {
  264. struct dsi_panel_reset_config *r_config;
  265. if (!panel) {
  266. pr_err("Invalid panel param\n");
  267. return -EINVAL;
  268. }
  269. r_config = &panel->reset_config;
  270. if (!r_config) {
  271. pr_err("Invalid panel reset configuration\n");
  272. return -EINVAL;
  273. }
  274. if (gpio_is_valid(r_config->reset_gpio)) {
  275. gpio_set_value(r_config->reset_gpio, 0);
  276. pr_info("GPIO pulled low to simulate ESD\n");
  277. return 0;
  278. }
  279. pr_err("failed to pull down gpio\n");
  280. return -EINVAL;
  281. }
  282. static int dsi_panel_reset(struct dsi_panel *panel)
  283. {
  284. int rc = 0;
  285. struct dsi_panel_reset_config *r_config = &panel->reset_config;
  286. int i;
  287. if (gpio_is_valid(panel->reset_config.disp_en_gpio)) {
  288. rc = gpio_direction_output(panel->reset_config.disp_en_gpio, 1);
  289. if (rc) {
  290. pr_err("unable to set dir for disp gpio rc=%d\n", rc);
  291. goto exit;
  292. }
  293. }
  294. if (r_config->count) {
  295. rc = gpio_direction_output(r_config->reset_gpio,
  296. r_config->sequence[0].level);
  297. if (rc) {
  298. pr_err("unable to set dir for rst gpio rc=%d\n", rc);
  299. goto exit;
  300. }
  301. }
  302. for (i = 0; i < r_config->count; i++) {
  303. gpio_set_value(r_config->reset_gpio,
  304. r_config->sequence[i].level);
  305. if (r_config->sequence[i].sleep_ms)
  306. usleep_range(r_config->sequence[i].sleep_ms * 1000,
  307. (r_config->sequence[i].sleep_ms * 1000) + 100);
  308. }
  309. if (gpio_is_valid(panel->bl_config.en_gpio)) {
  310. rc = gpio_direction_output(panel->bl_config.en_gpio, 1);
  311. if (rc)
  312. pr_err("unable to set dir for bklt gpio rc=%d\n", rc);
  313. }
  314. if (gpio_is_valid(panel->reset_config.lcd_mode_sel_gpio)) {
  315. bool out = true;
  316. if ((panel->reset_config.mode_sel_state == MODE_SEL_DUAL_PORT)
  317. || (panel->reset_config.mode_sel_state
  318. == MODE_GPIO_LOW))
  319. out = false;
  320. else if ((panel->reset_config.mode_sel_state
  321. == MODE_SEL_SINGLE_PORT) ||
  322. (panel->reset_config.mode_sel_state
  323. == MODE_GPIO_HIGH))
  324. out = true;
  325. rc = gpio_direction_output(
  326. panel->reset_config.lcd_mode_sel_gpio, out);
  327. if (rc)
  328. pr_err("unable to set dir for mode gpio rc=%d\n", rc);
  329. }
  330. exit:
  331. return rc;
  332. }
  333. static int dsi_panel_set_pinctrl_state(struct dsi_panel *panel, bool enable)
  334. {
  335. int rc = 0;
  336. struct pinctrl_state *state;
  337. if (panel->host_config.ext_bridge_mode)
  338. return 0;
  339. if (enable)
  340. state = panel->pinctrl.active;
  341. else
  342. state = panel->pinctrl.suspend;
  343. rc = pinctrl_select_state(panel->pinctrl.pinctrl, state);
  344. if (rc)
  345. pr_err("[%s] failed to set pin state, rc=%d\n", panel->name,
  346. rc);
  347. return rc;
  348. }
  349. static int dsi_panel_power_on(struct dsi_panel *panel)
  350. {
  351. int rc = 0;
  352. rc = dsi_pwr_enable_regulator(&panel->power_info, true);
  353. if (rc) {
  354. pr_err("[%s] failed to enable vregs, rc=%d\n", panel->name, rc);
  355. goto exit;
  356. }
  357. rc = dsi_panel_set_pinctrl_state(panel, true);
  358. if (rc) {
  359. pr_err("[%s] failed to set pinctrl, rc=%d\n", panel->name, rc);
  360. goto error_disable_vregs;
  361. }
  362. rc = dsi_panel_reset(panel);
  363. if (rc) {
  364. pr_err("[%s] failed to reset panel, rc=%d\n", panel->name, rc);
  365. goto error_disable_gpio;
  366. }
  367. goto exit;
  368. error_disable_gpio:
  369. if (gpio_is_valid(panel->reset_config.disp_en_gpio))
  370. gpio_set_value(panel->reset_config.disp_en_gpio, 0);
  371. if (gpio_is_valid(panel->bl_config.en_gpio))
  372. gpio_set_value(panel->bl_config.en_gpio, 0);
  373. (void)dsi_panel_set_pinctrl_state(panel, false);
  374. error_disable_vregs:
  375. (void)dsi_pwr_enable_regulator(&panel->power_info, false);
  376. exit:
  377. return rc;
  378. }
  379. static int dsi_panel_power_off(struct dsi_panel *panel)
  380. {
  381. int rc = 0;
  382. if (gpio_is_valid(panel->reset_config.disp_en_gpio))
  383. gpio_set_value(panel->reset_config.disp_en_gpio, 0);
  384. if (gpio_is_valid(panel->reset_config.reset_gpio))
  385. gpio_set_value(panel->reset_config.reset_gpio, 0);
  386. if (gpio_is_valid(panel->reset_config.lcd_mode_sel_gpio))
  387. gpio_set_value(panel->reset_config.lcd_mode_sel_gpio, 0);
  388. rc = dsi_panel_set_pinctrl_state(panel, false);
  389. if (rc) {
  390. pr_err("[%s] failed set pinctrl state, rc=%d\n", panel->name,
  391. rc);
  392. }
  393. rc = dsi_pwr_enable_regulator(&panel->power_info, false);
  394. if (rc)
  395. pr_err("[%s] failed to enable vregs, rc=%d\n", panel->name, rc);
  396. return rc;
  397. }
  398. static int dsi_panel_tx_cmd_set(struct dsi_panel *panel,
  399. enum dsi_cmd_set_type type)
  400. {
  401. int rc = 0, i = 0;
  402. ssize_t len;
  403. struct dsi_cmd_desc *cmds;
  404. u32 count;
  405. enum dsi_cmd_set_state state;
  406. struct dsi_display_mode *mode;
  407. const struct mipi_dsi_host_ops *ops = panel->host->ops;
  408. if (!panel || !panel->cur_mode)
  409. return -EINVAL;
  410. mode = panel->cur_mode;
  411. cmds = mode->priv_info->cmd_sets[type].cmds;
  412. count = mode->priv_info->cmd_sets[type].count;
  413. state = mode->priv_info->cmd_sets[type].state;
  414. if (count == 0) {
  415. pr_debug("[%s] No commands to be sent for state(%d)\n",
  416. panel->name, type);
  417. goto error;
  418. }
  419. for (i = 0; i < count; i++) {
  420. if (state == DSI_CMD_SET_STATE_LP)
  421. cmds->msg.flags |= MIPI_DSI_MSG_USE_LPM;
  422. if (cmds->last_command)
  423. cmds->msg.flags |= MIPI_DSI_MSG_LASTCOMMAND;
  424. len = ops->transfer(panel->host, &cmds->msg);
  425. if (len < 0) {
  426. rc = len;
  427. pr_err("failed to set cmds(%d), rc=%d\n", type, rc);
  428. goto error;
  429. }
  430. if (cmds->post_wait_ms)
  431. usleep_range(cmds->post_wait_ms*1000,
  432. ((cmds->post_wait_ms*1000)+10));
  433. cmds++;
  434. }
  435. error:
  436. return rc;
  437. }
  438. static int dsi_panel_pinctrl_deinit(struct dsi_panel *panel)
  439. {
  440. int rc = 0;
  441. if (panel->host_config.ext_bridge_mode)
  442. return 0;
  443. devm_pinctrl_put(panel->pinctrl.pinctrl);
  444. return rc;
  445. }
  446. static int dsi_panel_pinctrl_init(struct dsi_panel *panel)
  447. {
  448. int rc = 0;
  449. if (panel->host_config.ext_bridge_mode)
  450. return 0;
  451. /* TODO: pinctrl is defined in dsi dt node */
  452. panel->pinctrl.pinctrl = devm_pinctrl_get(panel->parent);
  453. if (IS_ERR_OR_NULL(panel->pinctrl.pinctrl)) {
  454. rc = PTR_ERR(panel->pinctrl.pinctrl);
  455. pr_err("failed to get pinctrl, rc=%d\n", rc);
  456. goto error;
  457. }
  458. panel->pinctrl.active = pinctrl_lookup_state(panel->pinctrl.pinctrl,
  459. "panel_active");
  460. if (IS_ERR_OR_NULL(panel->pinctrl.active)) {
  461. rc = PTR_ERR(panel->pinctrl.active);
  462. pr_err("failed to get pinctrl active state, rc=%d\n", rc);
  463. goto error;
  464. }
  465. panel->pinctrl.suspend =
  466. pinctrl_lookup_state(panel->pinctrl.pinctrl, "panel_suspend");
  467. if (IS_ERR_OR_NULL(panel->pinctrl.suspend)) {
  468. rc = PTR_ERR(panel->pinctrl.suspend);
  469. pr_err("failed to get pinctrl suspend state, rc=%d\n", rc);
  470. goto error;
  471. }
  472. error:
  473. return rc;
  474. }
  475. static int dsi_panel_wled_register(struct dsi_panel *panel,
  476. struct dsi_backlight_config *bl)
  477. {
  478. struct backlight_device *bd;
  479. bd = backlight_device_get_by_type(BACKLIGHT_RAW);
  480. if (!bd) {
  481. pr_err("[%s] fail raw backlight register\n", panel->name);
  482. return -EPROBE_DEFER;
  483. }
  484. bl->raw_bd = bd;
  485. return 0;
  486. }
  487. static int dsi_panel_update_backlight(struct dsi_panel *panel,
  488. u32 bl_lvl)
  489. {
  490. int rc = 0;
  491. struct mipi_dsi_device *dsi;
  492. if (!panel || (bl_lvl > 0xffff)) {
  493. pr_err("invalid params\n");
  494. return -EINVAL;
  495. }
  496. dsi = &panel->mipi_device;
  497. rc = mipi_dsi_dcs_set_display_brightness(dsi, bl_lvl);
  498. if (rc < 0)
  499. pr_err("failed to update dcs backlight:%d\n", bl_lvl);
  500. return rc;
  501. }
  502. static int dsi_panel_update_pwm_backlight(struct dsi_panel *panel,
  503. u32 bl_lvl)
  504. {
  505. int rc = 0;
  506. u32 duty = 0;
  507. u32 period_ns = 0;
  508. struct dsi_backlight_config *bl;
  509. if (!panel) {
  510. pr_err("Invalid Params\n");
  511. return -EINVAL;
  512. }
  513. bl = &panel->bl_config;
  514. if (!bl->pwm_bl) {
  515. pr_err("pwm device not found\n");
  516. return -EINVAL;
  517. }
  518. period_ns = bl->pwm_period_usecs * NSEC_PER_USEC;
  519. duty = bl_lvl * period_ns;
  520. duty /= bl->bl_max_level;
  521. rc = pwm_config(bl->pwm_bl, duty, period_ns);
  522. if (rc) {
  523. pr_err("[%s] failed to change pwm config, rc=\n", panel->name,
  524. rc);
  525. goto error;
  526. }
  527. if (bl_lvl == 0 && bl->pwm_enabled) {
  528. pwm_disable(bl->pwm_bl);
  529. bl->pwm_enabled = false;
  530. return 0;
  531. }
  532. if (!bl->pwm_enabled) {
  533. rc = pwm_enable(bl->pwm_bl);
  534. if (rc) {
  535. pr_err("[%s] failed to enable pwm, rc=\n", panel->name,
  536. rc);
  537. goto error;
  538. }
  539. bl->pwm_enabled = true;
  540. }
  541. error:
  542. return rc;
  543. }
  544. int dsi_panel_set_backlight(struct dsi_panel *panel, u32 bl_lvl)
  545. {
  546. int rc = 0;
  547. struct dsi_backlight_config *bl = &panel->bl_config;
  548. if (panel->host_config.ext_bridge_mode)
  549. return 0;
  550. pr_debug("backlight type:%d lvl:%d\n", bl->type, bl_lvl);
  551. switch (bl->type) {
  552. case DSI_BACKLIGHT_WLED:
  553. rc = backlight_device_set_brightness(bl->raw_bd, bl_lvl);
  554. break;
  555. case DSI_BACKLIGHT_DCS:
  556. rc = dsi_panel_update_backlight(panel, bl_lvl);
  557. break;
  558. case DSI_BACKLIGHT_EXTERNAL:
  559. break;
  560. case DSI_BACKLIGHT_PWM:
  561. rc = dsi_panel_update_pwm_backlight(panel, bl_lvl);
  562. break;
  563. default:
  564. pr_err("Backlight type(%d) not supported\n", bl->type);
  565. rc = -ENOTSUPP;
  566. }
  567. return rc;
  568. }
  569. static u32 dsi_panel_get_brightness(struct dsi_backlight_config *bl)
  570. {
  571. u32 cur_bl_level;
  572. struct backlight_device *bd = bl->raw_bd;
  573. /* default the brightness level to 50% */
  574. cur_bl_level = bl->bl_max_level >> 1;
  575. switch (bl->type) {
  576. case DSI_BACKLIGHT_WLED:
  577. /* Try to query the backlight level from the backlight device */
  578. if (bd->ops && bd->ops->get_brightness)
  579. cur_bl_level = bd->ops->get_brightness(bd);
  580. break;
  581. case DSI_BACKLIGHT_DCS:
  582. case DSI_BACKLIGHT_EXTERNAL:
  583. case DSI_BACKLIGHT_PWM:
  584. default:
  585. /*
  586. * Ideally, we should read the backlight level from the
  587. * panel. For now, just set it default value.
  588. */
  589. break;
  590. }
  591. pr_debug("cur_bl_level=%d\n", cur_bl_level);
  592. return cur_bl_level;
  593. }
  594. void dsi_panel_bl_handoff(struct dsi_panel *panel)
  595. {
  596. struct dsi_backlight_config *bl = &panel->bl_config;
  597. bl->bl_level = dsi_panel_get_brightness(bl);
  598. }
  599. static int dsi_panel_pwm_register(struct dsi_panel *panel)
  600. {
  601. int rc = 0;
  602. struct dsi_backlight_config *bl = &panel->bl_config;
  603. bl->pwm_bl = devm_of_pwm_get(panel->parent, panel->panel_of_node, NULL);
  604. if (IS_ERR_OR_NULL(bl->pwm_bl)) {
  605. rc = PTR_ERR(bl->pwm_bl);
  606. pr_err("[%s] failed to request pwm, rc=%d\n", panel->name,
  607. rc);
  608. return rc;
  609. }
  610. return 0;
  611. }
  612. static int dsi_panel_bl_register(struct dsi_panel *panel)
  613. {
  614. int rc = 0;
  615. struct dsi_backlight_config *bl = &panel->bl_config;
  616. if (panel->host_config.ext_bridge_mode)
  617. return 0;
  618. switch (bl->type) {
  619. case DSI_BACKLIGHT_WLED:
  620. rc = dsi_panel_wled_register(panel, bl);
  621. break;
  622. case DSI_BACKLIGHT_DCS:
  623. break;
  624. case DSI_BACKLIGHT_EXTERNAL:
  625. break;
  626. case DSI_BACKLIGHT_PWM:
  627. rc = dsi_panel_pwm_register(panel);
  628. break;
  629. default:
  630. pr_err("Backlight type(%d) not supported\n", bl->type);
  631. rc = -ENOTSUPP;
  632. goto error;
  633. }
  634. error:
  635. return rc;
  636. }
  637. static void dsi_panel_pwm_unregister(struct dsi_panel *panel)
  638. {
  639. struct dsi_backlight_config *bl = &panel->bl_config;
  640. devm_pwm_put(panel->parent, bl->pwm_bl);
  641. }
  642. static int dsi_panel_bl_unregister(struct dsi_panel *panel)
  643. {
  644. int rc = 0;
  645. struct dsi_backlight_config *bl = &panel->bl_config;
  646. if (panel->host_config.ext_bridge_mode)
  647. return 0;
  648. switch (bl->type) {
  649. case DSI_BACKLIGHT_WLED:
  650. break;
  651. case DSI_BACKLIGHT_DCS:
  652. break;
  653. case DSI_BACKLIGHT_EXTERNAL:
  654. break;
  655. case DSI_BACKLIGHT_PWM:
  656. dsi_panel_pwm_unregister(panel);
  657. break;
  658. default:
  659. pr_err("Backlight type(%d) not supported\n", bl->type);
  660. rc = -ENOTSUPP;
  661. goto error;
  662. }
  663. error:
  664. return rc;
  665. }
  666. static int dsi_panel_parse_timing(struct dsi_mode_info *mode,
  667. struct dsi_parser_utils *utils)
  668. {
  669. int rc = 0;
  670. u64 tmp64 = 0;
  671. struct dsi_display_mode *display_mode;
  672. struct dsi_display_mode_priv_info *priv_info;
  673. display_mode = container_of(mode, struct dsi_display_mode, timing);
  674. priv_info = display_mode->priv_info;
  675. rc = utils->read_u64(utils->data,
  676. "qcom,mdss-dsi-panel-clockrate", &tmp64);
  677. if (rc == -EOVERFLOW) {
  678. tmp64 = 0;
  679. rc = utils->read_u32(utils->data,
  680. "qcom,mdss-dsi-panel-clockrate", (u32 *)&tmp64);
  681. }
  682. mode->clk_rate_hz = !rc ? tmp64 : 0;
  683. display_mode->priv_info->clk_rate_hz = mode->clk_rate_hz;
  684. rc = utils->read_u32(utils->data, "qcom,mdss-mdp-transfer-time-us",
  685. &mode->mdp_transfer_time_us);
  686. if (!rc)
  687. display_mode->priv_info->mdp_transfer_time_us =
  688. mode->mdp_transfer_time_us;
  689. else
  690. display_mode->priv_info->mdp_transfer_time_us = 0;
  691. rc = utils->read_u32(utils->data,
  692. "qcom,mdss-dsi-panel-framerate",
  693. &mode->refresh_rate);
  694. if (rc) {
  695. pr_err("failed to read qcom,mdss-dsi-panel-framerate, rc=%d\n",
  696. rc);
  697. goto error;
  698. }
  699. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-panel-width",
  700. &mode->h_active);
  701. if (rc) {
  702. pr_err("failed to read qcom,mdss-dsi-panel-width, rc=%d\n", rc);
  703. goto error;
  704. }
  705. rc = utils->read_u32(utils->data,
  706. "qcom,mdss-dsi-h-front-porch",
  707. &mode->h_front_porch);
  708. if (rc) {
  709. pr_err("failed to read qcom,mdss-dsi-h-front-porch, rc=%d\n",
  710. rc);
  711. goto error;
  712. }
  713. rc = utils->read_u32(utils->data,
  714. "qcom,mdss-dsi-h-back-porch",
  715. &mode->h_back_porch);
  716. if (rc) {
  717. pr_err("failed to read qcom,mdss-dsi-h-back-porch, rc=%d\n",
  718. rc);
  719. goto error;
  720. }
  721. rc = utils->read_u32(utils->data,
  722. "qcom,mdss-dsi-h-pulse-width",
  723. &mode->h_sync_width);
  724. if (rc) {
  725. pr_err("failed to read qcom,mdss-dsi-h-pulse-width, rc=%d\n",
  726. rc);
  727. goto error;
  728. }
  729. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-h-sync-skew",
  730. &mode->h_skew);
  731. if (rc)
  732. pr_err("qcom,mdss-dsi-h-sync-skew is not defined, rc=%d\n", rc);
  733. pr_debug("panel horz active:%d front_portch:%d back_porch:%d sync_skew:%d\n",
  734. mode->h_active, mode->h_front_porch, mode->h_back_porch,
  735. mode->h_sync_width);
  736. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-panel-height",
  737. &mode->v_active);
  738. if (rc) {
  739. pr_err("failed to read qcom,mdss-dsi-panel-height, rc=%d\n",
  740. rc);
  741. goto error;
  742. }
  743. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-v-back-porch",
  744. &mode->v_back_porch);
  745. if (rc) {
  746. pr_err("failed to read qcom,mdss-dsi-v-back-porch, rc=%d\n",
  747. rc);
  748. goto error;
  749. }
  750. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-v-front-porch",
  751. &mode->v_front_porch);
  752. if (rc) {
  753. pr_err("failed to read qcom,mdss-dsi-v-back-porch, rc=%d\n",
  754. rc);
  755. goto error;
  756. }
  757. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-v-pulse-width",
  758. &mode->v_sync_width);
  759. if (rc) {
  760. pr_err("failed to read qcom,mdss-dsi-v-pulse-width, rc=%d\n",
  761. rc);
  762. goto error;
  763. }
  764. pr_debug("panel vert active:%d front_portch:%d back_porch:%d pulse_width:%d\n",
  765. mode->v_active, mode->v_front_porch, mode->v_back_porch,
  766. mode->v_sync_width);
  767. error:
  768. return rc;
  769. }
  770. static int dsi_panel_parse_pixel_format(struct dsi_host_common_cfg *host,
  771. struct dsi_parser_utils *utils,
  772. const char *name)
  773. {
  774. int rc = 0;
  775. u32 bpp = 0;
  776. enum dsi_pixel_format fmt;
  777. const char *packing;
  778. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-bpp", &bpp);
  779. if (rc) {
  780. pr_err("[%s] failed to read qcom,mdss-dsi-bpp, rc=%d\n",
  781. name, rc);
  782. return rc;
  783. }
  784. host->bpp = bpp;
  785. switch (bpp) {
  786. case 3:
  787. fmt = DSI_PIXEL_FORMAT_RGB111;
  788. break;
  789. case 8:
  790. fmt = DSI_PIXEL_FORMAT_RGB332;
  791. break;
  792. case 12:
  793. fmt = DSI_PIXEL_FORMAT_RGB444;
  794. break;
  795. case 16:
  796. fmt = DSI_PIXEL_FORMAT_RGB565;
  797. break;
  798. case 18:
  799. fmt = DSI_PIXEL_FORMAT_RGB666;
  800. break;
  801. case 24:
  802. default:
  803. fmt = DSI_PIXEL_FORMAT_RGB888;
  804. break;
  805. }
  806. if (fmt == DSI_PIXEL_FORMAT_RGB666) {
  807. packing = utils->get_property(utils->data,
  808. "qcom,mdss-dsi-pixel-packing",
  809. NULL);
  810. if (packing && !strcmp(packing, "loose"))
  811. fmt = DSI_PIXEL_FORMAT_RGB666_LOOSE;
  812. }
  813. host->dst_format = fmt;
  814. return rc;
  815. }
  816. static int dsi_panel_parse_lane_states(struct dsi_host_common_cfg *host,
  817. struct dsi_parser_utils *utils,
  818. const char *name)
  819. {
  820. int rc = 0;
  821. bool lane_enabled;
  822. u32 num_of_lanes = 0;
  823. lane_enabled = utils->read_bool(utils->data,
  824. "qcom,mdss-dsi-lane-0-state");
  825. host->data_lanes |= (lane_enabled ? DSI_DATA_LANE_0 : 0);
  826. lane_enabled = utils->read_bool(utils->data,
  827. "qcom,mdss-dsi-lane-1-state");
  828. host->data_lanes |= (lane_enabled ? DSI_DATA_LANE_1 : 0);
  829. lane_enabled = utils->read_bool(utils->data,
  830. "qcom,mdss-dsi-lane-2-state");
  831. host->data_lanes |= (lane_enabled ? DSI_DATA_LANE_2 : 0);
  832. lane_enabled = utils->read_bool(utils->data,
  833. "qcom,mdss-dsi-lane-3-state");
  834. host->data_lanes |= (lane_enabled ? DSI_DATA_LANE_3 : 0);
  835. if (host->data_lanes & DSI_DATA_LANE_0)
  836. num_of_lanes++;
  837. if (host->data_lanes & DSI_DATA_LANE_1)
  838. num_of_lanes++;
  839. if (host->data_lanes & DSI_DATA_LANE_2)
  840. num_of_lanes++;
  841. if (host->data_lanes & DSI_DATA_LANE_3)
  842. num_of_lanes++;
  843. host->num_data_lanes = num_of_lanes;
  844. if (host->data_lanes == 0) {
  845. pr_err("[%s] No data lanes are enabled, rc=%d\n", name, rc);
  846. rc = -EINVAL;
  847. }
  848. return rc;
  849. }
  850. static int dsi_panel_parse_color_swap(struct dsi_host_common_cfg *host,
  851. struct dsi_parser_utils *utils,
  852. const char *name)
  853. {
  854. int rc = 0;
  855. const char *swap_mode;
  856. swap_mode = utils->get_property(utils->data,
  857. "qcom,mdss-dsi-color-order", NULL);
  858. if (swap_mode) {
  859. if (!strcmp(swap_mode, "rgb_swap_rgb")) {
  860. host->swap_mode = DSI_COLOR_SWAP_RGB;
  861. } else if (!strcmp(swap_mode, "rgb_swap_rbg")) {
  862. host->swap_mode = DSI_COLOR_SWAP_RBG;
  863. } else if (!strcmp(swap_mode, "rgb_swap_brg")) {
  864. host->swap_mode = DSI_COLOR_SWAP_BRG;
  865. } else if (!strcmp(swap_mode, "rgb_swap_grb")) {
  866. host->swap_mode = DSI_COLOR_SWAP_GRB;
  867. } else if (!strcmp(swap_mode, "rgb_swap_gbr")) {
  868. host->swap_mode = DSI_COLOR_SWAP_GBR;
  869. } else {
  870. pr_err("[%s] Unrecognized color order-%s\n",
  871. name, swap_mode);
  872. rc = -EINVAL;
  873. }
  874. } else {
  875. pr_debug("[%s] Falling back to default color order\n", name);
  876. host->swap_mode = DSI_COLOR_SWAP_RGB;
  877. }
  878. /* bit swap on color channel is not defined in dt */
  879. host->bit_swap_red = false;
  880. host->bit_swap_green = false;
  881. host->bit_swap_blue = false;
  882. return rc;
  883. }
  884. static int dsi_panel_parse_triggers(struct dsi_host_common_cfg *host,
  885. struct dsi_parser_utils *utils,
  886. const char *name)
  887. {
  888. const char *trig;
  889. int rc = 0;
  890. trig = utils->get_property(utils->data,
  891. "qcom,mdss-dsi-mdp-trigger", NULL);
  892. if (trig) {
  893. if (!strcmp(trig, "none")) {
  894. host->mdp_cmd_trigger = DSI_TRIGGER_NONE;
  895. } else if (!strcmp(trig, "trigger_te")) {
  896. host->mdp_cmd_trigger = DSI_TRIGGER_TE;
  897. } else if (!strcmp(trig, "trigger_sw")) {
  898. host->mdp_cmd_trigger = DSI_TRIGGER_SW;
  899. } else if (!strcmp(trig, "trigger_sw_te")) {
  900. host->mdp_cmd_trigger = DSI_TRIGGER_SW_TE;
  901. } else {
  902. pr_err("[%s] Unrecognized mdp trigger type (%s)\n",
  903. name, trig);
  904. rc = -EINVAL;
  905. }
  906. } else {
  907. pr_debug("[%s] Falling back to default MDP trigger\n",
  908. name);
  909. host->mdp_cmd_trigger = DSI_TRIGGER_SW;
  910. }
  911. trig = utils->get_property(utils->data,
  912. "qcom,mdss-dsi-dma-trigger", NULL);
  913. if (trig) {
  914. if (!strcmp(trig, "none")) {
  915. host->dma_cmd_trigger = DSI_TRIGGER_NONE;
  916. } else if (!strcmp(trig, "trigger_te")) {
  917. host->dma_cmd_trigger = DSI_TRIGGER_TE;
  918. } else if (!strcmp(trig, "trigger_sw")) {
  919. host->dma_cmd_trigger = DSI_TRIGGER_SW;
  920. } else if (!strcmp(trig, "trigger_sw_seof")) {
  921. host->dma_cmd_trigger = DSI_TRIGGER_SW_SEOF;
  922. } else if (!strcmp(trig, "trigger_sw_te")) {
  923. host->dma_cmd_trigger = DSI_TRIGGER_SW_TE;
  924. } else {
  925. pr_err("[%s] Unrecognized mdp trigger type (%s)\n",
  926. name, trig);
  927. rc = -EINVAL;
  928. }
  929. } else {
  930. pr_debug("[%s] Falling back to default MDP trigger\n", name);
  931. host->dma_cmd_trigger = DSI_TRIGGER_SW;
  932. }
  933. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-te-pin-select",
  934. &host->te_mode);
  935. if (rc) {
  936. pr_warn("[%s] fallback to default te-pin-select\n", name);
  937. host->te_mode = 1;
  938. rc = 0;
  939. }
  940. return rc;
  941. }
  942. static int dsi_panel_parse_misc_host_config(struct dsi_host_common_cfg *host,
  943. struct dsi_parser_utils *utils,
  944. const char *name)
  945. {
  946. u32 val = 0;
  947. int rc = 0;
  948. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-t-clk-post", &val);
  949. if (!rc) {
  950. host->t_clk_post = val;
  951. pr_debug("[%s] t_clk_post = %d\n", name, val);
  952. }
  953. val = 0;
  954. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-t-clk-pre", &val);
  955. if (!rc) {
  956. host->t_clk_pre = val;
  957. pr_debug("[%s] t_clk_pre = %d\n", name, val);
  958. }
  959. host->ignore_rx_eot = utils->read_bool(utils->data,
  960. "qcom,mdss-dsi-rx-eot-ignore");
  961. host->append_tx_eot = utils->read_bool(utils->data,
  962. "qcom,mdss-dsi-tx-eot-append");
  963. host->ext_bridge_mode = utils->read_bool(utils->data,
  964. "qcom,mdss-dsi-ext-bridge-mode");
  965. host->force_hs_clk_lane = utils->read_bool(utils->data,
  966. "qcom,mdss-dsi-force-clock-lane-hs");
  967. return 0;
  968. }
  969. static void dsi_panel_parse_split_link_config(struct dsi_host_common_cfg *host,
  970. struct dsi_parser_utils *utils,
  971. const char *name)
  972. {
  973. int rc = 0;
  974. u32 val = 0;
  975. bool supported = false;
  976. struct dsi_split_link_config *split_link = &host->split_link;
  977. supported = utils->read_bool(utils->data, "qcom,split-link-enabled");
  978. if (!supported) {
  979. pr_debug("[%s] Split link is not supported\n", name);
  980. split_link->split_link_enabled = false;
  981. return;
  982. }
  983. rc = utils->read_u32(utils->data, "qcom,sublinks-count", &val);
  984. if (rc || val < 1) {
  985. pr_debug("[%s] Using default sublinks count\n", name);
  986. split_link->num_sublinks = 2;
  987. } else {
  988. split_link->num_sublinks = val;
  989. }
  990. rc = utils->read_u32(utils->data, "qcom,lanes-per-sublink", &val);
  991. if (rc || val < 1) {
  992. pr_debug("[%s] Using default lanes per sublink\n", name);
  993. split_link->lanes_per_sublink = 2;
  994. } else {
  995. split_link->lanes_per_sublink = val;
  996. }
  997. pr_debug("[%s] Split link is supported %d-%d\n", name,
  998. split_link->num_sublinks, split_link->lanes_per_sublink);
  999. split_link->split_link_enabled = true;
  1000. }
  1001. static int dsi_panel_parse_host_config(struct dsi_panel *panel)
  1002. {
  1003. int rc = 0;
  1004. struct dsi_parser_utils *utils = &panel->utils;
  1005. rc = dsi_panel_parse_pixel_format(&panel->host_config, utils,
  1006. panel->name);
  1007. if (rc) {
  1008. pr_err("[%s] failed to get pixel format, rc=%d\n",
  1009. panel->name, rc);
  1010. goto error;
  1011. }
  1012. rc = dsi_panel_parse_lane_states(&panel->host_config, utils,
  1013. panel->name);
  1014. if (rc) {
  1015. pr_err("[%s] failed to parse lane states, rc=%d\n",
  1016. panel->name, rc);
  1017. goto error;
  1018. }
  1019. rc = dsi_panel_parse_color_swap(&panel->host_config, utils,
  1020. panel->name);
  1021. if (rc) {
  1022. pr_err("[%s] failed to parse color swap config, rc=%d\n",
  1023. panel->name, rc);
  1024. goto error;
  1025. }
  1026. rc = dsi_panel_parse_triggers(&panel->host_config, utils,
  1027. panel->name);
  1028. if (rc) {
  1029. pr_err("[%s] failed to parse triggers, rc=%d\n",
  1030. panel->name, rc);
  1031. goto error;
  1032. }
  1033. rc = dsi_panel_parse_misc_host_config(&panel->host_config, utils,
  1034. panel->name);
  1035. if (rc) {
  1036. pr_err("[%s] failed to parse misc host config, rc=%d\n",
  1037. panel->name, rc);
  1038. goto error;
  1039. }
  1040. dsi_panel_parse_split_link_config(&panel->host_config, utils,
  1041. panel->name);
  1042. error:
  1043. return rc;
  1044. }
  1045. static int dsi_panel_parse_qsync_caps(struct dsi_panel *panel,
  1046. struct device_node *of_node)
  1047. {
  1048. int rc = 0;
  1049. u32 val = 0;
  1050. rc = of_property_read_u32(of_node,
  1051. "qcom,mdss-dsi-qsync-min-refresh-rate",
  1052. &val);
  1053. if (rc)
  1054. pr_err("[%s] qsync min fps not defined rc:%d\n",
  1055. panel->name, rc);
  1056. panel->qsync_min_fps = val;
  1057. return rc;
  1058. }
  1059. static int dsi_panel_parse_dyn_clk_caps(struct dsi_panel *panel)
  1060. {
  1061. int rc = 0;
  1062. bool supported = false;
  1063. struct dsi_dyn_clk_caps *dyn_clk_caps = &panel->dyn_clk_caps;
  1064. struct dsi_parser_utils *utils = &panel->utils;
  1065. const char *name = panel->name;
  1066. supported = utils->read_bool(utils->data, "qcom,dsi-dyn-clk-enable");
  1067. if (!supported) {
  1068. dyn_clk_caps->dyn_clk_support = false;
  1069. return rc;
  1070. }
  1071. dyn_clk_caps->bit_clk_list_len = utils->count_u32_elems(utils->data,
  1072. "qcom,dsi-dyn-clk-list");
  1073. if (dyn_clk_caps->bit_clk_list_len < 1) {
  1074. pr_err("[%s] failed to get supported bit clk list\n", name);
  1075. return -EINVAL;
  1076. }
  1077. dyn_clk_caps->bit_clk_list = kcalloc(dyn_clk_caps->bit_clk_list_len,
  1078. sizeof(u32), GFP_KERNEL);
  1079. if (!dyn_clk_caps->bit_clk_list)
  1080. return -ENOMEM;
  1081. rc = utils->read_u32_array(utils->data, "qcom,dsi-dyn-clk-list",
  1082. dyn_clk_caps->bit_clk_list,
  1083. dyn_clk_caps->bit_clk_list_len);
  1084. if (rc) {
  1085. pr_err("[%s] failed to parse supported bit clk list\n", name);
  1086. return -EINVAL;
  1087. }
  1088. dyn_clk_caps->dyn_clk_support = true;
  1089. return 0;
  1090. }
  1091. static int dsi_panel_parse_dfps_caps(struct dsi_panel *panel)
  1092. {
  1093. int rc = 0;
  1094. bool supported = false;
  1095. struct dsi_dfps_capabilities *dfps_caps = &panel->dfps_caps;
  1096. struct dsi_parser_utils *utils = &panel->utils;
  1097. const char *name = panel->name;
  1098. const char *type;
  1099. u32 i;
  1100. supported = utils->read_bool(utils->data,
  1101. "qcom,mdss-dsi-pan-enable-dynamic-fps");
  1102. if (!supported) {
  1103. pr_debug("[%s] DFPS is not supported\n", name);
  1104. dfps_caps->dfps_support = false;
  1105. return rc;
  1106. }
  1107. type = utils->get_property(utils->data,
  1108. "qcom,mdss-dsi-pan-fps-update", NULL);
  1109. if (!type) {
  1110. pr_err("[%s] dfps type not defined\n", name);
  1111. rc = -EINVAL;
  1112. goto error;
  1113. } else if (!strcmp(type, "dfps_suspend_resume_mode")) {
  1114. dfps_caps->type = DSI_DFPS_SUSPEND_RESUME;
  1115. } else if (!strcmp(type, "dfps_immediate_clk_mode")) {
  1116. dfps_caps->type = DSI_DFPS_IMMEDIATE_CLK;
  1117. } else if (!strcmp(type, "dfps_immediate_porch_mode_hfp")) {
  1118. dfps_caps->type = DSI_DFPS_IMMEDIATE_HFP;
  1119. } else if (!strcmp(type, "dfps_immediate_porch_mode_vfp")) {
  1120. dfps_caps->type = DSI_DFPS_IMMEDIATE_VFP;
  1121. } else {
  1122. pr_err("[%s] dfps type is not recognized\n", name);
  1123. rc = -EINVAL;
  1124. goto error;
  1125. }
  1126. dfps_caps->dfps_list_len = utils->count_u32_elems(utils->data,
  1127. "qcom,dsi-supported-dfps-list");
  1128. if (dfps_caps->dfps_list_len < 1) {
  1129. pr_err("[%s] dfps refresh list not present\n", name);
  1130. rc = -EINVAL;
  1131. goto error;
  1132. }
  1133. dfps_caps->dfps_list = kcalloc(dfps_caps->dfps_list_len, sizeof(u32),
  1134. GFP_KERNEL);
  1135. if (!dfps_caps->dfps_list) {
  1136. rc = -ENOMEM;
  1137. goto error;
  1138. }
  1139. rc = utils->read_u32_array(utils->data,
  1140. "qcom,dsi-supported-dfps-list",
  1141. dfps_caps->dfps_list,
  1142. dfps_caps->dfps_list_len);
  1143. if (rc) {
  1144. pr_err("[%s] dfps refresh rate list parse failed\n", name);
  1145. rc = -EINVAL;
  1146. goto error;
  1147. }
  1148. dfps_caps->dfps_support = true;
  1149. /* calculate max and min fps */
  1150. dfps_caps->max_refresh_rate = dfps_caps->dfps_list[0];
  1151. dfps_caps->min_refresh_rate = dfps_caps->dfps_list[0];
  1152. for (i = 1; i < dfps_caps->dfps_list_len; i++) {
  1153. if (dfps_caps->dfps_list[i] < dfps_caps->min_refresh_rate)
  1154. dfps_caps->min_refresh_rate = dfps_caps->dfps_list[i];
  1155. else if (dfps_caps->dfps_list[i] > dfps_caps->max_refresh_rate)
  1156. dfps_caps->max_refresh_rate = dfps_caps->dfps_list[i];
  1157. }
  1158. error:
  1159. return rc;
  1160. }
  1161. static int dsi_panel_parse_video_host_config(struct dsi_video_engine_cfg *cfg,
  1162. struct dsi_parser_utils *utils,
  1163. const char *name)
  1164. {
  1165. int rc = 0;
  1166. const char *traffic_mode;
  1167. u32 vc_id = 0;
  1168. u32 val = 0;
  1169. u32 line_no = 0;
  1170. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-h-sync-pulse", &val);
  1171. if (rc) {
  1172. pr_debug("[%s] fallback to default h-sync-pulse\n", name);
  1173. cfg->pulse_mode_hsa_he = false;
  1174. } else if (val == 1) {
  1175. cfg->pulse_mode_hsa_he = true;
  1176. } else if (val == 0) {
  1177. cfg->pulse_mode_hsa_he = false;
  1178. } else {
  1179. pr_err("[%s] Unrecognized value for mdss-dsi-h-sync-pulse\n",
  1180. name);
  1181. rc = -EINVAL;
  1182. goto error;
  1183. }
  1184. cfg->hfp_lp11_en = utils->read_bool(utils->data,
  1185. "qcom,mdss-dsi-hfp-power-mode");
  1186. cfg->hbp_lp11_en = utils->read_bool(utils->data,
  1187. "qcom,mdss-dsi-hbp-power-mode");
  1188. cfg->hsa_lp11_en = utils->read_bool(utils->data,
  1189. "qcom,mdss-dsi-hsa-power-mode");
  1190. cfg->last_line_interleave_en = utils->read_bool(utils->data,
  1191. "qcom,mdss-dsi-last-line-interleave");
  1192. cfg->eof_bllp_lp11_en = utils->read_bool(utils->data,
  1193. "qcom,mdss-dsi-bllp-eof-power-mode");
  1194. cfg->bllp_lp11_en = utils->read_bool(utils->data,
  1195. "qcom,mdss-dsi-bllp-power-mode");
  1196. cfg->force_clk_lane_hs = of_property_read_bool(utils->data,
  1197. "qcom,mdss-dsi-force-clock-lane-hs");
  1198. traffic_mode = utils->get_property(utils->data,
  1199. "qcom,mdss-dsi-traffic-mode",
  1200. NULL);
  1201. if (!traffic_mode) {
  1202. pr_debug("[%s] Falling back to default traffic mode\n", name);
  1203. cfg->traffic_mode = DSI_VIDEO_TRAFFIC_SYNC_PULSES;
  1204. } else if (!strcmp(traffic_mode, "non_burst_sync_pulse")) {
  1205. cfg->traffic_mode = DSI_VIDEO_TRAFFIC_SYNC_PULSES;
  1206. } else if (!strcmp(traffic_mode, "non_burst_sync_event")) {
  1207. cfg->traffic_mode = DSI_VIDEO_TRAFFIC_SYNC_START_EVENTS;
  1208. } else if (!strcmp(traffic_mode, "burst_mode")) {
  1209. cfg->traffic_mode = DSI_VIDEO_TRAFFIC_BURST_MODE;
  1210. } else {
  1211. pr_err("[%s] Unrecognized traffic mode-%s\n", name,
  1212. traffic_mode);
  1213. rc = -EINVAL;
  1214. goto error;
  1215. }
  1216. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-virtual-channel-id",
  1217. &vc_id);
  1218. if (rc) {
  1219. pr_debug("[%s] Fallback to default vc id\n", name);
  1220. cfg->vc_id = 0;
  1221. } else {
  1222. cfg->vc_id = vc_id;
  1223. }
  1224. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-dma-schedule-line",
  1225. &line_no);
  1226. if (rc) {
  1227. pr_debug("[%s] set default dma scheduling line no\n", name);
  1228. cfg->dma_sched_line = 0x1;
  1229. /* do not fail since we have default value */
  1230. rc = 0;
  1231. } else {
  1232. cfg->dma_sched_line = line_no;
  1233. }
  1234. error:
  1235. return rc;
  1236. }
  1237. static int dsi_panel_parse_cmd_host_config(struct dsi_cmd_engine_cfg *cfg,
  1238. struct dsi_parser_utils *utils,
  1239. const char *name)
  1240. {
  1241. u32 val = 0;
  1242. int rc = 0;
  1243. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-wr-mem-start", &val);
  1244. if (rc) {
  1245. pr_debug("[%s] Fallback to default wr-mem-start\n", name);
  1246. cfg->wr_mem_start = 0x2C;
  1247. } else {
  1248. cfg->wr_mem_start = val;
  1249. }
  1250. val = 0;
  1251. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-wr-mem-continue",
  1252. &val);
  1253. if (rc) {
  1254. pr_debug("[%s] Fallback to default wr-mem-continue\n", name);
  1255. cfg->wr_mem_continue = 0x3C;
  1256. } else {
  1257. cfg->wr_mem_continue = val;
  1258. }
  1259. /* TODO: fix following */
  1260. cfg->max_cmd_packets_interleave = 0;
  1261. val = 0;
  1262. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-te-dcs-command",
  1263. &val);
  1264. if (rc) {
  1265. pr_debug("[%s] fallback to default te-dcs-cmd\n", name);
  1266. cfg->insert_dcs_command = true;
  1267. } else if (val == 1) {
  1268. cfg->insert_dcs_command = true;
  1269. } else if (val == 0) {
  1270. cfg->insert_dcs_command = false;
  1271. } else {
  1272. pr_err("[%s] Unrecognized value for mdss-dsi-te-dcs-command\n",
  1273. name);
  1274. rc = -EINVAL;
  1275. goto error;
  1276. }
  1277. error:
  1278. return rc;
  1279. }
  1280. static int dsi_panel_parse_panel_mode(struct dsi_panel *panel)
  1281. {
  1282. int rc = 0;
  1283. struct dsi_parser_utils *utils = &panel->utils;
  1284. bool panel_mode_switch_enabled;
  1285. enum dsi_op_mode panel_mode;
  1286. const char *mode;
  1287. mode = utils->get_property(utils->data,
  1288. "qcom,mdss-dsi-panel-type", NULL);
  1289. if (!mode) {
  1290. pr_debug("[%s] Fallback to default panel mode\n", panel->name);
  1291. panel_mode = DSI_OP_VIDEO_MODE;
  1292. } else if (!strcmp(mode, "dsi_video_mode")) {
  1293. panel_mode = DSI_OP_VIDEO_MODE;
  1294. } else if (!strcmp(mode, "dsi_cmd_mode")) {
  1295. panel_mode = DSI_OP_CMD_MODE;
  1296. } else {
  1297. pr_err("[%s] Unrecognized panel type-%s\n", panel->name, mode);
  1298. rc = -EINVAL;
  1299. goto error;
  1300. }
  1301. panel_mode_switch_enabled = utils->read_bool(utils->data,
  1302. "qcom,mdss-dsi-panel-mode-switch");
  1303. pr_info("%s: panel operating mode switch feature %s\n", __func__,
  1304. (panel_mode_switch_enabled ? "enabled" : "disabled"));
  1305. if (panel_mode == DSI_OP_VIDEO_MODE || panel_mode_switch_enabled) {
  1306. rc = dsi_panel_parse_video_host_config(&panel->video_config,
  1307. utils,
  1308. panel->name);
  1309. if (rc) {
  1310. pr_err("[%s] Failed to parse video host cfg, rc=%d\n",
  1311. panel->name, rc);
  1312. goto error;
  1313. }
  1314. }
  1315. if (panel_mode == DSI_OP_CMD_MODE || panel_mode_switch_enabled) {
  1316. rc = dsi_panel_parse_cmd_host_config(&panel->cmd_config,
  1317. utils,
  1318. panel->name);
  1319. if (rc) {
  1320. pr_err("[%s] Failed to parse cmd host config, rc=%d\n",
  1321. panel->name, rc);
  1322. goto error;
  1323. }
  1324. }
  1325. panel->panel_mode = panel_mode;
  1326. panel->panel_mode_switch_enabled = panel_mode_switch_enabled;
  1327. error:
  1328. return rc;
  1329. }
  1330. static int dsi_panel_parse_phy_props(struct dsi_panel *panel)
  1331. {
  1332. int rc = 0;
  1333. u32 val = 0;
  1334. const char *str;
  1335. struct dsi_panel_phy_props *props = &panel->phy_props;
  1336. struct dsi_parser_utils *utils = &panel->utils;
  1337. const char *name = panel->name;
  1338. rc = utils->read_u32(utils->data,
  1339. "qcom,mdss-pan-physical-width-dimension", &val);
  1340. if (rc) {
  1341. pr_debug("[%s] Physical panel width is not defined\n", name);
  1342. props->panel_width_mm = 0;
  1343. rc = 0;
  1344. } else {
  1345. props->panel_width_mm = val;
  1346. }
  1347. rc = utils->read_u32(utils->data,
  1348. "qcom,mdss-pan-physical-height-dimension",
  1349. &val);
  1350. if (rc) {
  1351. pr_debug("[%s] Physical panel height is not defined\n", name);
  1352. props->panel_height_mm = 0;
  1353. rc = 0;
  1354. } else {
  1355. props->panel_height_mm = val;
  1356. }
  1357. str = utils->get_property(utils->data,
  1358. "qcom,mdss-dsi-panel-orientation", NULL);
  1359. if (!str) {
  1360. props->rotation = DSI_PANEL_ROTATE_NONE;
  1361. } else if (!strcmp(str, "180")) {
  1362. props->rotation = DSI_PANEL_ROTATE_HV_FLIP;
  1363. } else if (!strcmp(str, "hflip")) {
  1364. props->rotation = DSI_PANEL_ROTATE_H_FLIP;
  1365. } else if (!strcmp(str, "vflip")) {
  1366. props->rotation = DSI_PANEL_ROTATE_V_FLIP;
  1367. } else {
  1368. pr_err("[%s] Unrecognized panel rotation-%s\n", name, str);
  1369. rc = -EINVAL;
  1370. goto error;
  1371. }
  1372. error:
  1373. return rc;
  1374. }
  1375. const char *cmd_set_prop_map[DSI_CMD_SET_MAX] = {
  1376. "qcom,mdss-dsi-pre-on-command",
  1377. "qcom,mdss-dsi-on-command",
  1378. "qcom,mdss-dsi-post-panel-on-command",
  1379. "qcom,mdss-dsi-pre-off-command",
  1380. "qcom,mdss-dsi-off-command",
  1381. "qcom,mdss-dsi-post-off-command",
  1382. "qcom,mdss-dsi-pre-res-switch",
  1383. "qcom,mdss-dsi-res-switch",
  1384. "qcom,mdss-dsi-post-res-switch",
  1385. "qcom,cmd-to-video-mode-switch-commands",
  1386. "qcom,cmd-to-video-mode-post-switch-commands",
  1387. "qcom,video-to-cmd-mode-switch-commands",
  1388. "qcom,video-to-cmd-mode-post-switch-commands",
  1389. "qcom,mdss-dsi-panel-status-command",
  1390. "qcom,mdss-dsi-lp1-command",
  1391. "qcom,mdss-dsi-lp2-command",
  1392. "qcom,mdss-dsi-nolp-command",
  1393. "PPS not parsed from DTSI, generated dynamically",
  1394. "ROI not parsed from DTSI, generated dynamically",
  1395. "qcom,mdss-dsi-timing-switch-command",
  1396. "qcom,mdss-dsi-post-mode-switch-on-command",
  1397. "qcom,mdss-dsi-qsync-on-commands",
  1398. "qcom,mdss-dsi-qsync-off-commands",
  1399. };
  1400. const char *cmd_set_state_map[DSI_CMD_SET_MAX] = {
  1401. "qcom,mdss-dsi-pre-on-command-state",
  1402. "qcom,mdss-dsi-on-command-state",
  1403. "qcom,mdss-dsi-post-on-command-state",
  1404. "qcom,mdss-dsi-pre-off-command-state",
  1405. "qcom,mdss-dsi-off-command-state",
  1406. "qcom,mdss-dsi-post-off-command-state",
  1407. "qcom,mdss-dsi-pre-res-switch-state",
  1408. "qcom,mdss-dsi-res-switch-state",
  1409. "qcom,mdss-dsi-post-res-switch-state",
  1410. "qcom,cmd-to-video-mode-switch-commands-state",
  1411. "qcom,cmd-to-video-mode-post-switch-commands-state",
  1412. "qcom,video-to-cmd-mode-switch-commands-state",
  1413. "qcom,video-to-cmd-mode-post-switch-commands-state",
  1414. "qcom,mdss-dsi-panel-status-command-state",
  1415. "qcom,mdss-dsi-lp1-command-state",
  1416. "qcom,mdss-dsi-lp2-command-state",
  1417. "qcom,mdss-dsi-nolp-command-state",
  1418. "PPS not parsed from DTSI, generated dynamically",
  1419. "ROI not parsed from DTSI, generated dynamically",
  1420. "qcom,mdss-dsi-timing-switch-command-state",
  1421. "qcom,mdss-dsi-post-mode-switch-on-command-state",
  1422. "qcom,mdss-dsi-qsync-on-commands-state",
  1423. "qcom,mdss-dsi-qsync-off-commands-state",
  1424. };
  1425. static int dsi_panel_get_cmd_pkt_count(const char *data, u32 length, u32 *cnt)
  1426. {
  1427. const u32 cmd_set_min_size = 7;
  1428. u32 count = 0;
  1429. u32 packet_length;
  1430. u32 tmp;
  1431. while (length >= cmd_set_min_size) {
  1432. packet_length = cmd_set_min_size;
  1433. tmp = ((data[5] << 8) | (data[6]));
  1434. packet_length += tmp;
  1435. if (packet_length > length) {
  1436. pr_err("format error\n");
  1437. return -EINVAL;
  1438. }
  1439. length -= packet_length;
  1440. data += packet_length;
  1441. count++;
  1442. }
  1443. *cnt = count;
  1444. return 0;
  1445. }
  1446. static int dsi_panel_create_cmd_packets(const char *data,
  1447. u32 length,
  1448. u32 count,
  1449. struct dsi_cmd_desc *cmd)
  1450. {
  1451. int rc = 0;
  1452. int i, j;
  1453. u8 *payload;
  1454. for (i = 0; i < count; i++) {
  1455. u32 size;
  1456. cmd[i].msg.type = data[0];
  1457. cmd[i].last_command = (data[1] == 1);
  1458. cmd[i].msg.channel = data[2];
  1459. cmd[i].msg.flags |= (data[3] == 1 ? MIPI_DSI_MSG_REQ_ACK : 0);
  1460. cmd[i].msg.ctrl = 0;
  1461. cmd[i].post_wait_ms = cmd[i].msg.wait_ms = data[4];
  1462. cmd[i].msg.tx_len = ((data[5] << 8) | (data[6]));
  1463. size = cmd[i].msg.tx_len * sizeof(u8);
  1464. payload = kzalloc(size, GFP_KERNEL);
  1465. if (!payload) {
  1466. rc = -ENOMEM;
  1467. goto error_free_payloads;
  1468. }
  1469. for (j = 0; j < cmd[i].msg.tx_len; j++)
  1470. payload[j] = data[7 + j];
  1471. cmd[i].msg.tx_buf = payload;
  1472. data += (7 + cmd[i].msg.tx_len);
  1473. }
  1474. return rc;
  1475. error_free_payloads:
  1476. for (i = i - 1; i >= 0; i--) {
  1477. cmd--;
  1478. kfree(cmd->msg.tx_buf);
  1479. }
  1480. return rc;
  1481. }
  1482. static void dsi_panel_destroy_cmd_packets(struct dsi_panel_cmd_set *set)
  1483. {
  1484. u32 i = 0;
  1485. struct dsi_cmd_desc *cmd;
  1486. for (i = 0; i < set->count; i++) {
  1487. cmd = &set->cmds[i];
  1488. kfree(cmd->msg.tx_buf);
  1489. }
  1490. }
  1491. static void dsi_panel_dealloc_cmd_packets(struct dsi_panel_cmd_set *set)
  1492. {
  1493. kfree(set->cmds);
  1494. }
  1495. static int dsi_panel_alloc_cmd_packets(struct dsi_panel_cmd_set *cmd,
  1496. u32 packet_count)
  1497. {
  1498. u32 size;
  1499. size = packet_count * sizeof(*cmd->cmds);
  1500. cmd->cmds = kzalloc(size, GFP_KERNEL);
  1501. if (!cmd->cmds)
  1502. return -ENOMEM;
  1503. cmd->count = packet_count;
  1504. return 0;
  1505. }
  1506. static int dsi_panel_parse_cmd_sets_sub(struct dsi_panel_cmd_set *cmd,
  1507. enum dsi_cmd_set_type type,
  1508. struct dsi_parser_utils *utils)
  1509. {
  1510. int rc = 0;
  1511. u32 length = 0;
  1512. const char *data;
  1513. const char *state;
  1514. u32 packet_count = 0;
  1515. data = utils->get_property(utils->data, cmd_set_prop_map[type],
  1516. &length);
  1517. if (!data) {
  1518. pr_debug("%s commands not defined\n", cmd_set_prop_map[type]);
  1519. rc = -ENOTSUPP;
  1520. goto error;
  1521. }
  1522. pr_debug("type=%d, name=%s, length=%d\n", type,
  1523. cmd_set_prop_map[type], length);
  1524. print_hex_dump_debug("", DUMP_PREFIX_NONE,
  1525. 8, 1, data, length, false);
  1526. rc = dsi_panel_get_cmd_pkt_count(data, length, &packet_count);
  1527. if (rc) {
  1528. pr_err("commands failed, rc=%d\n", rc);
  1529. goto error;
  1530. }
  1531. pr_debug("[%s] packet-count=%d, %d\n", cmd_set_prop_map[type],
  1532. packet_count, length);
  1533. rc = dsi_panel_alloc_cmd_packets(cmd, packet_count);
  1534. if (rc) {
  1535. pr_err("failed to allocate cmd packets, rc=%d\n", rc);
  1536. goto error;
  1537. }
  1538. rc = dsi_panel_create_cmd_packets(data, length, packet_count,
  1539. cmd->cmds);
  1540. if (rc) {
  1541. pr_err("failed to create cmd packets, rc=%d\n", rc);
  1542. goto error_free_mem;
  1543. }
  1544. state = utils->get_property(utils->data, cmd_set_state_map[type], NULL);
  1545. if (!state || !strcmp(state, "dsi_lp_mode")) {
  1546. cmd->state = DSI_CMD_SET_STATE_LP;
  1547. } else if (!strcmp(state, "dsi_hs_mode")) {
  1548. cmd->state = DSI_CMD_SET_STATE_HS;
  1549. } else {
  1550. pr_err("[%s] command state unrecognized-%s\n",
  1551. cmd_set_state_map[type], state);
  1552. goto error_free_mem;
  1553. }
  1554. return rc;
  1555. error_free_mem:
  1556. kfree(cmd->cmds);
  1557. cmd->cmds = NULL;
  1558. error:
  1559. return rc;
  1560. }
  1561. static int dsi_panel_parse_cmd_sets(
  1562. struct dsi_display_mode_priv_info *priv_info,
  1563. struct dsi_parser_utils *utils)
  1564. {
  1565. int rc = 0;
  1566. struct dsi_panel_cmd_set *set;
  1567. u32 i;
  1568. if (!priv_info) {
  1569. pr_err("invalid mode priv info\n");
  1570. return -EINVAL;
  1571. }
  1572. for (i = DSI_CMD_SET_PRE_ON; i < DSI_CMD_SET_MAX; i++) {
  1573. set = &priv_info->cmd_sets[i];
  1574. set->type = i;
  1575. set->count = 0;
  1576. if (i == DSI_CMD_SET_PPS) {
  1577. rc = dsi_panel_alloc_cmd_packets(set, 1);
  1578. if (rc)
  1579. pr_err("failed to allocate cmd set %d, rc = %d\n",
  1580. i, rc);
  1581. set->state = DSI_CMD_SET_STATE_LP;
  1582. } else {
  1583. rc = dsi_panel_parse_cmd_sets_sub(set, i, utils);
  1584. if (rc)
  1585. pr_debug("failed to parse set %d\n", i);
  1586. }
  1587. }
  1588. rc = 0;
  1589. return rc;
  1590. }
  1591. static int dsi_panel_parse_reset_sequence(struct dsi_panel *panel)
  1592. {
  1593. int rc = 0;
  1594. int i;
  1595. u32 length = 0;
  1596. u32 count = 0;
  1597. u32 size = 0;
  1598. u32 *arr_32 = NULL;
  1599. const u32 *arr;
  1600. struct dsi_parser_utils *utils = &panel->utils;
  1601. struct dsi_reset_seq *seq;
  1602. if (panel->host_config.ext_bridge_mode)
  1603. return 0;
  1604. arr = utils->get_property(utils->data,
  1605. "qcom,mdss-dsi-reset-sequence", &length);
  1606. if (!arr) {
  1607. pr_err("[%s] dsi-reset-sequence not found\n", panel->name);
  1608. rc = -EINVAL;
  1609. goto error;
  1610. }
  1611. if (length & 0x1) {
  1612. pr_err("[%s] syntax error for dsi-reset-sequence\n",
  1613. panel->name);
  1614. rc = -EINVAL;
  1615. goto error;
  1616. }
  1617. pr_err("RESET SEQ LENGTH = %d\n", length);
  1618. length = length / sizeof(u32);
  1619. size = length * sizeof(u32);
  1620. arr_32 = kzalloc(size, GFP_KERNEL);
  1621. if (!arr_32) {
  1622. rc = -ENOMEM;
  1623. goto error;
  1624. }
  1625. rc = utils->read_u32_array(utils->data, "qcom,mdss-dsi-reset-sequence",
  1626. arr_32, length);
  1627. if (rc) {
  1628. pr_err("[%s] cannot read dso-reset-seqience\n", panel->name);
  1629. goto error_free_arr_32;
  1630. }
  1631. count = length / 2;
  1632. size = count * sizeof(*seq);
  1633. seq = kzalloc(size, GFP_KERNEL);
  1634. if (!seq) {
  1635. rc = -ENOMEM;
  1636. goto error_free_arr_32;
  1637. }
  1638. panel->reset_config.sequence = seq;
  1639. panel->reset_config.count = count;
  1640. for (i = 0; i < length; i += 2) {
  1641. seq->level = arr_32[i];
  1642. seq->sleep_ms = arr_32[i + 1];
  1643. seq++;
  1644. }
  1645. error_free_arr_32:
  1646. kfree(arr_32);
  1647. error:
  1648. return rc;
  1649. }
  1650. static int dsi_panel_parse_misc_features(struct dsi_panel *panel)
  1651. {
  1652. struct dsi_parser_utils *utils = &panel->utils;
  1653. panel->ulps_feature_enabled =
  1654. utils->read_bool(utils->data, "qcom,ulps-enabled");
  1655. pr_info("%s: ulps feature %s\n", __func__,
  1656. (panel->ulps_feature_enabled ? "enabled" : "disabled"));
  1657. panel->ulps_suspend_enabled =
  1658. utils->read_bool(utils->data, "qcom,suspend-ulps-enabled");
  1659. pr_info("%s: ulps during suspend feature %s\n", __func__,
  1660. (panel->ulps_suspend_enabled ? "enabled" : "disabled"));
  1661. panel->te_using_watchdog_timer = utils->read_bool(utils->data,
  1662. "qcom,mdss-dsi-te-using-wd");
  1663. panel->sync_broadcast_en = utils->read_bool(utils->data,
  1664. "qcom,cmd-sync-wait-broadcast");
  1665. panel->lp11_init = utils->read_bool(utils->data,
  1666. "qcom,mdss-dsi-lp11-init");
  1667. return 0;
  1668. }
  1669. static int dsi_panel_parse_jitter_config(
  1670. struct dsi_display_mode *mode,
  1671. struct dsi_parser_utils *utils)
  1672. {
  1673. int rc;
  1674. struct dsi_display_mode_priv_info *priv_info;
  1675. u32 jitter[DEFAULT_PANEL_JITTER_ARRAY_SIZE] = {0, 0};
  1676. u64 jitter_val = 0;
  1677. priv_info = mode->priv_info;
  1678. rc = utils->read_u32_array(utils->data, "qcom,mdss-dsi-panel-jitter",
  1679. jitter, DEFAULT_PANEL_JITTER_ARRAY_SIZE);
  1680. if (rc) {
  1681. pr_debug("panel jitter not defined rc=%d\n", rc);
  1682. } else {
  1683. jitter_val = jitter[0];
  1684. jitter_val = div_u64(jitter_val, jitter[1]);
  1685. }
  1686. if (rc || !jitter_val || (jitter_val > MAX_PANEL_JITTER)) {
  1687. priv_info->panel_jitter_numer = DEFAULT_PANEL_JITTER_NUMERATOR;
  1688. priv_info->panel_jitter_denom =
  1689. DEFAULT_PANEL_JITTER_DENOMINATOR;
  1690. } else {
  1691. priv_info->panel_jitter_numer = jitter[0];
  1692. priv_info->panel_jitter_denom = jitter[1];
  1693. }
  1694. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-panel-prefill-lines",
  1695. &priv_info->panel_prefill_lines);
  1696. if (rc) {
  1697. pr_debug("panel prefill lines are not defined rc=%d\n", rc);
  1698. priv_info->panel_prefill_lines = mode->timing.v_back_porch +
  1699. mode->timing.v_sync_width + mode->timing.v_front_porch;
  1700. } else if (priv_info->panel_prefill_lines >=
  1701. DSI_V_TOTAL(&mode->timing)) {
  1702. pr_debug("invalid prefill lines config=%d setting to:%d\n",
  1703. priv_info->panel_prefill_lines, DEFAULT_PANEL_PREFILL_LINES);
  1704. priv_info->panel_prefill_lines = DEFAULT_PANEL_PREFILL_LINES;
  1705. }
  1706. return 0;
  1707. }
  1708. static int dsi_panel_parse_power_cfg(struct dsi_panel *panel)
  1709. {
  1710. int rc = 0;
  1711. char *supply_name;
  1712. if (panel->host_config.ext_bridge_mode)
  1713. return 0;
  1714. if (!strcmp(panel->type, "primary"))
  1715. supply_name = "qcom,panel-supply-entries";
  1716. else
  1717. supply_name = "qcom,panel-sec-supply-entries";
  1718. rc = dsi_pwr_of_get_vreg_data(&panel->utils,
  1719. &panel->power_info, supply_name);
  1720. if (rc) {
  1721. pr_err("[%s] failed to parse vregs\n", panel->name);
  1722. goto error;
  1723. }
  1724. error:
  1725. return rc;
  1726. }
  1727. static int dsi_panel_parse_gpios(struct dsi_panel *panel)
  1728. {
  1729. int rc = 0;
  1730. const char *data;
  1731. struct dsi_parser_utils *utils = &panel->utils;
  1732. char *reset_gpio_name, *mode_set_gpio_name;
  1733. if (!strcmp(panel->type, "primary")) {
  1734. reset_gpio_name = "qcom,platform-reset-gpio";
  1735. mode_set_gpio_name = "qcom,panel-mode-gpio";
  1736. } else {
  1737. reset_gpio_name = "qcom,platform-sec-reset-gpio";
  1738. mode_set_gpio_name = "qcom,panel-sec-mode-gpio";
  1739. }
  1740. panel->reset_config.reset_gpio = utils->get_named_gpio(utils->data,
  1741. reset_gpio_name, 0);
  1742. if (!gpio_is_valid(panel->reset_config.reset_gpio) &&
  1743. !panel->host_config.ext_bridge_mode) {
  1744. rc = panel->reset_config.reset_gpio;
  1745. pr_err("[%s] failed get reset gpio, rc=%d\n", panel->name, rc);
  1746. goto error;
  1747. }
  1748. panel->reset_config.disp_en_gpio = utils->get_named_gpio(utils->data,
  1749. "qcom,5v-boost-gpio",
  1750. 0);
  1751. if (!gpio_is_valid(panel->reset_config.disp_en_gpio)) {
  1752. pr_debug("[%s] 5v-boot-gpio is not set, rc=%d\n",
  1753. panel->name, rc);
  1754. panel->reset_config.disp_en_gpio =
  1755. utils->get_named_gpio(utils->data,
  1756. "qcom,platform-en-gpio", 0);
  1757. if (!gpio_is_valid(panel->reset_config.disp_en_gpio)) {
  1758. pr_debug("[%s] platform-en-gpio is not set, rc=%d\n",
  1759. panel->name, rc);
  1760. }
  1761. }
  1762. panel->reset_config.lcd_mode_sel_gpio = utils->get_named_gpio(
  1763. utils->data, mode_set_gpio_name, 0);
  1764. if (!gpio_is_valid(panel->reset_config.lcd_mode_sel_gpio))
  1765. pr_debug("%s:%d mode gpio not specified\n", __func__, __LINE__);
  1766. pr_debug("mode gpio=%d\n", panel->reset_config.lcd_mode_sel_gpio);
  1767. data = utils->get_property(utils->data,
  1768. "qcom,mdss-dsi-mode-sel-gpio-state", NULL);
  1769. if (data) {
  1770. if (!strcmp(data, "single_port"))
  1771. panel->reset_config.mode_sel_state =
  1772. MODE_SEL_SINGLE_PORT;
  1773. else if (!strcmp(data, "dual_port"))
  1774. panel->reset_config.mode_sel_state =
  1775. MODE_SEL_DUAL_PORT;
  1776. else if (!strcmp(data, "high"))
  1777. panel->reset_config.mode_sel_state =
  1778. MODE_GPIO_HIGH;
  1779. else if (!strcmp(data, "low"))
  1780. panel->reset_config.mode_sel_state =
  1781. MODE_GPIO_LOW;
  1782. } else {
  1783. /* Set default mode as SPLIT mode */
  1784. panel->reset_config.mode_sel_state = MODE_SEL_DUAL_PORT;
  1785. }
  1786. /* TODO: release memory */
  1787. rc = dsi_panel_parse_reset_sequence(panel);
  1788. if (rc) {
  1789. pr_err("[%s] failed to parse reset sequence, rc=%d\n",
  1790. panel->name, rc);
  1791. goto error;
  1792. }
  1793. panel->panel_test_gpio = utils->get_named_gpio(utils->data,
  1794. "qcom,mdss-dsi-panel-test-pin",
  1795. 0);
  1796. if (!gpio_is_valid(panel->panel_test_gpio))
  1797. pr_debug("%s:%d panel test gpio not specified\n", __func__,
  1798. __LINE__);
  1799. error:
  1800. return rc;
  1801. }
  1802. static int dsi_panel_parse_bl_pwm_config(struct dsi_panel *panel)
  1803. {
  1804. int rc = 0;
  1805. u32 val;
  1806. struct dsi_backlight_config *config = &panel->bl_config;
  1807. struct dsi_parser_utils *utils = &panel->utils;
  1808. rc = utils->read_u32(utils->data, "qcom,bl-pmic-pwm-period-usecs",
  1809. &val);
  1810. if (rc) {
  1811. pr_err("bl-pmic-pwm-period-usecs is not defined, rc=%d\n", rc);
  1812. goto error;
  1813. }
  1814. config->pwm_period_usecs = val;
  1815. error:
  1816. return rc;
  1817. }
  1818. static int dsi_panel_parse_bl_config(struct dsi_panel *panel)
  1819. {
  1820. int rc = 0;
  1821. u32 val = 0;
  1822. const char *bl_type;
  1823. const char *data;
  1824. struct dsi_parser_utils *utils = &panel->utils;
  1825. char *bl_name;
  1826. if (!strcmp(panel->type, "primary"))
  1827. bl_name = "qcom,mdss-dsi-bl-pmic-control-type";
  1828. else
  1829. bl_name = "qcom,mdss-dsi-sec-bl-pmic-control-type";
  1830. bl_type = utils->get_property(utils->data, bl_name, NULL);
  1831. if (!bl_type) {
  1832. panel->bl_config.type = DSI_BACKLIGHT_UNKNOWN;
  1833. } else if (!strcmp(bl_type, "bl_ctrl_pwm")) {
  1834. panel->bl_config.type = DSI_BACKLIGHT_PWM;
  1835. } else if (!strcmp(bl_type, "bl_ctrl_wled")) {
  1836. panel->bl_config.type = DSI_BACKLIGHT_WLED;
  1837. } else if (!strcmp(bl_type, "bl_ctrl_dcs")) {
  1838. panel->bl_config.type = DSI_BACKLIGHT_DCS;
  1839. } else if (!strcmp(bl_type, "bl_ctrl_external")) {
  1840. panel->bl_config.type = DSI_BACKLIGHT_EXTERNAL;
  1841. } else {
  1842. pr_debug("[%s] bl-pmic-control-type unknown-%s\n",
  1843. panel->name, bl_type);
  1844. panel->bl_config.type = DSI_BACKLIGHT_UNKNOWN;
  1845. }
  1846. data = utils->get_property(utils->data, "qcom,bl-update-flag", NULL);
  1847. if (!data) {
  1848. panel->bl_config.bl_update = BL_UPDATE_NONE;
  1849. } else if (!strcmp(data, "delay_until_first_frame")) {
  1850. panel->bl_config.bl_update = BL_UPDATE_DELAY_UNTIL_FIRST_FRAME;
  1851. } else {
  1852. pr_debug("[%s] No valid bl-update-flag: %s\n",
  1853. panel->name, data);
  1854. panel->bl_config.bl_update = BL_UPDATE_NONE;
  1855. }
  1856. panel->bl_config.bl_scale = MAX_BL_SCALE_LEVEL;
  1857. panel->bl_config.bl_scale_sv = MAX_SV_BL_SCALE_LEVEL;
  1858. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-bl-min-level", &val);
  1859. if (rc) {
  1860. pr_debug("[%s] bl-min-level unspecified, defaulting to zero\n",
  1861. panel->name);
  1862. panel->bl_config.bl_min_level = 0;
  1863. } else {
  1864. panel->bl_config.bl_min_level = val;
  1865. }
  1866. rc = utils->read_u32(utils->data, "qcom,mdss-dsi-bl-max-level", &val);
  1867. if (rc) {
  1868. pr_debug("[%s] bl-max-level unspecified, defaulting to max level\n",
  1869. panel->name);
  1870. panel->bl_config.bl_max_level = MAX_BL_LEVEL;
  1871. } else {
  1872. panel->bl_config.bl_max_level = val;
  1873. }
  1874. rc = utils->read_u32(utils->data, "qcom,mdss-brightness-max-level",
  1875. &val);
  1876. if (rc) {
  1877. pr_debug("[%s] brigheness-max-level unspecified, defaulting to 255\n",
  1878. panel->name);
  1879. panel->bl_config.brightness_max_level = 255;
  1880. } else {
  1881. panel->bl_config.brightness_max_level = val;
  1882. }
  1883. if (panel->bl_config.type == DSI_BACKLIGHT_PWM) {
  1884. rc = dsi_panel_parse_bl_pwm_config(panel);
  1885. if (rc) {
  1886. pr_err("[%s] failed to parse pwm config, rc=%d\n",
  1887. panel->name, rc);
  1888. goto error;
  1889. }
  1890. }
  1891. panel->bl_config.en_gpio = utils->get_named_gpio(utils->data,
  1892. "qcom,platform-bklight-en-gpio",
  1893. 0);
  1894. if (!gpio_is_valid(panel->bl_config.en_gpio)) {
  1895. if (panel->bl_config.en_gpio == -EPROBE_DEFER) {
  1896. pr_debug("[%s] failed to get bklt gpio, rc=%d\n",
  1897. panel->name, rc);
  1898. rc = -EPROBE_DEFER;
  1899. goto error;
  1900. } else {
  1901. pr_debug("[%s] failed to get bklt gpio, rc=%d\n",
  1902. panel->name, rc);
  1903. rc = 0;
  1904. goto error;
  1905. }
  1906. }
  1907. error:
  1908. return rc;
  1909. }
  1910. void dsi_dsc_pclk_param_calc(struct msm_display_dsc_info *dsc, int intf_width)
  1911. {
  1912. int slice_per_pkt, slice_per_intf;
  1913. int bytes_in_slice, total_bytes_per_intf;
  1914. if (!dsc || !dsc->slice_width || !dsc->slice_per_pkt ||
  1915. (intf_width < dsc->slice_width)) {
  1916. pr_err("invalid input, intf_width=%d slice_width=%d\n",
  1917. intf_width, dsc ? dsc->slice_width : -1);
  1918. return;
  1919. }
  1920. slice_per_pkt = dsc->slice_per_pkt;
  1921. slice_per_intf = DIV_ROUND_UP(intf_width, dsc->slice_width);
  1922. /*
  1923. * If slice_per_pkt is greater than slice_per_intf then default to 1.
  1924. * This can happen during partial update.
  1925. */
  1926. if (slice_per_pkt > slice_per_intf)
  1927. slice_per_pkt = 1;
  1928. bytes_in_slice = DIV_ROUND_UP(dsc->slice_width * dsc->bpp, 8);
  1929. total_bytes_per_intf = bytes_in_slice * slice_per_intf;
  1930. dsc->eol_byte_num = total_bytes_per_intf % 3;
  1931. dsc->pclk_per_line = DIV_ROUND_UP(total_bytes_per_intf, 3);
  1932. dsc->bytes_in_slice = bytes_in_slice;
  1933. dsc->bytes_per_pkt = bytes_in_slice * slice_per_pkt;
  1934. dsc->pkt_per_line = slice_per_intf / slice_per_pkt;
  1935. }
  1936. int dsi_dsc_populate_static_param(struct msm_display_dsc_info *dsc)
  1937. {
  1938. int bpp, bpc;
  1939. int mux_words_size;
  1940. int groups_per_line, groups_total;
  1941. int min_rate_buffer_size;
  1942. int hrd_delay;
  1943. int pre_num_extra_mux_bits, num_extra_mux_bits;
  1944. int slice_bits;
  1945. int data;
  1946. int final_value, final_scale;
  1947. int ratio_index, mod_offset;
  1948. dsc->rc_model_size = 8192;
  1949. if (dsc->version == 0x11 && dsc->scr_rev == 0x1)
  1950. dsc->first_line_bpg_offset = 15;
  1951. else
  1952. dsc->first_line_bpg_offset = 12;
  1953. dsc->edge_factor = 6;
  1954. dsc->tgt_offset_hi = 3;
  1955. dsc->tgt_offset_lo = 3;
  1956. dsc->enable_422 = 0;
  1957. dsc->convert_rgb = 1;
  1958. dsc->vbr_enable = 0;
  1959. dsc->buf_thresh = dsi_dsc_rc_buf_thresh;
  1960. bpp = dsc->bpp;
  1961. bpc = dsc->bpc;
  1962. if ((bpc == 12) && (bpp == 8))
  1963. ratio_index = DSC_12BPC_8BPP;
  1964. else if ((bpc == 10) && (bpp == 8))
  1965. ratio_index = DSC_10BPC_8BPP;
  1966. else if ((bpc == 10) && (bpp == 10))
  1967. ratio_index = DSC_10BPC_10BPP;
  1968. else
  1969. ratio_index = DSC_8BPC_8BPP;
  1970. if (dsc->version == 0x11 && dsc->scr_rev == 0x1) {
  1971. dsc->range_min_qp =
  1972. dsi_dsc_rc_range_min_qp_1_1_scr1[ratio_index];
  1973. dsc->range_max_qp =
  1974. dsi_dsc_rc_range_max_qp_1_1_scr1[ratio_index];
  1975. } else {
  1976. dsc->range_min_qp = dsi_dsc_rc_range_min_qp_1_1[ratio_index];
  1977. dsc->range_max_qp = dsi_dsc_rc_range_max_qp_1_1[ratio_index];
  1978. }
  1979. dsc->range_bpg_offset = dsi_dsc_rc_range_bpg_offset;
  1980. if (bpp == 8) {
  1981. dsc->initial_offset = 6144;
  1982. dsc->initial_xmit_delay = 512;
  1983. } else if (bpp == 10) {
  1984. dsc->initial_offset = 5632;
  1985. dsc->initial_xmit_delay = 410;
  1986. } else {
  1987. dsc->initial_offset = 2048;
  1988. dsc->initial_xmit_delay = 341;
  1989. }
  1990. dsc->line_buf_depth = bpc + 1;
  1991. if (bpc == 8) {
  1992. dsc->input_10_bits = 0;
  1993. dsc->min_qp_flatness = 3;
  1994. dsc->max_qp_flatness = 12;
  1995. dsc->quant_incr_limit0 = 11;
  1996. dsc->quant_incr_limit1 = 11;
  1997. mux_words_size = 48;
  1998. } else if (bpc == 10) { /* 10bpc */
  1999. dsc->input_10_bits = 1;
  2000. dsc->min_qp_flatness = 7;
  2001. dsc->max_qp_flatness = 16;
  2002. dsc->quant_incr_limit0 = 15;
  2003. dsc->quant_incr_limit1 = 15;
  2004. mux_words_size = 48;
  2005. } else { /* 12 bpc */
  2006. dsc->input_10_bits = 0;
  2007. dsc->min_qp_flatness = 11;
  2008. dsc->max_qp_flatness = 20;
  2009. dsc->quant_incr_limit0 = 19;
  2010. dsc->quant_incr_limit1 = 19;
  2011. mux_words_size = 64;
  2012. }
  2013. mod_offset = dsc->slice_width % 3;
  2014. switch (mod_offset) {
  2015. case 0:
  2016. dsc->slice_last_group_size = 2;
  2017. break;
  2018. case 1:
  2019. dsc->slice_last_group_size = 0;
  2020. break;
  2021. case 2:
  2022. dsc->slice_last_group_size = 1;
  2023. break;
  2024. default:
  2025. break;
  2026. }
  2027. dsc->det_thresh_flatness = 2 << (bpc - 8);
  2028. groups_per_line = DIV_ROUND_UP(dsc->slice_width, 3);
  2029. dsc->chunk_size = dsc->slice_width * bpp / 8;
  2030. if ((dsc->slice_width * bpp) % 8)
  2031. dsc->chunk_size++;
  2032. /* rbs-min */
  2033. min_rate_buffer_size = dsc->rc_model_size - dsc->initial_offset +
  2034. dsc->initial_xmit_delay * bpp +
  2035. groups_per_line * dsc->first_line_bpg_offset;
  2036. hrd_delay = DIV_ROUND_UP(min_rate_buffer_size, bpp);
  2037. dsc->initial_dec_delay = hrd_delay - dsc->initial_xmit_delay;
  2038. dsc->initial_scale_value = 8 * dsc->rc_model_size /
  2039. (dsc->rc_model_size - dsc->initial_offset);
  2040. slice_bits = 8 * dsc->chunk_size * dsc->slice_height;
  2041. groups_total = groups_per_line * dsc->slice_height;
  2042. data = dsc->first_line_bpg_offset * 2048;
  2043. dsc->nfl_bpg_offset = DIV_ROUND_UP(data, (dsc->slice_height - 1));
  2044. pre_num_extra_mux_bits = 3 * (mux_words_size + (4 * bpc + 4) - 2);
  2045. num_extra_mux_bits = pre_num_extra_mux_bits - (mux_words_size -
  2046. ((slice_bits - pre_num_extra_mux_bits) % mux_words_size));
  2047. data = 2048 * (dsc->rc_model_size - dsc->initial_offset
  2048. + num_extra_mux_bits);
  2049. dsc->slice_bpg_offset = DIV_ROUND_UP(data, groups_total);
  2050. data = dsc->initial_xmit_delay * bpp;
  2051. final_value = dsc->rc_model_size - data + num_extra_mux_bits;
  2052. final_scale = 8 * dsc->rc_model_size /
  2053. (dsc->rc_model_size - final_value);
  2054. dsc->final_offset = final_value;
  2055. data = (final_scale - 9) * (dsc->nfl_bpg_offset +
  2056. dsc->slice_bpg_offset);
  2057. dsc->scale_increment_interval = (2048 * dsc->final_offset) / data;
  2058. dsc->scale_decrement_interval = groups_per_line /
  2059. (dsc->initial_scale_value - 8);
  2060. return 0;
  2061. }
  2062. static int dsi_panel_parse_phy_timing(struct dsi_display_mode *mode,
  2063. struct dsi_parser_utils *utils)
  2064. {
  2065. const char *data;
  2066. u32 len, i;
  2067. int rc = 0;
  2068. struct dsi_display_mode_priv_info *priv_info;
  2069. struct dsi_mode_info *timing = NULL;
  2070. if (!mode || !mode->priv_info)
  2071. return -EINVAL;
  2072. priv_info = mode->priv_info;
  2073. data = utils->get_property(utils->data,
  2074. "qcom,mdss-dsi-panel-phy-timings", &len);
  2075. if (!data) {
  2076. pr_debug("Unable to read Phy timing settings\n");
  2077. } else {
  2078. priv_info->phy_timing_val =
  2079. kzalloc((sizeof(u32) * len), GFP_KERNEL);
  2080. if (!priv_info->phy_timing_val)
  2081. return -EINVAL;
  2082. for (i = 0; i < len; i++)
  2083. priv_info->phy_timing_val[i] = data[i];
  2084. priv_info->phy_timing_len = len;
  2085. }
  2086. timing = &mode->timing;
  2087. mode->pixel_clk_khz = (DSI_H_TOTAL(&mode->timing) *
  2088. DSI_V_TOTAL(&mode->timing) *
  2089. mode->timing.refresh_rate) / 1000;
  2090. return rc;
  2091. }
  2092. static int dsi_panel_parse_dsc_params(struct dsi_display_mode *mode,
  2093. struct dsi_parser_utils *utils)
  2094. {
  2095. u32 data;
  2096. int rc = -EINVAL;
  2097. int intf_width;
  2098. const char *compression;
  2099. struct dsi_display_mode_priv_info *priv_info;
  2100. if (!mode || !mode->priv_info)
  2101. return -EINVAL;
  2102. priv_info = mode->priv_info;
  2103. priv_info->dsc_enabled = false;
  2104. compression = utils->get_property(utils->data,
  2105. "qcom,compression-mode", NULL);
  2106. if (compression && !strcmp(compression, "dsc"))
  2107. priv_info->dsc_enabled = true;
  2108. if (!priv_info->dsc_enabled) {
  2109. pr_debug("dsc compression is not enabled for the mode\n");
  2110. return 0;
  2111. }
  2112. rc = utils->read_u32(utils->data, "qcom,mdss-dsc-version", &data);
  2113. if (rc) {
  2114. priv_info->dsc.version = 0x11;
  2115. rc = 0;
  2116. } else {
  2117. priv_info->dsc.version = data & 0xff;
  2118. /* only support DSC 1.1 rev */
  2119. if (priv_info->dsc.version != 0x11) {
  2120. pr_err("%s: DSC version:%d not supported\n", __func__,
  2121. priv_info->dsc.version);
  2122. rc = -EINVAL;
  2123. goto error;
  2124. }
  2125. }
  2126. rc = utils->read_u32(utils->data, "qcom,mdss-dsc-scr-version", &data);
  2127. if (rc) {
  2128. priv_info->dsc.scr_rev = 0x0;
  2129. rc = 0;
  2130. } else {
  2131. priv_info->dsc.scr_rev = data & 0xff;
  2132. /* only one scr rev supported */
  2133. if (priv_info->dsc.scr_rev > 0x1) {
  2134. pr_err("%s: DSC scr version:%d not supported\n",
  2135. __func__, priv_info->dsc.scr_rev);
  2136. rc = -EINVAL;
  2137. goto error;
  2138. }
  2139. }
  2140. rc = utils->read_u32(utils->data, "qcom,mdss-dsc-slice-height", &data);
  2141. if (rc) {
  2142. pr_err("failed to parse qcom,mdss-dsc-slice-height\n");
  2143. goto error;
  2144. }
  2145. priv_info->dsc.slice_height = data;
  2146. rc = utils->read_u32(utils->data, "qcom,mdss-dsc-slice-width", &data);
  2147. if (rc) {
  2148. pr_err("failed to parse qcom,mdss-dsc-slice-width\n");
  2149. goto error;
  2150. }
  2151. priv_info->dsc.slice_width = data;
  2152. intf_width = mode->timing.h_active;
  2153. if (intf_width % priv_info->dsc.slice_width) {
  2154. pr_err("invalid slice width for the intf width:%d slice width:%d\n",
  2155. intf_width, priv_info->dsc.slice_width);
  2156. rc = -EINVAL;
  2157. goto error;
  2158. }
  2159. priv_info->dsc.pic_width = mode->timing.h_active;
  2160. priv_info->dsc.pic_height = mode->timing.v_active;
  2161. rc = utils->read_u32(utils->data, "qcom,mdss-dsc-slice-per-pkt", &data);
  2162. if (rc) {
  2163. pr_err("failed to parse qcom,mdss-dsc-slice-per-pkt\n");
  2164. goto error;
  2165. } else if (!data || (data > 2)) {
  2166. pr_err("invalid dsc slice-per-pkt:%d\n", data);
  2167. goto error;
  2168. }
  2169. priv_info->dsc.slice_per_pkt = data;
  2170. rc = utils->read_u32(utils->data, "qcom,mdss-dsc-bit-per-component",
  2171. &data);
  2172. if (rc) {
  2173. pr_err("failed to parse qcom,mdss-dsc-bit-per-component\n");
  2174. goto error;
  2175. }
  2176. priv_info->dsc.bpc = data;
  2177. rc = utils->read_u32(utils->data, "qcom,mdss-dsc-bit-per-pixel",
  2178. &data);
  2179. if (rc) {
  2180. pr_err("failed to parse qcom,mdss-dsc-bit-per-pixel\n");
  2181. goto error;
  2182. }
  2183. priv_info->dsc.bpp = data;
  2184. priv_info->dsc.block_pred_enable = utils->read_bool(utils->data,
  2185. "qcom,mdss-dsc-block-prediction-enable");
  2186. priv_info->dsc.full_frame_slices = DIV_ROUND_UP(intf_width,
  2187. priv_info->dsc.slice_width);
  2188. dsi_dsc_populate_static_param(&priv_info->dsc);
  2189. dsi_dsc_pclk_param_calc(&priv_info->dsc, intf_width);
  2190. mode->timing.dsc_enabled = true;
  2191. mode->timing.dsc = &priv_info->dsc;
  2192. error:
  2193. return rc;
  2194. }
  2195. static int dsi_panel_parse_hdr_config(struct dsi_panel *panel)
  2196. {
  2197. int rc = 0;
  2198. struct drm_panel_hdr_properties *hdr_prop;
  2199. struct dsi_parser_utils *utils = &panel->utils;
  2200. hdr_prop = &panel->hdr_props;
  2201. hdr_prop->hdr_enabled = utils->read_bool(utils->data,
  2202. "qcom,mdss-dsi-panel-hdr-enabled");
  2203. if (hdr_prop->hdr_enabled) {
  2204. rc = utils->read_u32_array(utils->data,
  2205. "qcom,mdss-dsi-panel-hdr-color-primaries",
  2206. hdr_prop->display_primaries,
  2207. DISPLAY_PRIMARIES_MAX);
  2208. if (rc) {
  2209. pr_err("%s:%d, Unable to read color primaries,rc:%u\n",
  2210. __func__, __LINE__, rc);
  2211. hdr_prop->hdr_enabled = false;
  2212. return rc;
  2213. }
  2214. rc = utils->read_u32(utils->data,
  2215. "qcom,mdss-dsi-panel-peak-brightness",
  2216. &(hdr_prop->peak_brightness));
  2217. if (rc) {
  2218. pr_err("%s:%d, Unable to read hdr brightness, rc:%u\n",
  2219. __func__, __LINE__, rc);
  2220. hdr_prop->hdr_enabled = false;
  2221. return rc;
  2222. }
  2223. rc = utils->read_u32(utils->data,
  2224. "qcom,mdss-dsi-panel-blackness-level",
  2225. &(hdr_prop->blackness_level));
  2226. if (rc) {
  2227. pr_err("%s:%d, Unable to read hdr brightness, rc:%u\n",
  2228. __func__, __LINE__, rc);
  2229. hdr_prop->hdr_enabled = false;
  2230. return rc;
  2231. }
  2232. }
  2233. return 0;
  2234. }
  2235. static int dsi_panel_parse_topology(
  2236. struct dsi_display_mode_priv_info *priv_info,
  2237. struct dsi_parser_utils *utils,
  2238. int topology_override)
  2239. {
  2240. struct msm_display_topology *topology;
  2241. u32 top_count, top_sel, *array = NULL;
  2242. int i, len = 0;
  2243. int rc = -EINVAL;
  2244. len = utils->count_u32_elems(utils->data, "qcom,display-topology");
  2245. if (len <= 0 || len % TOPOLOGY_SET_LEN ||
  2246. len > (TOPOLOGY_SET_LEN * MAX_TOPOLOGY)) {
  2247. pr_err("invalid topology list for the panel, rc = %d\n", rc);
  2248. return rc;
  2249. }
  2250. top_count = len / TOPOLOGY_SET_LEN;
  2251. array = kcalloc(len, sizeof(u32), GFP_KERNEL);
  2252. if (!array)
  2253. return -ENOMEM;
  2254. rc = utils->read_u32_array(utils->data,
  2255. "qcom,display-topology", array, len);
  2256. if (rc) {
  2257. pr_err("unable to read the display topologies, rc = %d\n", rc);
  2258. goto read_fail;
  2259. }
  2260. topology = kcalloc(top_count, sizeof(*topology), GFP_KERNEL);
  2261. if (!topology) {
  2262. rc = -ENOMEM;
  2263. goto read_fail;
  2264. }
  2265. for (i = 0; i < top_count; i++) {
  2266. struct msm_display_topology *top = &topology[i];
  2267. top->num_lm = array[i * TOPOLOGY_SET_LEN];
  2268. top->num_enc = array[i * TOPOLOGY_SET_LEN + 1];
  2269. top->num_intf = array[i * TOPOLOGY_SET_LEN + 2];
  2270. }
  2271. if (topology_override >= 0 && topology_override < top_count) {
  2272. pr_info("override topology: cfg:%d lm:%d comp_enc:%d intf:%d\n",
  2273. topology_override,
  2274. topology[topology_override].num_lm,
  2275. topology[topology_override].num_enc,
  2276. topology[topology_override].num_intf);
  2277. top_sel = topology_override;
  2278. goto parse_done;
  2279. }
  2280. rc = utils->read_u32(utils->data,
  2281. "qcom,default-topology-index", &top_sel);
  2282. if (rc) {
  2283. pr_err("no default topology selected, rc = %d\n", rc);
  2284. goto parse_fail;
  2285. }
  2286. if (top_sel >= top_count) {
  2287. rc = -EINVAL;
  2288. pr_err("default topology is specified is not valid, rc = %d\n",
  2289. rc);
  2290. goto parse_fail;
  2291. }
  2292. pr_info("default topology: lm: %d comp_enc:%d intf: %d\n",
  2293. topology[top_sel].num_lm,
  2294. topology[top_sel].num_enc,
  2295. topology[top_sel].num_intf);
  2296. parse_done:
  2297. memcpy(&priv_info->topology, &topology[top_sel],
  2298. sizeof(struct msm_display_topology));
  2299. parse_fail:
  2300. kfree(topology);
  2301. read_fail:
  2302. kfree(array);
  2303. return rc;
  2304. }
  2305. static int dsi_panel_parse_roi_alignment(struct dsi_parser_utils *utils,
  2306. struct msm_roi_alignment *align)
  2307. {
  2308. int len = 0, rc = 0;
  2309. u32 value[6];
  2310. struct property *data;
  2311. if (!align)
  2312. return -EINVAL;
  2313. memset(align, 0, sizeof(*align));
  2314. data = utils->find_property(utils->data,
  2315. "qcom,panel-roi-alignment", &len);
  2316. len /= sizeof(u32);
  2317. if (!data) {
  2318. pr_err("panel roi alignment not found\n");
  2319. rc = -EINVAL;
  2320. } else if (len != 6) {
  2321. pr_err("incorrect roi alignment len %d\n", len);
  2322. rc = -EINVAL;
  2323. } else {
  2324. rc = utils->read_u32_array(utils->data,
  2325. "qcom,panel-roi-alignment", value, len);
  2326. if (rc)
  2327. pr_debug("error reading panel roi alignment values\n");
  2328. else {
  2329. align->xstart_pix_align = value[0];
  2330. align->ystart_pix_align = value[1];
  2331. align->width_pix_align = value[2];
  2332. align->height_pix_align = value[3];
  2333. align->min_width = value[4];
  2334. align->min_height = value[5];
  2335. }
  2336. pr_info("roi alignment: [%d, %d, %d, %d, %d, %d]\n",
  2337. align->xstart_pix_align,
  2338. align->width_pix_align,
  2339. align->ystart_pix_align,
  2340. align->height_pix_align,
  2341. align->min_width,
  2342. align->min_height);
  2343. }
  2344. return rc;
  2345. }
  2346. static int dsi_panel_parse_partial_update_caps(struct dsi_display_mode *mode,
  2347. struct dsi_parser_utils *utils)
  2348. {
  2349. struct msm_roi_caps *roi_caps = NULL;
  2350. const char *data;
  2351. int rc = 0;
  2352. if (!mode || !mode->priv_info) {
  2353. pr_err("invalid arguments\n");
  2354. return -EINVAL;
  2355. }
  2356. roi_caps = &mode->priv_info->roi_caps;
  2357. memset(roi_caps, 0, sizeof(*roi_caps));
  2358. data = utils->get_property(utils->data,
  2359. "qcom,partial-update-enabled", NULL);
  2360. if (data) {
  2361. if (!strcmp(data, "dual_roi"))
  2362. roi_caps->num_roi = 2;
  2363. else if (!strcmp(data, "single_roi"))
  2364. roi_caps->num_roi = 1;
  2365. else {
  2366. pr_info(
  2367. "invalid value for qcom,partial-update-enabled: %s\n",
  2368. data);
  2369. return 0;
  2370. }
  2371. } else {
  2372. pr_info("partial update disabled as the property is not set\n");
  2373. return 0;
  2374. }
  2375. roi_caps->merge_rois = utils->read_bool(utils->data,
  2376. "qcom,partial-update-roi-merge");
  2377. roi_caps->enabled = roi_caps->num_roi > 0;
  2378. pr_info("partial update num_rois=%d enabled=%d\n", roi_caps->num_roi,
  2379. roi_caps->enabled);
  2380. if (roi_caps->enabled)
  2381. rc = dsi_panel_parse_roi_alignment(utils,
  2382. &roi_caps->align);
  2383. if (rc)
  2384. memset(roi_caps, 0, sizeof(*roi_caps));
  2385. return rc;
  2386. }
  2387. static int dsi_panel_parse_panel_mode_caps(struct dsi_display_mode *mode,
  2388. struct dsi_parser_utils *utils)
  2389. {
  2390. bool vid_mode_support, cmd_mode_support;
  2391. if (!mode || !mode->priv_info) {
  2392. pr_err("invalid arguments\n");
  2393. return -EINVAL;
  2394. }
  2395. vid_mode_support = utils->read_bool(utils->data,
  2396. "qcom,mdss-dsi-video-mode");
  2397. cmd_mode_support = utils->read_bool(utils->data,
  2398. "qcom,mdss-dsi-cmd-mode");
  2399. if (cmd_mode_support)
  2400. mode->panel_mode = DSI_OP_CMD_MODE;
  2401. else if (vid_mode_support)
  2402. mode->panel_mode = DSI_OP_VIDEO_MODE;
  2403. else
  2404. return -EINVAL;
  2405. return 0;
  2406. };
  2407. static int dsi_panel_parse_dms_info(struct dsi_panel *panel)
  2408. {
  2409. int dms_enabled;
  2410. const char *data;
  2411. struct dsi_parser_utils *utils = &panel->utils;
  2412. panel->dms_mode = DSI_DMS_MODE_DISABLED;
  2413. dms_enabled = utils->read_bool(utils->data,
  2414. "qcom,dynamic-mode-switch-enabled");
  2415. if (!dms_enabled)
  2416. return 0;
  2417. data = utils->get_property(utils->data,
  2418. "qcom,dynamic-mode-switch-type", NULL);
  2419. if (data && !strcmp(data, "dynamic-resolution-switch-immediate")) {
  2420. panel->dms_mode = DSI_DMS_MODE_RES_SWITCH_IMMEDIATE;
  2421. } else {
  2422. pr_err("[%s] unsupported dynamic switch mode: %s\n",
  2423. panel->name, data);
  2424. return -EINVAL;
  2425. }
  2426. return 0;
  2427. };
  2428. /*
  2429. * The length of all the valid values to be checked should not be greater
  2430. * than the length of returned data from read command.
  2431. */
  2432. static bool
  2433. dsi_panel_parse_esd_check_valid_params(struct dsi_panel *panel, u32 count)
  2434. {
  2435. int i;
  2436. struct drm_panel_esd_config *config = &panel->esd_config;
  2437. for (i = 0; i < count; ++i) {
  2438. if (config->status_valid_params[i] >
  2439. config->status_cmds_rlen[i]) {
  2440. pr_debug("ignore valid params\n");
  2441. return false;
  2442. }
  2443. }
  2444. return true;
  2445. }
  2446. static bool dsi_panel_parse_esd_status_len(struct dsi_parser_utils *utils,
  2447. char *prop_key, u32 **target, u32 cmd_cnt)
  2448. {
  2449. int tmp;
  2450. if (!utils->find_property(utils->data, prop_key, &tmp))
  2451. return false;
  2452. tmp /= sizeof(u32);
  2453. if (tmp != cmd_cnt) {
  2454. pr_err("request property(%d) do not match cmd count(%d)\n",
  2455. tmp, cmd_cnt);
  2456. return false;
  2457. }
  2458. *target = kcalloc(tmp, sizeof(u32), GFP_KERNEL);
  2459. if (IS_ERR_OR_NULL(*target)) {
  2460. pr_err("Error allocating memory for property\n");
  2461. return false;
  2462. }
  2463. if (utils->read_u32_array(utils->data, prop_key, *target, tmp)) {
  2464. pr_err("cannot get values from dts\n");
  2465. kfree(*target);
  2466. *target = NULL;
  2467. return false;
  2468. }
  2469. return true;
  2470. }
  2471. static void dsi_panel_esd_config_deinit(struct drm_panel_esd_config *esd_config)
  2472. {
  2473. kfree(esd_config->status_buf);
  2474. kfree(esd_config->return_buf);
  2475. kfree(esd_config->status_value);
  2476. kfree(esd_config->status_valid_params);
  2477. kfree(esd_config->status_cmds_rlen);
  2478. kfree(esd_config->status_cmd.cmds);
  2479. }
  2480. int dsi_panel_parse_esd_reg_read_configs(struct dsi_panel *panel)
  2481. {
  2482. struct drm_panel_esd_config *esd_config;
  2483. int rc = 0;
  2484. u32 tmp;
  2485. u32 i, status_len, *lenp;
  2486. struct property *data;
  2487. struct dsi_parser_utils *utils = &panel->utils;
  2488. if (!panel) {
  2489. pr_err("Invalid Params\n");
  2490. return -EINVAL;
  2491. }
  2492. esd_config = &panel->esd_config;
  2493. if (!esd_config)
  2494. return -EINVAL;
  2495. dsi_panel_parse_cmd_sets_sub(&esd_config->status_cmd,
  2496. DSI_CMD_SET_PANEL_STATUS, utils);
  2497. if (!esd_config->status_cmd.count) {
  2498. pr_err("panel status command parsing failed\n");
  2499. rc = -EINVAL;
  2500. goto error;
  2501. }
  2502. if (!dsi_panel_parse_esd_status_len(utils,
  2503. "qcom,mdss-dsi-panel-status-read-length",
  2504. &panel->esd_config.status_cmds_rlen,
  2505. esd_config->status_cmd.count)) {
  2506. pr_err("Invalid status read length\n");
  2507. rc = -EINVAL;
  2508. goto error1;
  2509. }
  2510. if (dsi_panel_parse_esd_status_len(utils,
  2511. "qcom,mdss-dsi-panel-status-valid-params",
  2512. &panel->esd_config.status_valid_params,
  2513. esd_config->status_cmd.count)) {
  2514. if (!dsi_panel_parse_esd_check_valid_params(panel,
  2515. esd_config->status_cmd.count)) {
  2516. rc = -EINVAL;
  2517. goto error2;
  2518. }
  2519. }
  2520. status_len = 0;
  2521. lenp = esd_config->status_valid_params ?: esd_config->status_cmds_rlen;
  2522. for (i = 0; i < esd_config->status_cmd.count; ++i)
  2523. status_len += lenp[i];
  2524. if (!status_len) {
  2525. rc = -EINVAL;
  2526. goto error2;
  2527. }
  2528. /*
  2529. * Some panel may need multiple read commands to properly
  2530. * check panel status. Do a sanity check for proper status
  2531. * value which will be compared with the value read by dsi
  2532. * controller during ESD check. Also check if multiple read
  2533. * commands are there then, there should be corresponding
  2534. * status check values for each read command.
  2535. */
  2536. data = utils->find_property(utils->data,
  2537. "qcom,mdss-dsi-panel-status-value", &tmp);
  2538. tmp /= sizeof(u32);
  2539. if (!IS_ERR_OR_NULL(data) && tmp != 0 && (tmp % status_len) == 0) {
  2540. esd_config->groups = tmp / status_len;
  2541. } else {
  2542. pr_err("error parse panel-status-value\n");
  2543. rc = -EINVAL;
  2544. goto error2;
  2545. }
  2546. esd_config->status_value =
  2547. kzalloc(sizeof(u32) * status_len * esd_config->groups,
  2548. GFP_KERNEL);
  2549. if (!esd_config->status_value) {
  2550. rc = -ENOMEM;
  2551. goto error2;
  2552. }
  2553. esd_config->return_buf = kcalloc(status_len * esd_config->groups,
  2554. sizeof(unsigned char), GFP_KERNEL);
  2555. if (!esd_config->return_buf) {
  2556. rc = -ENOMEM;
  2557. goto error3;
  2558. }
  2559. esd_config->status_buf = kzalloc(SZ_4K, GFP_KERNEL);
  2560. if (!esd_config->status_buf) {
  2561. rc = -ENOMEM;
  2562. goto error4;
  2563. }
  2564. rc = utils->read_u32_array(utils->data,
  2565. "qcom,mdss-dsi-panel-status-value",
  2566. esd_config->status_value, esd_config->groups * status_len);
  2567. if (rc) {
  2568. pr_debug("error reading panel status values\n");
  2569. memset(esd_config->status_value, 0,
  2570. esd_config->groups * status_len);
  2571. }
  2572. return 0;
  2573. error4:
  2574. kfree(esd_config->return_buf);
  2575. error3:
  2576. kfree(esd_config->status_value);
  2577. error2:
  2578. kfree(esd_config->status_valid_params);
  2579. kfree(esd_config->status_cmds_rlen);
  2580. error1:
  2581. kfree(esd_config->status_cmd.cmds);
  2582. error:
  2583. return rc;
  2584. }
  2585. static int dsi_panel_parse_esd_config(struct dsi_panel *panel)
  2586. {
  2587. int rc = 0;
  2588. const char *string;
  2589. struct drm_panel_esd_config *esd_config;
  2590. struct dsi_parser_utils *utils = &panel->utils;
  2591. u8 *esd_mode = NULL;
  2592. esd_config = &panel->esd_config;
  2593. esd_config->status_mode = ESD_MODE_MAX;
  2594. esd_config->esd_enabled = utils->read_bool(utils->data,
  2595. "qcom,esd-check-enabled");
  2596. if (!esd_config->esd_enabled)
  2597. return 0;
  2598. rc = utils->read_string(utils->data,
  2599. "qcom,mdss-dsi-panel-status-check-mode", &string);
  2600. if (!rc) {
  2601. if (!strcmp(string, "bta_check")) {
  2602. esd_config->status_mode = ESD_MODE_SW_BTA;
  2603. } else if (!strcmp(string, "reg_read")) {
  2604. esd_config->status_mode = ESD_MODE_REG_READ;
  2605. } else if (!strcmp(string, "te_signal_check")) {
  2606. if (panel->panel_mode == DSI_OP_CMD_MODE) {
  2607. esd_config->status_mode = ESD_MODE_PANEL_TE;
  2608. } else {
  2609. pr_err("TE-ESD not valid for video mode\n");
  2610. rc = -EINVAL;
  2611. goto error;
  2612. }
  2613. } else {
  2614. pr_err("No valid panel-status-check-mode string\n");
  2615. rc = -EINVAL;
  2616. goto error;
  2617. }
  2618. } else {
  2619. pr_debug("status check method not defined!\n");
  2620. rc = -EINVAL;
  2621. goto error;
  2622. }
  2623. if (panel->esd_config.status_mode == ESD_MODE_REG_READ) {
  2624. rc = dsi_panel_parse_esd_reg_read_configs(panel);
  2625. if (rc) {
  2626. pr_err("failed to parse esd reg read mode params, rc=%d\n",
  2627. rc);
  2628. goto error;
  2629. }
  2630. esd_mode = "register_read";
  2631. } else if (panel->esd_config.status_mode == ESD_MODE_SW_BTA) {
  2632. esd_mode = "bta_trigger";
  2633. } else if (panel->esd_config.status_mode == ESD_MODE_PANEL_TE) {
  2634. esd_mode = "te_check";
  2635. }
  2636. pr_info("ESD enabled with mode: %s\n", esd_mode);
  2637. return 0;
  2638. error:
  2639. panel->esd_config.esd_enabled = false;
  2640. return rc;
  2641. }
  2642. static void dsi_panel_update_util(struct dsi_panel *panel,
  2643. struct device_node *parser_node)
  2644. {
  2645. struct dsi_parser_utils *utils = &panel->utils;
  2646. if (parser_node) {
  2647. *utils = *dsi_parser_get_parser_utils();
  2648. utils->data = parser_node;
  2649. pr_debug("switching to parser APIs\n");
  2650. goto end;
  2651. }
  2652. *utils = *dsi_parser_get_of_utils();
  2653. utils->data = panel->panel_of_node;
  2654. end:
  2655. utils->node = panel->panel_of_node;
  2656. }
  2657. struct dsi_panel *dsi_panel_get(struct device *parent,
  2658. struct device_node *of_node,
  2659. struct device_node *parser_node,
  2660. const char *type,
  2661. int topology_override)
  2662. {
  2663. struct dsi_panel *panel;
  2664. struct dsi_parser_utils *utils;
  2665. int rc = 0;
  2666. panel = kzalloc(sizeof(*panel), GFP_KERNEL);
  2667. if (!panel)
  2668. return ERR_PTR(-ENOMEM);
  2669. panel->panel_of_node = of_node;
  2670. panel->parent = parent;
  2671. panel->type = type;
  2672. dsi_panel_update_util(panel, parser_node);
  2673. utils = &panel->utils;
  2674. panel->name = utils->get_property(utils->data,
  2675. "qcom,mdss-dsi-panel-name", NULL);
  2676. if (!panel->name)
  2677. panel->name = DSI_PANEL_DEFAULT_LABEL;
  2678. rc = dsi_panel_parse_host_config(panel);
  2679. if (rc) {
  2680. pr_err("failed to parse host configuration, rc=%d\n", rc);
  2681. goto error;
  2682. }
  2683. rc = dsi_panel_parse_panel_mode(panel);
  2684. if (rc) {
  2685. pr_err("failed to parse panel mode configuration, rc=%d\n", rc);
  2686. goto error;
  2687. }
  2688. rc = dsi_panel_parse_dfps_caps(panel);
  2689. if (rc)
  2690. pr_err("failed to parse dfps configuration, rc=%d\n", rc);
  2691. if (!(panel->dfps_caps.dfps_support)) {
  2692. /* qsync and dfps are mutually exclusive features */
  2693. rc = dsi_panel_parse_qsync_caps(panel, of_node);
  2694. if (rc)
  2695. pr_err("failed to parse qsync features, rc=%d\n", rc);
  2696. }
  2697. rc = dsi_panel_parse_dyn_clk_caps(panel);
  2698. if (rc)
  2699. pr_err("failed to parse dynamic clk config, rc=%d\n", rc);
  2700. rc = dsi_panel_parse_phy_props(panel);
  2701. if (rc) {
  2702. pr_err("failed to parse panel physical dimension, rc=%d\n", rc);
  2703. goto error;
  2704. }
  2705. rc = dsi_panel_parse_gpios(panel);
  2706. if (rc) {
  2707. pr_err("failed to parse panel gpios, rc=%d\n", rc);
  2708. goto error;
  2709. }
  2710. rc = dsi_panel_parse_power_cfg(panel);
  2711. if (rc)
  2712. pr_err("failed to parse power config, rc=%d\n", rc);
  2713. rc = dsi_panel_parse_bl_config(panel);
  2714. if (rc) {
  2715. pr_err("failed to parse backlight config, rc=%d\n", rc);
  2716. if (rc == -EPROBE_DEFER)
  2717. goto error;
  2718. }
  2719. rc = dsi_panel_parse_misc_features(panel);
  2720. if (rc)
  2721. pr_err("failed to parse misc features, rc=%d\n", rc);
  2722. rc = dsi_panel_parse_hdr_config(panel);
  2723. if (rc)
  2724. pr_err("failed to parse hdr config, rc=%d\n", rc);
  2725. rc = dsi_panel_get_mode_count(panel);
  2726. if (rc) {
  2727. pr_err("failed to get mode count, rc=%d\n", rc);
  2728. goto error;
  2729. }
  2730. rc = dsi_panel_parse_dms_info(panel);
  2731. if (rc)
  2732. pr_debug("failed to get dms info, rc=%d\n", rc);
  2733. rc = dsi_panel_parse_esd_config(panel);
  2734. if (rc)
  2735. pr_debug("failed to parse esd config, rc=%d\n", rc);
  2736. drm_panel_init(&panel->drm_panel);
  2737. panel->drm_panel.dev = &panel->mipi_device.dev;
  2738. panel->mipi_device.dev.of_node = of_node;
  2739. rc = drm_panel_add(&panel->drm_panel);
  2740. if (rc)
  2741. goto error;
  2742. mutex_init(&panel->panel_lock);
  2743. return panel;
  2744. error:
  2745. kfree(panel);
  2746. return ERR_PTR(rc);
  2747. }
  2748. void dsi_panel_put(struct dsi_panel *panel)
  2749. {
  2750. drm_panel_remove(&panel->drm_panel);
  2751. /* free resources allocated for ESD check */
  2752. dsi_panel_esd_config_deinit(&panel->esd_config);
  2753. kfree(panel);
  2754. }
  2755. int dsi_panel_drv_init(struct dsi_panel *panel,
  2756. struct mipi_dsi_host *host)
  2757. {
  2758. int rc = 0;
  2759. struct mipi_dsi_device *dev;
  2760. if (!panel || !host) {
  2761. pr_err("invalid params\n");
  2762. return -EINVAL;
  2763. }
  2764. mutex_lock(&panel->panel_lock);
  2765. dev = &panel->mipi_device;
  2766. dev->host = host;
  2767. /*
  2768. * We dont have device structure since panel is not a device node.
  2769. * When using drm panel framework, the device is probed when the host is
  2770. * create.
  2771. */
  2772. dev->channel = 0;
  2773. dev->lanes = 4;
  2774. panel->host = host;
  2775. rc = dsi_panel_vreg_get(panel);
  2776. if (rc) {
  2777. pr_err("[%s] failed to get panel regulators, rc=%d\n",
  2778. panel->name, rc);
  2779. goto exit;
  2780. }
  2781. rc = dsi_panel_pinctrl_init(panel);
  2782. if (rc) {
  2783. pr_err("[%s] failed to init pinctrl, rc=%d\n", panel->name, rc);
  2784. goto error_vreg_put;
  2785. }
  2786. rc = dsi_panel_gpio_request(panel);
  2787. if (rc) {
  2788. pr_err("[%s] failed to request gpios, rc=%d\n", panel->name,
  2789. rc);
  2790. goto error_pinctrl_deinit;
  2791. }
  2792. rc = dsi_panel_bl_register(panel);
  2793. if (rc) {
  2794. if (rc != -EPROBE_DEFER)
  2795. pr_err("[%s] failed to register backlight, rc=%d\n",
  2796. panel->name, rc);
  2797. goto error_gpio_release;
  2798. }
  2799. goto exit;
  2800. error_gpio_release:
  2801. (void)dsi_panel_gpio_release(panel);
  2802. error_pinctrl_deinit:
  2803. (void)dsi_panel_pinctrl_deinit(panel);
  2804. error_vreg_put:
  2805. (void)dsi_panel_vreg_put(panel);
  2806. exit:
  2807. mutex_unlock(&panel->panel_lock);
  2808. return rc;
  2809. }
  2810. int dsi_panel_drv_deinit(struct dsi_panel *panel)
  2811. {
  2812. int rc = 0;
  2813. if (!panel) {
  2814. pr_err("invalid params\n");
  2815. return -EINVAL;
  2816. }
  2817. mutex_lock(&panel->panel_lock);
  2818. rc = dsi_panel_bl_unregister(panel);
  2819. if (rc)
  2820. pr_err("[%s] failed to unregister backlight, rc=%d\n",
  2821. panel->name, rc);
  2822. rc = dsi_panel_gpio_release(panel);
  2823. if (rc)
  2824. pr_err("[%s] failed to release gpios, rc=%d\n", panel->name,
  2825. rc);
  2826. rc = dsi_panel_pinctrl_deinit(panel);
  2827. if (rc)
  2828. pr_err("[%s] failed to deinit gpios, rc=%d\n", panel->name,
  2829. rc);
  2830. rc = dsi_panel_vreg_put(panel);
  2831. if (rc)
  2832. pr_err("[%s] failed to put regs, rc=%d\n", panel->name, rc);
  2833. panel->host = NULL;
  2834. memset(&panel->mipi_device, 0x0, sizeof(panel->mipi_device));
  2835. mutex_unlock(&panel->panel_lock);
  2836. return rc;
  2837. }
  2838. int dsi_panel_validate_mode(struct dsi_panel *panel,
  2839. struct dsi_display_mode *mode)
  2840. {
  2841. return 0;
  2842. }
  2843. int dsi_panel_get_mode_count(struct dsi_panel *panel)
  2844. {
  2845. const u32 SINGLE_MODE_SUPPORT = 1;
  2846. struct dsi_parser_utils *utils;
  2847. struct device_node *timings_np;
  2848. int count, rc = 0;
  2849. if (!panel) {
  2850. pr_err("invalid params\n");
  2851. return -EINVAL;
  2852. }
  2853. utils = &panel->utils;
  2854. panel->num_timing_nodes = 0;
  2855. timings_np = utils->get_child_by_name(utils->data,
  2856. "qcom,mdss-dsi-display-timings");
  2857. if (!timings_np && !panel->host_config.ext_bridge_mode) {
  2858. pr_err("no display timing nodes defined\n");
  2859. rc = -EINVAL;
  2860. goto error;
  2861. }
  2862. count = utils->get_child_count(timings_np);
  2863. if ((!count && !panel->host_config.ext_bridge_mode) ||
  2864. count > DSI_MODE_MAX) {
  2865. pr_err("invalid count of timing nodes: %d\n", count);
  2866. rc = -EINVAL;
  2867. goto error;
  2868. }
  2869. /* No multiresolution support is available for video mode panels */
  2870. if (panel->panel_mode != DSI_OP_CMD_MODE &&
  2871. !panel->host_config.ext_bridge_mode)
  2872. count = SINGLE_MODE_SUPPORT;
  2873. panel->num_timing_nodes = count;
  2874. error:
  2875. return rc;
  2876. }
  2877. int dsi_panel_get_phy_props(struct dsi_panel *panel,
  2878. struct dsi_panel_phy_props *phy_props)
  2879. {
  2880. int rc = 0;
  2881. if (!panel || !phy_props) {
  2882. pr_err("invalid params\n");
  2883. return -EINVAL;
  2884. }
  2885. memcpy(phy_props, &panel->phy_props, sizeof(*phy_props));
  2886. return rc;
  2887. }
  2888. int dsi_panel_get_dfps_caps(struct dsi_panel *panel,
  2889. struct dsi_dfps_capabilities *dfps_caps)
  2890. {
  2891. int rc = 0;
  2892. if (!panel || !dfps_caps) {
  2893. pr_err("invalid params\n");
  2894. return -EINVAL;
  2895. }
  2896. memcpy(dfps_caps, &panel->dfps_caps, sizeof(*dfps_caps));
  2897. return rc;
  2898. }
  2899. void dsi_panel_put_mode(struct dsi_display_mode *mode)
  2900. {
  2901. int i;
  2902. if (!mode->priv_info)
  2903. return;
  2904. for (i = 0; i < DSI_CMD_SET_MAX; i++) {
  2905. dsi_panel_destroy_cmd_packets(&mode->priv_info->cmd_sets[i]);
  2906. dsi_panel_dealloc_cmd_packets(&mode->priv_info->cmd_sets[i]);
  2907. }
  2908. kfree(mode->priv_info);
  2909. }
  2910. void dsi_panel_calc_dsi_transfer_time(struct dsi_host_common_cfg *config,
  2911. struct dsi_display_mode *mode, u32 frame_threshold_us)
  2912. {
  2913. u32 frame_time_us,nslices;
  2914. u64 min_bitclk, total_active_pixels, bits_per_line;
  2915. struct msm_display_dsc_info *dsc = mode->timing.dsc;
  2916. struct dsi_mode_info *timing = &mode->timing;
  2917. /* Packet overlead in bits,2 bytes header + 2 bytes checksum
  2918. * + 1 byte dcs data command.
  2919. */
  2920. const u32 packet_overhead = 56;
  2921. frame_time_us = mult_frac(1000, 1000, (timing->refresh_rate));
  2922. if (timing->dsc_enabled) {
  2923. nslices = (timing->h_active)/(dsc->slice_width);
  2924. /* (slice width x bit-per-pixel + packet overhead) x
  2925. * number of slices x height x fps / lane
  2926. */
  2927. bits_per_line = ((dsc->slice_width * dsc->bpp) +
  2928. packet_overhead) * nslices;
  2929. bits_per_line = bits_per_line / (config->num_data_lanes);
  2930. min_bitclk = (bits_per_line * timing->v_active *
  2931. timing->refresh_rate);
  2932. } else {
  2933. total_active_pixels = ((DSI_H_ACTIVE_DSC(timing)
  2934. * timing->v_active));
  2935. /* calculate the actual bitclk needed to transfer the frame */
  2936. min_bitclk = (total_active_pixels * (timing->refresh_rate) *
  2937. (config->bpp)) / (config->num_data_lanes);
  2938. }
  2939. timing->min_dsi_clk_hz = min_bitclk;
  2940. if (timing->clk_rate_hz) {
  2941. /* adjust the transfer time proportionately for bit clk*/
  2942. timing->dsi_transfer_time_us = mult_frac(frame_time_us,
  2943. min_bitclk, timing->clk_rate_hz);
  2944. } else if (mode->priv_info->mdp_transfer_time_us) {
  2945. timing->dsi_transfer_time_us =
  2946. mode->priv_info->mdp_transfer_time_us;
  2947. } else {
  2948. timing->dsi_transfer_time_us = frame_time_us -
  2949. frame_threshold_us;
  2950. }
  2951. }
  2952. int dsi_panel_get_mode(struct dsi_panel *panel,
  2953. u32 index, struct dsi_display_mode *mode,
  2954. int topology_override)
  2955. {
  2956. struct device_node *timings_np, *child_np;
  2957. struct dsi_parser_utils *utils;
  2958. struct dsi_display_mode_priv_info *prv_info;
  2959. u32 child_idx = 0;
  2960. int rc = 0, num_timings;
  2961. void *utils_data = NULL;
  2962. if (!panel || !mode) {
  2963. pr_err("invalid params\n");
  2964. return -EINVAL;
  2965. }
  2966. mutex_lock(&panel->panel_lock);
  2967. utils = &panel->utils;
  2968. mode->priv_info = kzalloc(sizeof(*mode->priv_info), GFP_KERNEL);
  2969. if (!mode->priv_info) {
  2970. rc = -ENOMEM;
  2971. goto done;
  2972. }
  2973. prv_info = mode->priv_info;
  2974. timings_np = utils->get_child_by_name(utils->data,
  2975. "qcom,mdss-dsi-display-timings");
  2976. if (!timings_np) {
  2977. pr_err("no display timing nodes defined\n");
  2978. rc = -EINVAL;
  2979. goto parse_fail;
  2980. }
  2981. num_timings = utils->get_child_count(timings_np);
  2982. if (!num_timings || num_timings > DSI_MODE_MAX) {
  2983. pr_err("invalid count of timing nodes: %d\n", num_timings);
  2984. rc = -EINVAL;
  2985. goto parse_fail;
  2986. }
  2987. utils_data = utils->data;
  2988. dsi_for_each_child_node(timings_np, child_np) {
  2989. if (index != child_idx++)
  2990. continue;
  2991. utils->data = child_np;
  2992. rc = dsi_panel_parse_timing(&mode->timing, utils);
  2993. if (rc) {
  2994. pr_err("failed to parse panel timing, rc=%d\n", rc);
  2995. goto parse_fail;
  2996. }
  2997. rc = dsi_panel_parse_dsc_params(mode, utils);
  2998. if (rc) {
  2999. pr_err("failed to parse dsc params, rc=%d\n", rc);
  3000. goto parse_fail;
  3001. }
  3002. rc = dsi_panel_parse_topology(prv_info, utils,
  3003. topology_override);
  3004. if (rc) {
  3005. pr_err("failed to parse panel topology, rc=%d\n", rc);
  3006. goto parse_fail;
  3007. }
  3008. rc = dsi_panel_parse_cmd_sets(prv_info, utils);
  3009. if (rc) {
  3010. pr_err("failed to parse command sets, rc=%d\n", rc);
  3011. goto parse_fail;
  3012. }
  3013. rc = dsi_panel_parse_jitter_config(mode, utils);
  3014. if (rc)
  3015. pr_err(
  3016. "failed to parse panel jitter config, rc=%d\n", rc);
  3017. rc = dsi_panel_parse_phy_timing(mode, utils);
  3018. if (rc) {
  3019. pr_err(
  3020. "failed to parse panel phy timings, rc=%d\n", rc);
  3021. goto parse_fail;
  3022. }
  3023. rc = dsi_panel_parse_partial_update_caps(mode, utils);
  3024. if (rc)
  3025. pr_err("failed to partial update caps, rc=%d\n", rc);
  3026. if (panel->panel_mode_switch_enabled) {
  3027. rc = dsi_panel_parse_panel_mode_caps(mode, utils);
  3028. if (rc) {
  3029. pr_err("PMS: failed to parse panel mode\n");
  3030. rc = 0;
  3031. mode->panel_mode = panel->panel_mode;
  3032. }
  3033. } else {
  3034. mode->panel_mode = panel->panel_mode;
  3035. }
  3036. }
  3037. goto done;
  3038. parse_fail:
  3039. kfree(mode->priv_info);
  3040. mode->priv_info = NULL;
  3041. done:
  3042. utils->data = utils_data;
  3043. mutex_unlock(&panel->panel_lock);
  3044. return rc;
  3045. }
  3046. int dsi_panel_get_host_cfg_for_mode(struct dsi_panel *panel,
  3047. struct dsi_display_mode *mode,
  3048. struct dsi_host_config *config)
  3049. {
  3050. int rc = 0;
  3051. struct dsi_dyn_clk_caps *dyn_clk_caps = &panel->dyn_clk_caps;
  3052. if (!panel || !mode || !config) {
  3053. pr_err("invalid params\n");
  3054. return -EINVAL;
  3055. }
  3056. mutex_lock(&panel->panel_lock);
  3057. config->panel_mode = panel->panel_mode;
  3058. memcpy(&config->common_config, &panel->host_config,
  3059. sizeof(config->common_config));
  3060. if (panel->panel_mode == DSI_OP_VIDEO_MODE) {
  3061. memcpy(&config->u.video_engine, &panel->video_config,
  3062. sizeof(config->u.video_engine));
  3063. } else {
  3064. memcpy(&config->u.cmd_engine, &panel->cmd_config,
  3065. sizeof(config->u.cmd_engine));
  3066. }
  3067. memcpy(&config->video_timing, &mode->timing,
  3068. sizeof(config->video_timing));
  3069. config->video_timing.mdp_transfer_time_us =
  3070. mode->priv_info->mdp_transfer_time_us;
  3071. config->video_timing.dsc_enabled = mode->priv_info->dsc_enabled;
  3072. config->video_timing.dsc = &mode->priv_info->dsc;
  3073. if (dyn_clk_caps->dyn_clk_support)
  3074. config->bit_clk_rate_hz_override = mode->timing.clk_rate_hz;
  3075. else
  3076. config->bit_clk_rate_hz_override = mode->priv_info->clk_rate_hz;
  3077. config->esc_clk_rate_hz = 19200000;
  3078. mutex_unlock(&panel->panel_lock);
  3079. return rc;
  3080. }
  3081. int dsi_panel_pre_prepare(struct dsi_panel *panel)
  3082. {
  3083. int rc = 0;
  3084. if (!panel) {
  3085. pr_err("invalid params\n");
  3086. return -EINVAL;
  3087. }
  3088. mutex_lock(&panel->panel_lock);
  3089. /* If LP11_INIT is set, panel will be powered up during prepare() */
  3090. if (panel->lp11_init)
  3091. goto error;
  3092. rc = dsi_panel_power_on(panel);
  3093. if (rc) {
  3094. pr_err("[%s] panel power on failed, rc=%d\n", panel->name, rc);
  3095. goto error;
  3096. }
  3097. error:
  3098. mutex_unlock(&panel->panel_lock);
  3099. return rc;
  3100. }
  3101. int dsi_panel_update_pps(struct dsi_panel *panel)
  3102. {
  3103. int rc = 0;
  3104. struct dsi_panel_cmd_set *set = NULL;
  3105. struct dsi_display_mode_priv_info *priv_info = NULL;
  3106. if (!panel || !panel->cur_mode) {
  3107. pr_err("invalid params\n");
  3108. return -EINVAL;
  3109. }
  3110. mutex_lock(&panel->panel_lock);
  3111. priv_info = panel->cur_mode->priv_info;
  3112. set = &priv_info->cmd_sets[DSI_CMD_SET_PPS];
  3113. dsi_dsc_create_pps_buf_cmd(&priv_info->dsc, panel->dsc_pps_cmd, 0);
  3114. rc = dsi_panel_create_cmd_packets(panel->dsc_pps_cmd,
  3115. DSI_CMD_PPS_SIZE, 1, set->cmds);
  3116. if (rc) {
  3117. pr_err("failed to create cmd packets, rc=%d\n", rc);
  3118. goto error;
  3119. }
  3120. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_PPS);
  3121. if (rc) {
  3122. pr_err("[%s] failed to send DSI_CMD_SET_PPS cmds, rc=%d\n",
  3123. panel->name, rc);
  3124. }
  3125. dsi_panel_destroy_cmd_packets(set);
  3126. error:
  3127. mutex_unlock(&panel->panel_lock);
  3128. return rc;
  3129. }
  3130. int dsi_panel_set_lp1(struct dsi_panel *panel)
  3131. {
  3132. int rc = 0;
  3133. if (!panel) {
  3134. pr_err("invalid params\n");
  3135. return -EINVAL;
  3136. }
  3137. mutex_lock(&panel->panel_lock);
  3138. if (!panel->panel_initialized)
  3139. goto exit;
  3140. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_LP1);
  3141. if (rc)
  3142. pr_err("[%s] failed to send DSI_CMD_SET_LP1 cmd, rc=%d\n",
  3143. panel->name, rc);
  3144. exit:
  3145. mutex_unlock(&panel->panel_lock);
  3146. return rc;
  3147. }
  3148. int dsi_panel_set_lp2(struct dsi_panel *panel)
  3149. {
  3150. int rc = 0;
  3151. if (!panel) {
  3152. pr_err("invalid params\n");
  3153. return -EINVAL;
  3154. }
  3155. mutex_lock(&panel->panel_lock);
  3156. if (!panel->panel_initialized)
  3157. goto exit;
  3158. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_LP2);
  3159. if (rc)
  3160. pr_err("[%s] failed to send DSI_CMD_SET_LP2 cmd, rc=%d\n",
  3161. panel->name, rc);
  3162. exit:
  3163. mutex_unlock(&panel->panel_lock);
  3164. return rc;
  3165. }
  3166. int dsi_panel_set_nolp(struct dsi_panel *panel)
  3167. {
  3168. int rc = 0;
  3169. if (!panel) {
  3170. pr_err("invalid params\n");
  3171. return -EINVAL;
  3172. }
  3173. mutex_lock(&panel->panel_lock);
  3174. if (!panel->panel_initialized)
  3175. goto exit;
  3176. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_NOLP);
  3177. if (rc)
  3178. pr_err("[%s] failed to send DSI_CMD_SET_NOLP cmd, rc=%d\n",
  3179. panel->name, rc);
  3180. exit:
  3181. mutex_unlock(&panel->panel_lock);
  3182. return rc;
  3183. }
  3184. int dsi_panel_prepare(struct dsi_panel *panel)
  3185. {
  3186. int rc = 0;
  3187. if (!panel) {
  3188. pr_err("invalid params\n");
  3189. return -EINVAL;
  3190. }
  3191. mutex_lock(&panel->panel_lock);
  3192. if (panel->lp11_init) {
  3193. rc = dsi_panel_power_on(panel);
  3194. if (rc) {
  3195. pr_err("[%s] panel power on failed, rc=%d\n",
  3196. panel->name, rc);
  3197. goto error;
  3198. }
  3199. }
  3200. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_PRE_ON);
  3201. if (rc) {
  3202. pr_err("[%s] failed to send DSI_CMD_SET_PRE_ON cmds, rc=%d\n",
  3203. panel->name, rc);
  3204. goto error;
  3205. }
  3206. error:
  3207. mutex_unlock(&panel->panel_lock);
  3208. return rc;
  3209. }
  3210. static int dsi_panel_roi_prepare_dcs_cmds(struct dsi_panel_cmd_set *set,
  3211. struct dsi_rect *roi, int ctrl_idx, int unicast)
  3212. {
  3213. static const int ROI_CMD_LEN = 5;
  3214. int rc = 0;
  3215. /* DTYPE_DCS_LWRITE */
  3216. static char *caset, *paset;
  3217. set->cmds = NULL;
  3218. caset = kzalloc(ROI_CMD_LEN, GFP_KERNEL);
  3219. if (!caset) {
  3220. rc = -ENOMEM;
  3221. goto exit;
  3222. }
  3223. caset[0] = 0x2a;
  3224. caset[1] = (roi->x & 0xFF00) >> 8;
  3225. caset[2] = roi->x & 0xFF;
  3226. caset[3] = ((roi->x - 1 + roi->w) & 0xFF00) >> 8;
  3227. caset[4] = (roi->x - 1 + roi->w) & 0xFF;
  3228. paset = kzalloc(ROI_CMD_LEN, GFP_KERNEL);
  3229. if (!paset) {
  3230. rc = -ENOMEM;
  3231. goto error_free_mem;
  3232. }
  3233. paset[0] = 0x2b;
  3234. paset[1] = (roi->y & 0xFF00) >> 8;
  3235. paset[2] = roi->y & 0xFF;
  3236. paset[3] = ((roi->y - 1 + roi->h) & 0xFF00) >> 8;
  3237. paset[4] = (roi->y - 1 + roi->h) & 0xFF;
  3238. set->type = DSI_CMD_SET_ROI;
  3239. set->state = DSI_CMD_SET_STATE_LP;
  3240. set->count = 2; /* send caset + paset together */
  3241. set->cmds = kcalloc(set->count, sizeof(*set->cmds), GFP_KERNEL);
  3242. if (!set->cmds) {
  3243. rc = -ENOMEM;
  3244. goto error_free_mem;
  3245. }
  3246. set->cmds[0].msg.channel = 0;
  3247. set->cmds[0].msg.type = MIPI_DSI_DCS_LONG_WRITE;
  3248. set->cmds[0].msg.flags = unicast ? MIPI_DSI_MSG_UNICAST : 0;
  3249. set->cmds[0].msg.ctrl = unicast ? ctrl_idx : 0;
  3250. set->cmds[0].msg.tx_len = ROI_CMD_LEN;
  3251. set->cmds[0].msg.tx_buf = caset;
  3252. set->cmds[0].msg.rx_len = 0;
  3253. set->cmds[0].msg.rx_buf = 0;
  3254. set->cmds[0].msg.wait_ms = 0;
  3255. set->cmds[0].last_command = 0;
  3256. set->cmds[0].post_wait_ms = 0;
  3257. set->cmds[1].msg.channel = 0;
  3258. set->cmds[1].msg.type = MIPI_DSI_DCS_LONG_WRITE;
  3259. set->cmds[1].msg.flags = unicast ? MIPI_DSI_MSG_UNICAST : 0;
  3260. set->cmds[1].msg.ctrl = unicast ? ctrl_idx : 0;
  3261. set->cmds[1].msg.tx_len = ROI_CMD_LEN;
  3262. set->cmds[1].msg.tx_buf = paset;
  3263. set->cmds[1].msg.rx_len = 0;
  3264. set->cmds[1].msg.rx_buf = 0;
  3265. set->cmds[1].msg.wait_ms = 0;
  3266. set->cmds[1].last_command = 1;
  3267. set->cmds[1].post_wait_ms = 0;
  3268. goto exit;
  3269. error_free_mem:
  3270. kfree(caset);
  3271. kfree(paset);
  3272. kfree(set->cmds);
  3273. exit:
  3274. return rc;
  3275. }
  3276. int dsi_panel_send_qsync_on_dcs(struct dsi_panel *panel,
  3277. int ctrl_idx)
  3278. {
  3279. int rc = 0;
  3280. if (!panel) {
  3281. pr_err("invalid params\n");
  3282. return -EINVAL;
  3283. }
  3284. mutex_lock(&panel->panel_lock);
  3285. pr_debug("ctrl:%d qsync on\n", ctrl_idx);
  3286. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_QSYNC_ON);
  3287. if (rc)
  3288. pr_err("[%s] failed to send DSI_CMD_SET_QSYNC_ON cmds rc=%d\n",
  3289. panel->name, rc);
  3290. mutex_unlock(&panel->panel_lock);
  3291. return rc;
  3292. }
  3293. int dsi_panel_send_qsync_off_dcs(struct dsi_panel *panel,
  3294. int ctrl_idx)
  3295. {
  3296. int rc = 0;
  3297. if (!panel) {
  3298. pr_err("invalid params\n");
  3299. return -EINVAL;
  3300. }
  3301. mutex_lock(&panel->panel_lock);
  3302. pr_debug("ctrl:%d qsync off\n", ctrl_idx);
  3303. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_QSYNC_OFF);
  3304. if (rc)
  3305. pr_err("[%s] failed to send DSI_CMD_SET_QSYNC_OFF cmds rc=%d\n",
  3306. panel->name, rc);
  3307. mutex_unlock(&panel->panel_lock);
  3308. return rc;
  3309. }
  3310. int dsi_panel_send_roi_dcs(struct dsi_panel *panel, int ctrl_idx,
  3311. struct dsi_rect *roi)
  3312. {
  3313. int rc = 0;
  3314. struct dsi_panel_cmd_set *set;
  3315. struct dsi_display_mode_priv_info *priv_info;
  3316. if (!panel || !panel->cur_mode) {
  3317. pr_err("Invalid params\n");
  3318. return -EINVAL;
  3319. }
  3320. priv_info = panel->cur_mode->priv_info;
  3321. set = &priv_info->cmd_sets[DSI_CMD_SET_ROI];
  3322. rc = dsi_panel_roi_prepare_dcs_cmds(set, roi, ctrl_idx, true);
  3323. if (rc) {
  3324. pr_err("[%s] failed to prepare DSI_CMD_SET_ROI cmds, rc=%d\n",
  3325. panel->name, rc);
  3326. return rc;
  3327. }
  3328. pr_debug("[%s] send roi x %d y %d w %d h %d\n", panel->name,
  3329. roi->x, roi->y, roi->w, roi->h);
  3330. mutex_lock(&panel->panel_lock);
  3331. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_ROI);
  3332. if (rc)
  3333. pr_err("[%s] failed to send DSI_CMD_SET_ROI cmds, rc=%d\n",
  3334. panel->name, rc);
  3335. mutex_unlock(&panel->panel_lock);
  3336. dsi_panel_destroy_cmd_packets(set);
  3337. dsi_panel_dealloc_cmd_packets(set);
  3338. return rc;
  3339. }
  3340. int dsi_panel_pre_mode_switch_to_video(struct dsi_panel *panel)
  3341. {
  3342. int rc = 0;
  3343. if (!panel) {
  3344. pr_err("Invalid params\n");
  3345. return -EINVAL;
  3346. }
  3347. mutex_lock(&panel->panel_lock);
  3348. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_CMD_TO_VID_SWITCH);
  3349. if (rc)
  3350. pr_err("[%s] failed to send DSI_CMD_SET_CMD_TO_VID_SWITCH cmds, rc=%d\n",
  3351. panel->name, rc);
  3352. mutex_unlock(&panel->panel_lock);
  3353. return rc;
  3354. }
  3355. int dsi_panel_pre_mode_switch_to_cmd(struct dsi_panel *panel)
  3356. {
  3357. int rc = 0;
  3358. if (!panel) {
  3359. pr_err("Invalid params\n");
  3360. return -EINVAL;
  3361. }
  3362. mutex_lock(&panel->panel_lock);
  3363. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_VID_TO_CMD_SWITCH);
  3364. if (rc)
  3365. pr_err("[%s] failed to send DSI_CMD_SET_CMD_TO_VID_SWITCH cmds, rc=%d\n",
  3366. panel->name, rc);
  3367. mutex_unlock(&panel->panel_lock);
  3368. return rc;
  3369. }
  3370. int dsi_panel_mode_switch_to_cmd(struct dsi_panel *panel)
  3371. {
  3372. int rc = 0;
  3373. if (!panel) {
  3374. pr_err("Invalid params\n");
  3375. return -EINVAL;
  3376. }
  3377. mutex_lock(&panel->panel_lock);
  3378. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_POST_VID_TO_CMD_SWITCH);
  3379. if (rc)
  3380. pr_err("[%s] failed to send DSI_CMD_SET_CMD_TO_VID_SWITCH cmds, rc=%d\n",
  3381. panel->name, rc);
  3382. mutex_unlock(&panel->panel_lock);
  3383. return rc;
  3384. }
  3385. int dsi_panel_mode_switch_to_vid(struct dsi_panel *panel)
  3386. {
  3387. int rc = 0;
  3388. if (!panel) {
  3389. pr_err("Invalid params\n");
  3390. return -EINVAL;
  3391. }
  3392. mutex_lock(&panel->panel_lock);
  3393. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_POST_CMD_TO_VID_SWITCH);
  3394. if (rc)
  3395. pr_err("[%s] failed to send DSI_CMD_SET_CMD_TO_VID_SWITCH cmds, rc=%d\n",
  3396. panel->name, rc);
  3397. mutex_unlock(&panel->panel_lock);
  3398. return rc;
  3399. }
  3400. int dsi_panel_switch(struct dsi_panel *panel)
  3401. {
  3402. int rc = 0;
  3403. if (!panel) {
  3404. pr_err("Invalid params\n");
  3405. return -EINVAL;
  3406. }
  3407. mutex_lock(&panel->panel_lock);
  3408. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_TIMING_SWITCH);
  3409. if (rc)
  3410. pr_err("[%s] failed to send DSI_CMD_SET_TIMING_SWITCH cmds, rc=%d\n",
  3411. panel->name, rc);
  3412. mutex_unlock(&panel->panel_lock);
  3413. return rc;
  3414. }
  3415. int dsi_panel_post_switch(struct dsi_panel *panel)
  3416. {
  3417. int rc = 0;
  3418. if (!panel) {
  3419. pr_err("Invalid params\n");
  3420. return -EINVAL;
  3421. }
  3422. mutex_lock(&panel->panel_lock);
  3423. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_POST_TIMING_SWITCH);
  3424. if (rc)
  3425. pr_err("[%s] failed to send DSI_CMD_SET_POST_TIMING_SWITCH cmds, rc=%d\n",
  3426. panel->name, rc);
  3427. mutex_unlock(&panel->panel_lock);
  3428. return rc;
  3429. }
  3430. int dsi_panel_enable(struct dsi_panel *panel)
  3431. {
  3432. int rc = 0;
  3433. if (!panel) {
  3434. pr_err("Invalid params\n");
  3435. return -EINVAL;
  3436. }
  3437. mutex_lock(&panel->panel_lock);
  3438. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_ON);
  3439. if (rc)
  3440. pr_err("[%s] failed to send DSI_CMD_SET_ON cmds, rc=%d\n",
  3441. panel->name, rc);
  3442. else
  3443. panel->panel_initialized = true;
  3444. mutex_unlock(&panel->panel_lock);
  3445. return rc;
  3446. }
  3447. int dsi_panel_post_enable(struct dsi_panel *panel)
  3448. {
  3449. int rc = 0;
  3450. if (!panel) {
  3451. pr_err("invalid params\n");
  3452. return -EINVAL;
  3453. }
  3454. mutex_lock(&panel->panel_lock);
  3455. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_POST_ON);
  3456. if (rc) {
  3457. pr_err("[%s] failed to send DSI_CMD_SET_POST_ON cmds, rc=%d\n",
  3458. panel->name, rc);
  3459. goto error;
  3460. }
  3461. error:
  3462. mutex_unlock(&panel->panel_lock);
  3463. return rc;
  3464. }
  3465. int dsi_panel_pre_disable(struct dsi_panel *panel)
  3466. {
  3467. int rc = 0;
  3468. if (!panel) {
  3469. pr_err("invalid params\n");
  3470. return -EINVAL;
  3471. }
  3472. mutex_lock(&panel->panel_lock);
  3473. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_PRE_OFF);
  3474. if (rc) {
  3475. pr_err("[%s] failed to send DSI_CMD_SET_PRE_OFF cmds, rc=%d\n",
  3476. panel->name, rc);
  3477. goto error;
  3478. }
  3479. error:
  3480. mutex_unlock(&panel->panel_lock);
  3481. return rc;
  3482. }
  3483. int dsi_panel_disable(struct dsi_panel *panel)
  3484. {
  3485. int rc = 0;
  3486. if (!panel) {
  3487. pr_err("invalid params\n");
  3488. return -EINVAL;
  3489. }
  3490. mutex_lock(&panel->panel_lock);
  3491. /* Avoid sending panel off commands when ESD recovery is underway */
  3492. if (!atomic_read(&panel->esd_recovery_pending)) {
  3493. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_OFF);
  3494. if (rc) {
  3495. /*
  3496. * Sending panel off commands may fail when DSI
  3497. * controller is in a bad state. These failures can be
  3498. * ignored since controller will go for full reset on
  3499. * subsequent display enable anyway.
  3500. */
  3501. pr_warn_ratelimited("[%s] failed to send DSI_CMD_SET_OFF cmds, rc=%d\n",
  3502. panel->name, rc);
  3503. rc = 0;
  3504. }
  3505. }
  3506. panel->panel_initialized = false;
  3507. mutex_unlock(&panel->panel_lock);
  3508. return rc;
  3509. }
  3510. int dsi_panel_unprepare(struct dsi_panel *panel)
  3511. {
  3512. int rc = 0;
  3513. if (!panel) {
  3514. pr_err("invalid params\n");
  3515. return -EINVAL;
  3516. }
  3517. mutex_lock(&panel->panel_lock);
  3518. rc = dsi_panel_tx_cmd_set(panel, DSI_CMD_SET_POST_OFF);
  3519. if (rc) {
  3520. pr_err("[%s] failed to send DSI_CMD_SET_POST_OFF cmds, rc=%d\n",
  3521. panel->name, rc);
  3522. goto error;
  3523. }
  3524. error:
  3525. mutex_unlock(&panel->panel_lock);
  3526. return rc;
  3527. }
  3528. int dsi_panel_post_unprepare(struct dsi_panel *panel)
  3529. {
  3530. int rc = 0;
  3531. if (!panel) {
  3532. pr_err("invalid params\n");
  3533. return -EINVAL;
  3534. }
  3535. mutex_lock(&panel->panel_lock);
  3536. rc = dsi_panel_power_off(panel);
  3537. if (rc) {
  3538. pr_err("[%s] panel power_Off failed, rc=%d\n",
  3539. panel->name, rc);
  3540. goto error;
  3541. }
  3542. error:
  3543. mutex_unlock(&panel->panel_lock);
  3544. return rc;
  3545. }