dp_tx.h 22 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774
  1. /*
  2. * Copyright (c) 2016-2021 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #ifndef __DP_TX_H
  19. #define __DP_TX_H
  20. #include <qdf_types.h>
  21. #include <qdf_nbuf.h>
  22. #include "dp_types.h"
  23. #if defined(MESH_MODE_SUPPORT) || defined(FEATURE_PERPKT_INFO)
  24. #include "if_meta_hdr.h"
  25. #endif
  26. #include "dp_internal.h"
  27. #include "hal_tx.h"
  28. #define DP_INVALID_VDEV_ID 0xFF
  29. #define DP_TX_MAX_NUM_FRAGS 6
  30. /*
  31. * DP_TX_DESC_FLAG_FRAG flags should always be defined to 0x1
  32. * please do not change this flag's definition
  33. */
  34. #define DP_TX_DESC_FLAG_FRAG 0x1
  35. #define DP_TX_DESC_FLAG_TO_FW 0x2
  36. #define DP_TX_DESC_FLAG_SIMPLE 0x4
  37. #define DP_TX_DESC_FLAG_RAW 0x8
  38. #define DP_TX_DESC_FLAG_MESH 0x10
  39. #define DP_TX_DESC_FLAG_QUEUED_TX 0x20
  40. #define DP_TX_DESC_FLAG_COMPLETED_TX 0x40
  41. #define DP_TX_DESC_FLAG_ME 0x80
  42. #define DP_TX_DESC_FLAG_TDLS_FRAME 0x100
  43. #define DP_TX_DESC_FLAG_ALLOCATED 0x200
  44. #define DP_TX_DESC_FLAG_MESH_MODE 0x400
  45. #define DP_TX_DESC_FLAG_UNMAP_DONE 0x800
  46. #define DP_TX_DESC_FLAG_TX_COMP_ERR 0x1000
  47. #define DP_TX_DESC_FLAG_FLUSH 0x2000
  48. #define DP_TX_EXT_DESC_FLAG_METADATA_VALID 0x1
  49. #define DP_TX_FREE_SINGLE_BUF(soc, buf) \
  50. do { \
  51. qdf_nbuf_unmap(soc->osdev, buf, QDF_DMA_TO_DEVICE); \
  52. qdf_nbuf_free(buf); \
  53. } while (0)
  54. #define OCB_HEADER_VERSION 1
  55. #ifdef TX_PER_PDEV_DESC_POOL
  56. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  57. #define DP_TX_GET_DESC_POOL_ID(vdev) (vdev->vdev_id)
  58. #else /* QCA_LL_TX_FLOW_CONTROL_V2 */
  59. #define DP_TX_GET_DESC_POOL_ID(vdev) (vdev->pdev->pdev_id)
  60. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  61. #define DP_TX_GET_RING_ID(vdev) (vdev->pdev->pdev_id)
  62. #else
  63. #ifdef TX_PER_VDEV_DESC_POOL
  64. #define DP_TX_GET_DESC_POOL_ID(vdev) (vdev->vdev_id)
  65. #define DP_TX_GET_RING_ID(vdev) (vdev->pdev->pdev_id)
  66. #endif /* TX_PER_VDEV_DESC_POOL */
  67. #endif /* TX_PER_PDEV_DESC_POOL */
  68. #define DP_TX_QUEUE_MASK 0x3
  69. /* number of dwords for htt_tx_msdu_desc_ext2_t */
  70. #define DP_TX_MSDU_INFO_META_DATA_DWORDS 7
  71. #define dp_tx_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_TX, params)
  72. #define dp_tx_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_TX, params)
  73. #define dp_tx_err_rl(params...) QDF_TRACE_ERROR_RL(QDF_MODULE_ID_DP_TX, params)
  74. #define dp_tx_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_TX, params)
  75. #define dp_tx_info(params...) \
  76. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_TX, ## params)
  77. #define dp_tx_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_TX, params)
  78. #define dp_tx_comp_alert(params...) QDF_TRACE_FATAL(QDF_MODULE_ID_DP_TX_COMP, params)
  79. #define dp_tx_comp_err(params...) QDF_TRACE_ERROR(QDF_MODULE_ID_DP_TX_COMP, params)
  80. #define dp_tx_comp_warn(params...) QDF_TRACE_WARN(QDF_MODULE_ID_DP_TX_COMP, params)
  81. #define dp_tx_comp_info(params...) \
  82. __QDF_TRACE_FL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_TX_COMP, ## params)
  83. #define dp_tx_comp_info_rl(params...) \
  84. __QDF_TRACE_RL(QDF_TRACE_LEVEL_INFO_HIGH, QDF_MODULE_ID_DP_TX_COMP, ## params)
  85. #define dp_tx_comp_debug(params...) QDF_TRACE_DEBUG(QDF_MODULE_ID_DP_TX_COMP, params)
  86. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  87. /**
  88. * struct dp_tx_frag_info_s
  89. * @vaddr: hlos vritual address for buffer
  90. * @paddr_lo: physical address lower 32bits
  91. * @paddr_hi: physical address higher bits
  92. * @len: length of the buffer
  93. */
  94. struct dp_tx_frag_info_s {
  95. uint8_t *vaddr;
  96. uint32_t paddr_lo;
  97. uint16_t paddr_hi;
  98. uint16_t len;
  99. };
  100. /**
  101. * struct dp_tx_seg_info_s - Segmentation Descriptor
  102. * @nbuf: NBUF pointer if segment corresponds to separate nbuf
  103. * @frag_cnt: Fragment count in this segment
  104. * @total_len: Total length of segment
  105. * @frags: per-Fragment information
  106. * @next: pointer to next MSDU segment
  107. */
  108. struct dp_tx_seg_info_s {
  109. qdf_nbuf_t nbuf;
  110. uint16_t frag_cnt;
  111. uint16_t total_len;
  112. struct dp_tx_frag_info_s frags[DP_TX_MAX_NUM_FRAGS];
  113. struct dp_tx_seg_info_s *next;
  114. };
  115. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  116. /**
  117. * struct dp_tx_sg_info_s - Scatter Gather Descriptor
  118. * @num_segs: Number of segments (TSO/ME) in the frame
  119. * @total_len: Total length of the frame
  120. * @curr_seg: Points to current segment descriptor to be processed. Chain of
  121. * descriptors for SG frames/multicast-unicast converted packets.
  122. *
  123. * Used for SG (802.3 or Raw) frames and Multicast-Unicast converted frames to
  124. * carry fragmentation information
  125. * Raw Frames will be handed over to driver as an SKB chain with MPDU boundaries
  126. * indicated through flags in SKB CB (first_msdu and last_msdu). This will be
  127. * converted into set of skb sg (nr_frags) structures.
  128. */
  129. struct dp_tx_sg_info_s {
  130. uint32_t num_segs;
  131. uint32_t total_len;
  132. struct dp_tx_seg_info_s *curr_seg;
  133. };
  134. /**
  135. * struct dp_tx_queue - Tx queue
  136. * @desc_pool_id: Descriptor Pool to be used for the tx queue
  137. * @ring_id: TCL descriptor ring ID corresponding to the tx queue
  138. *
  139. * Tx queue contains information of the software (Descriptor pool)
  140. * and hardware resources (TCL ring id) to be used for a particular
  141. * transmit queue (obtained from skb_queue_mapping in case of linux)
  142. */
  143. struct dp_tx_queue {
  144. uint8_t desc_pool_id;
  145. uint8_t ring_id;
  146. };
  147. /**
  148. * struct dp_tx_msdu_info_s - MSDU Descriptor
  149. * @frm_type: Frame type - Regular/TSO/SG/Multicast enhancement
  150. * @tx_queue: Tx queue on which this MSDU should be transmitted
  151. * @num_seg: Number of segments (TSO)
  152. * @tid: TID (override) that is sent from HLOS
  153. * @u.tso_info: TSO information for TSO frame types
  154. * (chain of the TSO segments, number of segments)
  155. * @u.sg_info: Scatter Gather information for non-TSO SG frames
  156. * @meta_data: Mesh meta header information
  157. * @exception_fw: Duplicate frame to be sent to firmware
  158. * @ppdu_cookie: 16-bit ppdu_cookie that has to be replayed back in completions
  159. * @ix_tx_sniffer: Indicates if the packet has to be sniffed
  160. *
  161. * This structure holds the complete MSDU information needed to program the
  162. * Hardware TCL and MSDU extension descriptors for different frame types
  163. *
  164. */
  165. struct dp_tx_msdu_info_s {
  166. enum dp_tx_frm_type frm_type;
  167. struct dp_tx_queue tx_queue;
  168. uint32_t num_seg;
  169. uint8_t tid;
  170. uint8_t exception_fw;
  171. uint8_t is_tx_sniffer;
  172. union {
  173. struct qdf_tso_info_t tso_info;
  174. struct dp_tx_sg_info_s sg_info;
  175. } u;
  176. uint32_t meta_data[DP_TX_MSDU_INFO_META_DATA_DWORDS];
  177. uint16_t ppdu_cookie;
  178. };
  179. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  180. /**
  181. * dp_tx_deinit_pair_by_index() - Deinit TX rings based on index
  182. * @soc: core txrx context
  183. * @index: index of ring to deinit
  184. *
  185. * Deinit 1 TCL and 1 WBM2SW release ring on as needed basis using
  186. * index of the respective TCL/WBM2SW release in soc structure.
  187. * For example, if the index is 2 then &soc->tcl_data_ring[2]
  188. * and &soc->tx_comp_ring[2] will be deinitialized.
  189. *
  190. * Return: none
  191. */
  192. void dp_tx_deinit_pair_by_index(struct dp_soc *soc, int index);
  193. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  194. void dp_tx_tso_cmn_desc_pool_deinit(struct dp_soc *soc, uint8_t num_pool);
  195. void dp_tx_tso_cmn_desc_pool_free(struct dp_soc *soc, uint8_t num_pool);
  196. QDF_STATUS dp_tx_tso_cmn_desc_pool_alloc(struct dp_soc *soc,
  197. uint8_t num_pool,
  198. uint16_t num_desc);
  199. QDF_STATUS dp_tx_tso_cmn_desc_pool_init(struct dp_soc *soc,
  200. uint8_t num_pool,
  201. uint16_t num_desc);
  202. void dp_tx_tso_cmn_desc_pool_deinit(struct dp_soc *soc, uint8_t num_pool);
  203. void dp_tx_tso_cmn_desc_pool_free(struct dp_soc *soc, uint8_t num_pool);
  204. QDF_STATUS dp_tx_tso_cmn_desc_pool_alloc(struct dp_soc *soc,
  205. uint8_t num_pool,
  206. uint16_t num_desc);
  207. QDF_STATUS dp_tx_tso_cmn_desc_pool_init(struct dp_soc *soc,
  208. uint8_t num_pool,
  209. uint16_t num_desc);
  210. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  211. /**
  212. * dp_tso_attach() - TSO Attach handler
  213. * @txrx_soc: Opaque Dp handle
  214. *
  215. * Reserve TSO descriptor buffers
  216. *
  217. * Return: QDF_STATUS_E_FAILURE on failure or
  218. * QDF_STATUS_SUCCESS on success
  219. */
  220. QDF_STATUS dp_tso_soc_attach(struct cdp_soc_t *txrx_soc);
  221. /**
  222. * dp_tso_detach() - TSO Detach handler
  223. * @txrx_soc: Opaque Dp handle
  224. *
  225. * Deallocate TSO descriptor buffers
  226. *
  227. * Return: QDF_STATUS_E_FAILURE on failure or
  228. * QDF_STATUS_SUCCESS on success
  229. */
  230. QDF_STATUS dp_tso_soc_detach(struct cdp_soc_t *txrx_soc);
  231. qdf_nbuf_t dp_tx_send(struct cdp_soc_t *soc, uint8_t vdev_id, qdf_nbuf_t nbuf);
  232. qdf_nbuf_t dp_tx_send_vdev_id_check(struct cdp_soc_t *soc, uint8_t vdev_id,
  233. qdf_nbuf_t nbuf);
  234. qdf_nbuf_t dp_tx_send_exception(struct cdp_soc_t *soc, uint8_t vdev_id,
  235. qdf_nbuf_t nbuf,
  236. struct cdp_tx_exception_metadata *tx_exc);
  237. qdf_nbuf_t dp_tx_send_exception_vdev_id_check(struct cdp_soc_t *soc,
  238. uint8_t vdev_id,
  239. qdf_nbuf_t nbuf,
  240. struct cdp_tx_exception_metadata *tx_exc);
  241. qdf_nbuf_t dp_tx_send_mesh(struct cdp_soc_t *soc, uint8_t vdev_id,
  242. qdf_nbuf_t nbuf);
  243. qdf_nbuf_t
  244. dp_tx_send_msdu_single(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  245. struct dp_tx_msdu_info_s *msdu_info, uint16_t peer_id,
  246. struct cdp_tx_exception_metadata *tx_exc_metadata);
  247. #if QDF_LOCK_STATS
  248. noinline qdf_nbuf_t
  249. dp_tx_send_msdu_multiple(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  250. struct dp_tx_msdu_info_s *msdu_info);
  251. #else
  252. qdf_nbuf_t dp_tx_send_msdu_multiple(struct dp_vdev *vdev, qdf_nbuf_t nbuf,
  253. struct dp_tx_msdu_info_s *msdu_info);
  254. #endif
  255. #ifdef FEATURE_WLAN_TDLS
  256. /**
  257. * dp_tx_non_std() - Allow the control-path SW to send data frames
  258. * @soc_hdl: Datapath soc handle
  259. * @vdev_id: id of vdev
  260. * @tx_spec: what non-standard handling to apply to the tx data frames
  261. * @msdu_list: NULL-terminated list of tx MSDUs
  262. *
  263. * Return: NULL on success,
  264. * nbuf when it fails to send
  265. */
  266. qdf_nbuf_t dp_tx_non_std(struct cdp_soc_t *soc_hdl, uint8_t vdev_id,
  267. enum ol_tx_spec tx_spec, qdf_nbuf_t msdu_list);
  268. #endif
  269. int dp_tx_frame_is_drop(struct dp_vdev *vdev, uint8_t *srcmac, uint8_t *dstmac);
  270. /**
  271. * dp_tx_comp_handler() - Tx completion handler
  272. * @int_ctx: pointer to DP interrupt context
  273. * @soc: core txrx main context
  274. * @hal_srng: Opaque HAL SRNG pointer
  275. * @ring_id: completion ring id
  276. * @quota: No. of packets/descriptors that can be serviced in one loop
  277. *
  278. * This function will collect hardware release ring element contents and
  279. * handle descriptor contents. Based on contents, free packet or handle error
  280. * conditions
  281. *
  282. * Return: Number of TX completions processed
  283. */
  284. uint32_t dp_tx_comp_handler(struct dp_intr *int_ctx, struct dp_soc *soc,
  285. hal_ring_handle_t hal_srng, uint8_t ring_id,
  286. uint32_t quota);
  287. QDF_STATUS
  288. dp_tx_prepare_send_me(struct dp_vdev *vdev, qdf_nbuf_t nbuf);
  289. QDF_STATUS
  290. dp_tx_prepare_send_igmp_me(struct dp_vdev *vdev, qdf_nbuf_t nbuf);
  291. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  292. #if defined(QCA_HOST_MODE_WIFI_DISABLED) || !defined(ATH_SUPPORT_IQUE)
  293. static inline void dp_tx_me_exit(struct dp_pdev *pdev)
  294. {
  295. return;
  296. }
  297. #endif
  298. /**
  299. * dp_tx_pdev_init() - dp tx pdev init
  300. * @pdev: physical device instance
  301. *
  302. * Return: QDF_STATUS_SUCCESS: success
  303. * QDF_STATUS_E_RESOURCES: Error return
  304. */
  305. static inline QDF_STATUS dp_tx_pdev_init(struct dp_pdev *pdev)
  306. {
  307. struct dp_soc *soc = pdev->soc;
  308. /* Initialize Flow control counters */
  309. qdf_atomic_init(&pdev->num_tx_outstanding);
  310. pdev->tx_descs_max = 0;
  311. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  312. /* Initialize descriptors in TCL Ring */
  313. hal_tx_init_data_ring(soc->hal_soc,
  314. soc->tcl_data_ring[pdev->pdev_id].hal_srng);
  315. }
  316. return QDF_STATUS_SUCCESS;
  317. }
  318. #ifndef FEATURE_WDS
  319. static inline void dp_tx_mec_handler(struct dp_vdev *vdev, uint8_t *status)
  320. {
  321. return;
  322. }
  323. #endif
  324. #ifndef QCA_MULTIPASS_SUPPORT
  325. static inline
  326. bool dp_tx_multipass_process(struct dp_soc *soc, struct dp_vdev *vdev,
  327. qdf_nbuf_t nbuf,
  328. struct dp_tx_msdu_info_s *msdu_info)
  329. {
  330. return true;
  331. }
  332. static inline
  333. void dp_tx_vdev_multipass_deinit(struct dp_vdev *vdev)
  334. {
  335. }
  336. #else
  337. bool dp_tx_multipass_process(struct dp_soc *soc, struct dp_vdev *vdev,
  338. qdf_nbuf_t nbuf,
  339. struct dp_tx_msdu_info_s *msdu_info);
  340. void dp_tx_vdev_multipass_deinit(struct dp_vdev *vdev);
  341. #endif
  342. /**
  343. * dp_tx_hw_to_qdf()- convert hw status to qdf status
  344. * @status: hw status
  345. *
  346. * Return: qdf tx rx status
  347. */
  348. static inline enum qdf_dp_tx_rx_status dp_tx_hw_to_qdf(uint16_t status)
  349. {
  350. switch (status) {
  351. case HAL_TX_TQM_RR_FRAME_ACKED:
  352. return QDF_TX_RX_STATUS_OK;
  353. case HAL_TX_TQM_RR_REM_CMD_REM:
  354. case HAL_TX_TQM_RR_REM_CMD_TX:
  355. case HAL_TX_TQM_RR_REM_CMD_NOTX:
  356. case HAL_TX_TQM_RR_REM_CMD_AGED:
  357. return QDF_TX_RX_STATUS_FW_DISCARD;
  358. default:
  359. return QDF_TX_RX_STATUS_DEFAULT;
  360. }
  361. }
  362. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  363. /**
  364. * dp_tx_get_queue() - Returns Tx queue IDs to be used for this Tx frame
  365. * @vdev: DP Virtual device handle
  366. * @nbuf: Buffer pointer
  367. * @queue: queue ids container for nbuf
  368. *
  369. * TX packet queue has 2 instances, software descriptors id and dma ring id
  370. * Based on tx feature and hardware configuration queue id combination could be
  371. * different.
  372. * For example -
  373. * With XPS enabled,all TX descriptor pools and dma ring are assigned per cpu id
  374. * With no XPS,lock based resource protection, Descriptor pool ids are different
  375. * for each vdev, dma ring id will be same as single pdev id
  376. *
  377. * Return: None
  378. */
  379. #ifdef QCA_OL_TX_MULTIQ_SUPPORT
  380. static inline void dp_tx_get_queue(struct dp_vdev *vdev,
  381. qdf_nbuf_t nbuf, struct dp_tx_queue *queue)
  382. {
  383. uint16_t queue_offset = qdf_nbuf_get_queue_mapping(nbuf) &
  384. DP_TX_QUEUE_MASK;
  385. queue->desc_pool_id = queue_offset;
  386. queue->ring_id = qdf_get_cpu();
  387. dp_tx_debug("pool_id:%d ring_id: %d",
  388. queue->desc_pool_id, queue->ring_id);
  389. }
  390. /*
  391. * dp_tx_get_hal_ring_hdl()- Get the hal_tx_ring_hdl for data transmission
  392. * @dp_soc - DP soc structure pointer
  393. * @ring_id - Transmit Queue/ring_id to be used when XPS is enabled
  394. *
  395. * Return - HAL ring handle
  396. */
  397. static inline hal_ring_handle_t dp_tx_get_hal_ring_hdl(struct dp_soc *soc,
  398. uint8_t ring_id)
  399. {
  400. if (ring_id == soc->num_tcl_data_rings)
  401. return soc->tcl_cmd_credit_ring.hal_srng;
  402. return soc->tcl_data_ring[ring_id].hal_srng;
  403. }
  404. #else /* QCA_OL_TX_MULTIQ_SUPPORT */
  405. static inline void dp_tx_get_queue(struct dp_vdev *vdev,
  406. qdf_nbuf_t nbuf, struct dp_tx_queue *queue)
  407. {
  408. /* get flow id */
  409. queue->desc_pool_id = DP_TX_GET_DESC_POOL_ID(vdev);
  410. queue->ring_id = DP_TX_GET_RING_ID(vdev);
  411. dp_tx_debug("pool_id:%d ring_id: %d skb %pK ",
  412. queue->desc_pool_id, queue->ring_id, nbuf);
  413. }
  414. static inline hal_ring_handle_t dp_tx_get_hal_ring_hdl(struct dp_soc *soc,
  415. uint8_t ring_id)
  416. {
  417. return soc->tcl_data_ring[ring_id].hal_srng;
  418. }
  419. #endif
  420. #ifdef QCA_OL_TX_LOCK_LESS_ACCESS
  421. /*
  422. * dp_tx_hal_ring_access_start()- hal_tx_ring access for data transmission
  423. * @dp_soc - DP soc structure pointer
  424. * @hal_ring_hdl - HAL ring handle
  425. *
  426. * Return - None
  427. */
  428. static inline int dp_tx_hal_ring_access_start(struct dp_soc *soc,
  429. hal_ring_handle_t hal_ring_hdl)
  430. {
  431. return hal_srng_access_start_unlocked(soc->hal_soc, hal_ring_hdl);
  432. }
  433. /*
  434. * dp_tx_hal_ring_access_end()- hal_tx_ring access for data transmission
  435. * @dp_soc - DP soc structure pointer
  436. * @hal_ring_hdl - HAL ring handle
  437. *
  438. * Return - None
  439. */
  440. static inline void dp_tx_hal_ring_access_end(struct dp_soc *soc,
  441. hal_ring_handle_t hal_ring_hdl)
  442. {
  443. hal_srng_access_end_unlocked(soc->hal_soc, hal_ring_hdl);
  444. }
  445. /*
  446. * dp_tx_hal_ring_access_reap()- hal_tx_ring access for data transmission
  447. * @dp_soc - DP soc structure pointer
  448. * @hal_ring_hdl - HAL ring handle
  449. *
  450. * Return - None
  451. */
  452. static inline void dp_tx_hal_ring_access_end_reap(struct dp_soc *soc,
  453. hal_ring_handle_t
  454. hal_ring_hdl)
  455. {
  456. }
  457. #else
  458. static inline int dp_tx_hal_ring_access_start(struct dp_soc *soc,
  459. hal_ring_handle_t hal_ring_hdl)
  460. {
  461. return hal_srng_access_start(soc->hal_soc, hal_ring_hdl);
  462. }
  463. static inline void dp_tx_hal_ring_access_end(struct dp_soc *soc,
  464. hal_ring_handle_t hal_ring_hdl)
  465. {
  466. hal_srng_access_end(soc->hal_soc, hal_ring_hdl);
  467. }
  468. static inline void dp_tx_hal_ring_access_end_reap(struct dp_soc *soc,
  469. hal_ring_handle_t
  470. hal_ring_hdl)
  471. {
  472. hal_srng_access_end_reap(soc->hal_soc, hal_ring_hdl);
  473. }
  474. #endif
  475. void dp_iterate_update_peer_list(struct cdp_pdev *pdev_hdl);
  476. #ifdef ATH_TX_PRI_OVERRIDE
  477. #define DP_TX_TID_OVERRIDE(_msdu_info, _nbuf) \
  478. ((_msdu_info)->tid = qdf_nbuf_get_priority(_nbuf))
  479. #else
  480. #define DP_TX_TID_OVERRIDE(_msdu_info, _nbuf)
  481. #endif
  482. /* TODO TX_FEATURE_NOT_YET */
  483. static inline void dp_tx_comp_process_exception(struct dp_tx_desc_s *tx_desc)
  484. {
  485. return;
  486. }
  487. /* TODO TX_FEATURE_NOT_YET */
  488. void dp_tx_desc_flush(struct dp_pdev *pdev, struct dp_vdev *vdev,
  489. bool force_free);
  490. QDF_STATUS dp_tx_vdev_attach(struct dp_vdev *vdev);
  491. QDF_STATUS dp_tx_vdev_detach(struct dp_vdev *vdev);
  492. void dp_tx_vdev_update_search_flags(struct dp_vdev *vdev);
  493. QDF_STATUS dp_soc_tx_desc_sw_pools_alloc(struct dp_soc *soc);
  494. QDF_STATUS dp_soc_tx_desc_sw_pools_init(struct dp_soc *soc);
  495. void dp_soc_tx_desc_sw_pools_free(struct dp_soc *soc);
  496. void dp_soc_tx_desc_sw_pools_deinit(struct dp_soc *soc);
  497. void
  498. dp_handle_wbm_internal_error(struct dp_soc *soc, void *hal_desc,
  499. uint32_t buf_type);
  500. #else /* QCA_HOST_MODE_WIFI_DISABLED */
  501. static inline
  502. QDF_STATUS dp_soc_tx_desc_sw_pools_alloc(struct dp_soc *soc)
  503. {
  504. return QDF_STATUS_SUCCESS;
  505. }
  506. static inline
  507. QDF_STATUS dp_soc_tx_desc_sw_pools_init(struct dp_soc *soc)
  508. {
  509. return QDF_STATUS_SUCCESS;
  510. }
  511. static inline void dp_soc_tx_desc_sw_pools_free(struct dp_soc *soc)
  512. {
  513. }
  514. static inline void dp_soc_tx_desc_sw_pools_deinit(struct dp_soc *soc)
  515. {
  516. }
  517. static inline
  518. void dp_tx_desc_flush(struct dp_pdev *pdev, struct dp_vdev *vdev,
  519. bool force_free)
  520. {
  521. }
  522. static inline QDF_STATUS dp_tx_vdev_attach(struct dp_vdev *vdev)
  523. {
  524. return QDF_STATUS_SUCCESS;
  525. }
  526. static inline QDF_STATUS dp_tx_vdev_detach(struct dp_vdev *vdev)
  527. {
  528. return QDF_STATUS_SUCCESS;
  529. }
  530. static inline void dp_tx_vdev_update_search_flags(struct dp_vdev *vdev)
  531. {
  532. }
  533. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  534. #ifdef FEATURE_PERPKT_INFO
  535. QDF_STATUS
  536. dp_get_completion_indication_for_stack(struct dp_soc *soc,
  537. struct dp_pdev *pdev,
  538. struct dp_peer *peer,
  539. struct hal_tx_completion_status *ts,
  540. qdf_nbuf_t netbuf,
  541. uint64_t time_latency);
  542. void dp_send_completion_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  543. uint16_t peer_id, uint32_t ppdu_id,
  544. qdf_nbuf_t netbuf);
  545. #else
  546. static inline
  547. QDF_STATUS dp_get_completion_indication_for_stack(struct dp_soc *soc,
  548. struct dp_pdev *pdev,
  549. struct dp_peer *peer,
  550. struct hal_tx_completion_status *ts,
  551. qdf_nbuf_t netbuf,
  552. uint64_t time_latency)
  553. {
  554. return QDF_STATUS_E_NOSUPPORT;
  555. }
  556. static inline
  557. void dp_send_completion_to_stack(struct dp_soc *soc, struct dp_pdev *pdev,
  558. uint16_t peer_id, uint32_t ppdu_id,
  559. qdf_nbuf_t netbuf)
  560. {
  561. }
  562. #endif
  563. #ifndef WLAN_TX_PKT_CAPTURE_ENH
  564. static inline
  565. QDF_STATUS dp_peer_set_tx_capture_enabled(struct dp_pdev *pdev,
  566. struct dp_peer *peer_handle,
  567. uint8_t value, uint8_t *peer_mac)
  568. {
  569. return QDF_STATUS_SUCCESS;
  570. }
  571. #endif
  572. #ifdef WLAN_FEATURE_PKT_CAPTURE_V2
  573. void dp_send_completion_to_pkt_capture(struct dp_soc *soc,
  574. struct dp_tx_desc_s *desc,
  575. struct hal_tx_completion_status *ts);
  576. #else
  577. static inline void
  578. dp_send_completion_to_pkt_capture(struct dp_soc *soc,
  579. struct dp_tx_desc_s *desc,
  580. struct hal_tx_completion_status *ts)
  581. {
  582. }
  583. #endif
  584. #ifndef QCA_HOST_MODE_WIFI_DISABLED
  585. #ifdef WLAN_DP_FEATURE_SW_LATENCY_MGR
  586. /**
  587. * dp_tx_update_stats() - Update soc level tx stats
  588. * @soc: DP soc handle
  589. * @nbuf: packet being transmitted
  590. *
  591. * Returns: none
  592. */
  593. void dp_tx_update_stats(struct dp_soc *soc,
  594. qdf_nbuf_t nbuf);
  595. /**
  596. * dp_tx_attempt_coalescing() - Check and attempt TCL register write coalescing
  597. * @soc: Datapath soc handle
  598. * @tx_desc: tx packet descriptor
  599. * @tid: TID for pkt transmission
  600. *
  601. * Returns: 1, if coalescing is to be done
  602. * 0, if coalescing is not to be done
  603. */
  604. int
  605. dp_tx_attempt_coalescing(struct dp_soc *soc, struct dp_vdev *vdev,
  606. struct dp_tx_desc_s *tx_desc,
  607. uint8_t tid);
  608. /**
  609. * dp_tx_ring_access_end() - HAL ring access end for data transmission
  610. * @soc: Datapath soc handle
  611. * @hal_ring_hdl: HAL ring handle
  612. * @coalesce: Coalesce the current write or not
  613. *
  614. * Returns: none
  615. */
  616. void
  617. dp_tx_ring_access_end(struct dp_soc *soc, hal_ring_handle_t hal_ring_hdl,
  618. int coalesce);
  619. #else
  620. /**
  621. * dp_tx_update_stats() - Update soc level tx stats
  622. * @soc: DP soc handle
  623. * @nbuf: packet being transmitted
  624. *
  625. * Returns: none
  626. */
  627. static inline void dp_tx_update_stats(struct dp_soc *soc,
  628. qdf_nbuf_t nbuf) { }
  629. static inline void
  630. dp_tx_ring_access_end(struct dp_soc *soc, hal_ring_handle_t hal_ring_hdl,
  631. int coalesce)
  632. {
  633. dp_tx_hal_ring_access_end(soc, hal_ring_hdl);
  634. }
  635. static inline int
  636. dp_tx_attempt_coalescing(struct dp_soc *soc, struct dp_vdev *vdev,
  637. struct dp_tx_desc_s *tx_desc,
  638. uint8_t tid)
  639. {
  640. return 0;
  641. }
  642. #endif /* WLAN_DP_FEATURE_SW_LATENCY_MGR */
  643. #ifdef FEATURE_RUNTIME_PM
  644. void
  645. dp_tx_ring_access_end_wrapper(struct dp_soc *soc,
  646. hal_ring_handle_t hal_ring_hdl,
  647. int coalesce);
  648. #else
  649. static inline void
  650. dp_tx_ring_access_end_wrapper(struct dp_soc *soc,
  651. hal_ring_handle_t hal_ring_hdl,
  652. int coalesce)
  653. {
  654. dp_tx_ring_access_end(soc, hal_ring_hdl, coalesce);
  655. }
  656. #endif
  657. #endif /* QCA_HOST_MODE_WIFI_DISABLED */
  658. #ifdef DP_TX_HW_DESC_HISTORY
  659. static inline void
  660. dp_tx_hw_desc_update_evt(uint8_t *hal_tx_desc_cached,
  661. hal_ring_handle_t hal_ring_hdl,
  662. struct dp_soc *soc)
  663. {
  664. struct dp_tx_hw_desc_evt *evt;
  665. uint64_t idx = 0;
  666. if (!soc->tx_hw_desc_history)
  667. return;
  668. idx = ++soc->tx_hw_desc_history->index;
  669. if (idx == DP_TX_HW_DESC_HIST_MAX)
  670. soc->tx_hw_desc_history->index = 0;
  671. idx = qdf_do_div_rem(idx, DP_TX_HW_DESC_HIST_MAX);
  672. evt = &soc->tx_hw_desc_history->entry[idx];
  673. qdf_mem_copy(evt->tcl_desc, hal_tx_desc_cached, HAL_TX_DESC_LEN_BYTES);
  674. evt->posted = qdf_get_log_timestamp();
  675. hal_get_sw_hptp(soc->hal_soc, hal_ring_hdl, &evt->tp, &evt->hp);
  676. }
  677. #else
  678. static inline void
  679. dp_tx_hw_desc_update_evt(uint8_t *hal_tx_desc_cached,
  680. hal_ring_handle_t hal_ring_hdl,
  681. struct dp_soc *soc)
  682. {
  683. }
  684. #endif
  685. #endif