dp_main.c 251 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563564565566567568569570571572573574575576577578579580581582583584585586587588589590591592593594595596597598599600601602603604605606607608609610611612613614615616617618619620621622623624625626627628629630631632633634635636637638639640641642643644645646647648649650651652653654655656657658659660661662663664665666667668669670671672673674675676677678679680681682683684685686687688689690691692693694695696697698699700701702703704705706707708709710711712713714715716717718719720721722723724725726727728729730731732733734735736737738739740741742743744745746747748749750751752753754755756757758759760761762763764765766767768769770771772773774775776777778779780781782783784785786787788789790791792793794795796797798799800801802803804805806807808809810811812813814815816817818819820821822823824825826827828829830831832833834835836837838839840841842843844845846847848849850851852853854855856857858859860861862863864865866867868869870871872873874875876877878879880881882883884885886887888889890891892893894895896897898899900901902903904905906907908909910911912913914915916917918919920921922923924925926927928929930931932933934935936937938939940941942943944945946947948949950951952953954955956957958959960961962963964965966967968969970971972973974975976977978979980981982983984985986987988989990991992993994995996997998999100010011002100310041005100610071008100910101011101210131014101510161017101810191020102110221023102410251026102710281029103010311032103310341035103610371038103910401041104210431044104510461047104810491050105110521053105410551056105710581059106010611062106310641065106610671068106910701071107210731074107510761077107810791080108110821083108410851086108710881089109010911092109310941095109610971098109911001101110211031104110511061107110811091110111111121113111411151116111711181119112011211122112311241125112611271128112911301131113211331134113511361137113811391140114111421143114411451146114711481149115011511152115311541155115611571158115911601161116211631164116511661167116811691170117111721173117411751176117711781179118011811182118311841185118611871188118911901191119211931194119511961197119811991200120112021203120412051206120712081209121012111212121312141215121612171218121912201221122212231224122512261227122812291230123112321233123412351236123712381239124012411242124312441245124612471248124912501251125212531254125512561257125812591260126112621263126412651266126712681269127012711272127312741275127612771278127912801281128212831284128512861287128812891290129112921293129412951296129712981299130013011302130313041305130613071308130913101311131213131314131513161317131813191320132113221323132413251326132713281329133013311332133313341335133613371338133913401341134213431344134513461347134813491350135113521353135413551356135713581359136013611362136313641365136613671368136913701371137213731374137513761377137813791380138113821383138413851386138713881389139013911392139313941395139613971398139914001401140214031404140514061407140814091410141114121413141414151416141714181419142014211422142314241425142614271428142914301431143214331434143514361437143814391440144114421443144414451446144714481449145014511452145314541455145614571458145914601461146214631464146514661467146814691470147114721473147414751476147714781479148014811482148314841485148614871488148914901491149214931494149514961497149814991500150115021503150415051506150715081509151015111512151315141515151615171518151915201521152215231524152515261527152815291530153115321533153415351536153715381539154015411542154315441545154615471548154915501551155215531554155515561557155815591560156115621563156415651566156715681569157015711572157315741575157615771578157915801581158215831584158515861587158815891590159115921593159415951596159715981599160016011602160316041605160616071608160916101611161216131614161516161617161816191620162116221623162416251626162716281629163016311632163316341635163616371638163916401641164216431644164516461647164816491650165116521653165416551656165716581659166016611662166316641665166616671668166916701671167216731674167516761677167816791680168116821683168416851686168716881689169016911692169316941695169616971698169917001701170217031704170517061707170817091710171117121713171417151716171717181719172017211722172317241725172617271728172917301731173217331734173517361737173817391740174117421743174417451746174717481749175017511752175317541755175617571758175917601761176217631764176517661767176817691770177117721773177417751776177717781779178017811782178317841785178617871788178917901791179217931794179517961797179817991800180118021803180418051806180718081809181018111812181318141815181618171818181918201821182218231824182518261827182818291830183118321833183418351836183718381839184018411842184318441845184618471848184918501851185218531854185518561857185818591860186118621863186418651866186718681869187018711872187318741875187618771878187918801881188218831884188518861887188818891890189118921893189418951896189718981899190019011902190319041905190619071908190919101911191219131914191519161917191819191920192119221923192419251926192719281929193019311932193319341935193619371938193919401941194219431944194519461947194819491950195119521953195419551956195719581959196019611962196319641965196619671968196919701971197219731974197519761977197819791980198119821983198419851986198719881989199019911992199319941995199619971998199920002001200220032004200520062007200820092010201120122013201420152016201720182019202020212022202320242025202620272028202920302031203220332034203520362037203820392040204120422043204420452046204720482049205020512052205320542055205620572058205920602061206220632064206520662067206820692070207120722073207420752076207720782079208020812082208320842085208620872088208920902091209220932094209520962097209820992100210121022103210421052106210721082109211021112112211321142115211621172118211921202121212221232124212521262127212821292130213121322133213421352136213721382139214021412142214321442145214621472148214921502151215221532154215521562157215821592160216121622163216421652166216721682169217021712172217321742175217621772178217921802181218221832184218521862187218821892190219121922193219421952196219721982199220022012202220322042205220622072208220922102211221222132214221522162217221822192220222122222223222422252226222722282229223022312232223322342235223622372238223922402241224222432244224522462247224822492250225122522253225422552256225722582259226022612262226322642265226622672268226922702271227222732274227522762277227822792280228122822283228422852286228722882289229022912292229322942295229622972298229923002301230223032304230523062307230823092310231123122313231423152316231723182319232023212322232323242325232623272328232923302331233223332334233523362337233823392340234123422343234423452346234723482349235023512352235323542355235623572358235923602361236223632364236523662367236823692370237123722373237423752376237723782379238023812382238323842385238623872388238923902391239223932394239523962397239823992400240124022403240424052406240724082409241024112412241324142415241624172418241924202421242224232424242524262427242824292430243124322433243424352436243724382439244024412442244324442445244624472448244924502451245224532454245524562457245824592460246124622463246424652466246724682469247024712472247324742475247624772478247924802481248224832484248524862487248824892490249124922493249424952496249724982499250025012502250325042505250625072508250925102511251225132514251525162517251825192520252125222523252425252526252725282529253025312532253325342535253625372538253925402541254225432544254525462547254825492550255125522553255425552556255725582559256025612562256325642565256625672568256925702571257225732574257525762577257825792580258125822583258425852586258725882589259025912592259325942595259625972598259926002601260226032604260526062607260826092610261126122613261426152616261726182619262026212622262326242625262626272628262926302631263226332634263526362637263826392640264126422643264426452646264726482649265026512652265326542655265626572658265926602661266226632664266526662667266826692670267126722673267426752676267726782679268026812682268326842685268626872688268926902691269226932694269526962697269826992700270127022703270427052706270727082709271027112712271327142715271627172718271927202721272227232724272527262727272827292730273127322733273427352736273727382739274027412742274327442745274627472748274927502751275227532754275527562757275827592760276127622763276427652766276727682769277027712772277327742775277627772778277927802781278227832784278527862787278827892790279127922793279427952796279727982799280028012802280328042805280628072808280928102811281228132814281528162817281828192820282128222823282428252826282728282829283028312832283328342835283628372838283928402841284228432844284528462847284828492850285128522853285428552856285728582859286028612862286328642865286628672868286928702871287228732874287528762877287828792880288128822883288428852886288728882889289028912892289328942895289628972898289929002901290229032904290529062907290829092910291129122913291429152916291729182919292029212922292329242925292629272928292929302931293229332934293529362937293829392940294129422943294429452946294729482949295029512952295329542955295629572958295929602961296229632964296529662967296829692970297129722973297429752976297729782979298029812982298329842985298629872988298929902991299229932994299529962997299829993000300130023003300430053006300730083009301030113012301330143015301630173018301930203021302230233024302530263027302830293030303130323033303430353036303730383039304030413042304330443045304630473048304930503051305230533054305530563057305830593060306130623063306430653066306730683069307030713072307330743075307630773078307930803081308230833084308530863087308830893090309130923093309430953096309730983099310031013102310331043105310631073108310931103111311231133114311531163117311831193120312131223123312431253126312731283129313031313132313331343135313631373138313931403141314231433144314531463147314831493150315131523153315431553156315731583159316031613162316331643165316631673168316931703171317231733174317531763177317831793180318131823183318431853186318731883189319031913192319331943195319631973198319932003201320232033204320532063207320832093210321132123213321432153216321732183219322032213222322332243225322632273228322932303231323232333234323532363237323832393240324132423243324432453246324732483249325032513252325332543255325632573258325932603261326232633264326532663267326832693270327132723273327432753276327732783279328032813282328332843285328632873288328932903291329232933294329532963297329832993300330133023303330433053306330733083309331033113312331333143315331633173318331933203321332233233324332533263327332833293330333133323333333433353336333733383339334033413342334333443345334633473348334933503351335233533354335533563357335833593360336133623363336433653366336733683369337033713372337333743375337633773378337933803381338233833384338533863387338833893390339133923393339433953396339733983399340034013402340334043405340634073408340934103411341234133414341534163417341834193420342134223423342434253426342734283429343034313432343334343435343634373438343934403441344234433444344534463447344834493450345134523453345434553456345734583459346034613462346334643465346634673468346934703471347234733474347534763477347834793480348134823483348434853486348734883489349034913492349334943495349634973498349935003501350235033504350535063507350835093510351135123513351435153516351735183519352035213522352335243525352635273528352935303531353235333534353535363537353835393540354135423543354435453546354735483549355035513552355335543555355635573558355935603561356235633564356535663567356835693570357135723573357435753576357735783579358035813582358335843585358635873588358935903591359235933594359535963597359835993600360136023603360436053606360736083609361036113612361336143615361636173618361936203621362236233624362536263627362836293630363136323633363436353636363736383639364036413642364336443645364636473648364936503651365236533654365536563657365836593660366136623663366436653666366736683669367036713672367336743675367636773678367936803681368236833684368536863687368836893690369136923693369436953696369736983699370037013702370337043705370637073708370937103711371237133714371537163717371837193720372137223723372437253726372737283729373037313732373337343735373637373738373937403741374237433744374537463747374837493750375137523753375437553756375737583759376037613762376337643765376637673768376937703771377237733774377537763777377837793780378137823783378437853786378737883789379037913792379337943795379637973798379938003801380238033804380538063807380838093810381138123813381438153816381738183819382038213822382338243825382638273828382938303831383238333834383538363837383838393840384138423843384438453846384738483849385038513852385338543855385638573858385938603861386238633864386538663867386838693870387138723873387438753876387738783879388038813882388338843885388638873888388938903891389238933894389538963897389838993900390139023903390439053906390739083909391039113912391339143915391639173918391939203921392239233924392539263927392839293930393139323933393439353936393739383939394039413942394339443945394639473948394939503951395239533954395539563957395839593960396139623963396439653966396739683969397039713972397339743975397639773978397939803981398239833984398539863987398839893990399139923993399439953996399739983999400040014002400340044005400640074008400940104011401240134014401540164017401840194020402140224023402440254026402740284029403040314032403340344035403640374038403940404041404240434044404540464047404840494050405140524053405440554056405740584059406040614062406340644065406640674068406940704071407240734074407540764077407840794080408140824083408440854086408740884089409040914092409340944095409640974098409941004101410241034104410541064107410841094110411141124113411441154116411741184119412041214122412341244125412641274128412941304131413241334134413541364137413841394140414141424143414441454146414741484149415041514152415341544155415641574158415941604161416241634164416541664167416841694170417141724173417441754176417741784179418041814182418341844185418641874188418941904191419241934194419541964197419841994200420142024203420442054206420742084209421042114212421342144215421642174218421942204221422242234224422542264227422842294230423142324233423442354236423742384239424042414242424342444245424642474248424942504251425242534254425542564257425842594260426142624263426442654266426742684269427042714272427342744275427642774278427942804281428242834284428542864287428842894290429142924293429442954296429742984299430043014302430343044305430643074308430943104311431243134314431543164317431843194320432143224323432443254326432743284329433043314332433343344335433643374338433943404341434243434344434543464347434843494350435143524353435443554356435743584359436043614362436343644365436643674368436943704371437243734374437543764377437843794380438143824383438443854386438743884389439043914392439343944395439643974398439944004401440244034404440544064407440844094410441144124413441444154416441744184419442044214422442344244425442644274428442944304431443244334434443544364437443844394440444144424443444444454446444744484449445044514452445344544455445644574458445944604461446244634464446544664467446844694470447144724473447444754476447744784479448044814482448344844485448644874488448944904491449244934494449544964497449844994500450145024503450445054506450745084509451045114512451345144515451645174518451945204521452245234524452545264527452845294530453145324533453445354536453745384539454045414542454345444545454645474548454945504551455245534554455545564557455845594560456145624563456445654566456745684569457045714572457345744575457645774578457945804581458245834584458545864587458845894590459145924593459445954596459745984599460046014602460346044605460646074608460946104611461246134614461546164617461846194620462146224623462446254626462746284629463046314632463346344635463646374638463946404641464246434644464546464647464846494650465146524653465446554656465746584659466046614662466346644665466646674668466946704671467246734674467546764677467846794680468146824683468446854686468746884689469046914692469346944695469646974698469947004701470247034704470547064707470847094710471147124713471447154716471747184719472047214722472347244725472647274728472947304731473247334734473547364737473847394740474147424743474447454746474747484749475047514752475347544755475647574758475947604761476247634764476547664767476847694770477147724773477447754776477747784779478047814782478347844785478647874788478947904791479247934794479547964797479847994800480148024803480448054806480748084809481048114812481348144815481648174818481948204821482248234824482548264827482848294830483148324833483448354836483748384839484048414842484348444845484648474848484948504851485248534854485548564857485848594860486148624863486448654866486748684869487048714872487348744875487648774878487948804881488248834884488548864887488848894890489148924893489448954896489748984899490049014902490349044905490649074908490949104911491249134914491549164917491849194920492149224923492449254926492749284929493049314932493349344935493649374938493949404941494249434944494549464947494849494950495149524953495449554956495749584959496049614962496349644965496649674968496949704971497249734974497549764977497849794980498149824983498449854986498749884989499049914992499349944995499649974998499950005001500250035004500550065007500850095010501150125013501450155016501750185019502050215022502350245025502650275028502950305031503250335034503550365037503850395040504150425043504450455046504750485049505050515052505350545055505650575058505950605061506250635064506550665067506850695070507150725073507450755076507750785079508050815082508350845085508650875088508950905091509250935094509550965097509850995100510151025103510451055106510751085109511051115112511351145115511651175118511951205121512251235124512551265127512851295130513151325133513451355136513751385139514051415142514351445145514651475148514951505151515251535154515551565157515851595160516151625163516451655166516751685169517051715172517351745175517651775178517951805181518251835184518551865187518851895190519151925193519451955196519751985199520052015202520352045205520652075208520952105211521252135214521552165217521852195220522152225223522452255226522752285229523052315232523352345235523652375238523952405241524252435244524552465247524852495250525152525253525452555256525752585259526052615262526352645265526652675268526952705271527252735274527552765277527852795280528152825283528452855286528752885289529052915292529352945295529652975298529953005301530253035304530553065307530853095310531153125313531453155316531753185319532053215322532353245325532653275328532953305331533253335334533553365337533853395340534153425343534453455346534753485349535053515352535353545355535653575358535953605361536253635364536553665367536853695370537153725373537453755376537753785379538053815382538353845385538653875388538953905391539253935394539553965397539853995400540154025403540454055406540754085409541054115412541354145415541654175418541954205421542254235424542554265427542854295430543154325433543454355436543754385439544054415442544354445445544654475448544954505451545254535454545554565457545854595460546154625463546454655466546754685469547054715472547354745475547654775478547954805481548254835484548554865487548854895490549154925493549454955496549754985499550055015502550355045505550655075508550955105511551255135514551555165517551855195520552155225523552455255526552755285529553055315532553355345535553655375538553955405541554255435544554555465547554855495550555155525553555455555556555755585559556055615562556355645565556655675568556955705571557255735574557555765577557855795580558155825583558455855586558755885589559055915592559355945595559655975598559956005601560256035604560556065607560856095610561156125613561456155616561756185619562056215622562356245625562656275628562956305631563256335634563556365637563856395640564156425643564456455646564756485649565056515652565356545655565656575658565956605661566256635664566556665667566856695670567156725673567456755676567756785679568056815682568356845685568656875688568956905691569256935694569556965697569856995700570157025703570457055706570757085709571057115712571357145715571657175718571957205721572257235724572557265727572857295730573157325733573457355736573757385739574057415742574357445745574657475748574957505751575257535754575557565757575857595760576157625763576457655766576757685769577057715772577357745775577657775778577957805781578257835784578557865787578857895790579157925793579457955796579757985799580058015802580358045805580658075808580958105811581258135814581558165817581858195820582158225823582458255826582758285829583058315832583358345835583658375838583958405841584258435844584558465847584858495850585158525853585458555856585758585859586058615862586358645865586658675868586958705871587258735874587558765877587858795880588158825883588458855886588758885889589058915892589358945895589658975898589959005901590259035904590559065907590859095910591159125913591459155916591759185919592059215922592359245925592659275928592959305931593259335934593559365937593859395940594159425943594459455946594759485949595059515952595359545955595659575958595959605961596259635964596559665967596859695970597159725973597459755976597759785979598059815982598359845985598659875988598959905991599259935994599559965997599859996000600160026003600460056006600760086009601060116012601360146015601660176018601960206021602260236024602560266027602860296030603160326033603460356036603760386039604060416042604360446045604660476048604960506051605260536054605560566057605860596060606160626063606460656066606760686069607060716072607360746075607660776078607960806081608260836084608560866087608860896090609160926093609460956096609760986099610061016102610361046105610661076108610961106111611261136114611561166117611861196120612161226123612461256126612761286129613061316132613361346135613661376138613961406141614261436144614561466147614861496150615161526153615461556156615761586159616061616162616361646165616661676168616961706171617261736174617561766177617861796180618161826183618461856186618761886189619061916192619361946195619661976198619962006201620262036204620562066207620862096210621162126213621462156216621762186219622062216222622362246225622662276228622962306231623262336234623562366237623862396240624162426243624462456246624762486249625062516252625362546255625662576258625962606261626262636264626562666267626862696270627162726273627462756276627762786279628062816282628362846285628662876288628962906291629262936294629562966297629862996300630163026303630463056306630763086309631063116312631363146315631663176318631963206321632263236324632563266327632863296330633163326333633463356336633763386339634063416342634363446345634663476348634963506351635263536354635563566357635863596360636163626363636463656366636763686369637063716372637363746375637663776378637963806381638263836384638563866387638863896390639163926393639463956396639763986399640064016402640364046405640664076408640964106411641264136414641564166417641864196420642164226423642464256426642764286429643064316432643364346435643664376438643964406441644264436444644564466447644864496450645164526453645464556456645764586459646064616462646364646465646664676468646964706471647264736474647564766477647864796480648164826483648464856486648764886489649064916492649364946495649664976498649965006501650265036504650565066507650865096510651165126513651465156516651765186519652065216522652365246525652665276528652965306531653265336534653565366537653865396540654165426543654465456546654765486549655065516552655365546555655665576558655965606561656265636564656565666567656865696570657165726573657465756576657765786579658065816582658365846585658665876588658965906591659265936594659565966597659865996600660166026603660466056606660766086609661066116612661366146615661666176618661966206621662266236624662566266627662866296630663166326633663466356636663766386639664066416642664366446645664666476648664966506651665266536654665566566657665866596660666166626663666466656666666766686669667066716672667366746675667666776678667966806681668266836684668566866687668866896690669166926693669466956696669766986699670067016702670367046705670667076708670967106711671267136714671567166717671867196720672167226723672467256726672767286729673067316732673367346735673667376738673967406741674267436744674567466747674867496750675167526753675467556756675767586759676067616762676367646765676667676768676967706771677267736774677567766777677867796780678167826783678467856786678767886789679067916792679367946795679667976798679968006801680268036804680568066807680868096810681168126813681468156816681768186819682068216822682368246825682668276828682968306831683268336834683568366837683868396840684168426843684468456846684768486849685068516852685368546855685668576858685968606861686268636864686568666867686868696870687168726873687468756876687768786879688068816882688368846885688668876888688968906891689268936894689568966897689868996900690169026903690469056906690769086909691069116912691369146915691669176918691969206921692269236924692569266927692869296930693169326933693469356936693769386939694069416942694369446945694669476948694969506951695269536954695569566957695869596960696169626963696469656966696769686969697069716972697369746975697669776978697969806981698269836984698569866987698869896990699169926993699469956996699769986999700070017002700370047005700670077008700970107011701270137014701570167017701870197020702170227023702470257026702770287029703070317032703370347035703670377038703970407041704270437044704570467047704870497050705170527053705470557056705770587059706070617062706370647065706670677068706970707071707270737074707570767077707870797080708170827083708470857086708770887089709070917092709370947095709670977098709971007101710271037104710571067107710871097110711171127113711471157116711771187119712071217122712371247125712671277128712971307131713271337134713571367137713871397140714171427143714471457146714771487149715071517152715371547155715671577158715971607161716271637164716571667167716871697170717171727173717471757176717771787179718071817182718371847185718671877188718971907191719271937194719571967197719871997200720172027203720472057206720772087209721072117212721372147215721672177218721972207221722272237224722572267227722872297230723172327233723472357236723772387239724072417242724372447245724672477248724972507251725272537254725572567257725872597260726172627263726472657266726772687269727072717272727372747275727672777278727972807281728272837284728572867287728872897290729172927293729472957296729772987299730073017302730373047305730673077308730973107311731273137314731573167317731873197320732173227323732473257326732773287329733073317332733373347335733673377338733973407341734273437344734573467347734873497350735173527353735473557356735773587359736073617362736373647365736673677368736973707371737273737374737573767377737873797380738173827383738473857386738773887389739073917392739373947395739673977398739974007401740274037404740574067407740874097410741174127413741474157416741774187419742074217422742374247425742674277428742974307431743274337434743574367437743874397440744174427443744474457446744774487449745074517452745374547455745674577458745974607461746274637464746574667467746874697470747174727473747474757476747774787479748074817482748374847485748674877488748974907491749274937494749574967497749874997500750175027503750475057506750775087509751075117512751375147515751675177518751975207521752275237524752575267527752875297530753175327533753475357536753775387539754075417542754375447545754675477548754975507551755275537554755575567557755875597560756175627563756475657566756775687569757075717572757375747575757675777578757975807581758275837584758575867587758875897590759175927593759475957596759775987599760076017602760376047605760676077608760976107611761276137614761576167617761876197620762176227623762476257626762776287629763076317632763376347635763676377638763976407641764276437644764576467647764876497650765176527653765476557656765776587659766076617662766376647665766676677668766976707671767276737674767576767677767876797680768176827683768476857686768776887689769076917692769376947695769676977698769977007701770277037704770577067707770877097710771177127713771477157716771777187719772077217722772377247725772677277728772977307731773277337734773577367737773877397740774177427743774477457746774777487749775077517752775377547755775677577758775977607761776277637764776577667767776877697770777177727773777477757776777777787779778077817782778377847785778677877788778977907791779277937794779577967797779877997800780178027803780478057806780778087809781078117812781378147815781678177818781978207821782278237824782578267827782878297830783178327833783478357836783778387839784078417842784378447845784678477848784978507851785278537854785578567857785878597860786178627863786478657866786778687869787078717872787378747875787678777878787978807881788278837884788578867887788878897890789178927893789478957896789778987899790079017902790379047905790679077908790979107911791279137914791579167917791879197920792179227923792479257926792779287929793079317932793379347935793679377938793979407941794279437944794579467947794879497950795179527953795479557956795779587959796079617962796379647965796679677968796979707971797279737974797579767977797879797980798179827983798479857986798779887989799079917992799379947995799679977998799980008001800280038004800580068007800880098010801180128013801480158016801780188019802080218022802380248025802680278028802980308031803280338034803580368037803880398040804180428043804480458046804780488049805080518052805380548055805680578058805980608061806280638064806580668067806880698070807180728073807480758076807780788079808080818082808380848085808680878088808980908091809280938094809580968097809880998100810181028103810481058106810781088109811081118112811381148115811681178118811981208121812281238124812581268127812881298130813181328133813481358136813781388139814081418142814381448145814681478148814981508151815281538154815581568157815881598160816181628163816481658166816781688169817081718172817381748175817681778178817981808181818281838184818581868187818881898190819181928193819481958196819781988199820082018202820382048205820682078208820982108211821282138214821582168217821882198220822182228223822482258226822782288229823082318232823382348235823682378238823982408241824282438244824582468247824882498250825182528253825482558256825782588259826082618262826382648265826682678268826982708271827282738274827582768277827882798280828182828283828482858286828782888289829082918292829382948295829682978298829983008301830283038304830583068307830883098310831183128313831483158316831783188319832083218322832383248325832683278328832983308331833283338334833583368337833883398340834183428343834483458346834783488349835083518352835383548355835683578358835983608361836283638364836583668367836883698370837183728373837483758376837783788379838083818382838383848385838683878388838983908391839283938394839583968397839883998400840184028403840484058406840784088409841084118412841384148415841684178418841984208421842284238424842584268427842884298430843184328433843484358436843784388439844084418442844384448445844684478448844984508451845284538454845584568457845884598460846184628463846484658466846784688469847084718472847384748475847684778478847984808481848284838484848584868487848884898490849184928493849484958496849784988499850085018502850385048505850685078508850985108511851285138514851585168517851885198520852185228523852485258526852785288529853085318532853385348535853685378538853985408541854285438544854585468547854885498550855185528553855485558556855785588559856085618562856385648565856685678568856985708571857285738574857585768577857885798580858185828583858485858586858785888589859085918592859385948595859685978598859986008601860286038604860586068607860886098610861186128613861486158616861786188619862086218622862386248625862686278628862986308631863286338634863586368637863886398640864186428643864486458646864786488649865086518652865386548655865686578658865986608661866286638664866586668667866886698670867186728673867486758676867786788679868086818682868386848685868686878688868986908691869286938694869586968697869886998700870187028703870487058706870787088709871087118712871387148715871687178718871987208721872287238724872587268727872887298730873187328733873487358736873787388739874087418742874387448745874687478748874987508751875287538754875587568757875887598760876187628763876487658766876787688769877087718772877387748775877687778778877987808781878287838784878587868787878887898790879187928793879487958796879787988799880088018802880388048805880688078808880988108811881288138814881588168817881888198820882188228823882488258826882788288829883088318832883388348835883688378838883988408841884288438844884588468847884888498850885188528853885488558856885788588859886088618862886388648865886688678868886988708871887288738874887588768877887888798880888188828883888488858886888788888889889088918892889388948895889688978898889989008901890289038904890589068907890889098910891189128913891489158916891789188919892089218922892389248925892689278928892989308931893289338934893589368937893889398940894189428943894489458946894789488949895089518952895389548955895689578958895989608961896289638964896589668967896889698970897189728973897489758976897789788979898089818982898389848985898689878988898989908991899289938994899589968997899889999000900190029003900490059006900790089009901090119012901390149015901690179018901990209021902290239024902590269027902890299030903190329033903490359036903790389039904090419042904390449045904690479048904990509051905290539054905590569057905890599060906190629063906490659066906790689069907090719072907390749075907690779078907990809081908290839084908590869087908890899090909190929093909490959096909790989099910091019102910391049105
  1. /*
  2. * Copyright (c) 2016-2018 The Linux Foundation. All rights reserved.
  3. *
  4. * Permission to use, copy, modify, and/or distribute this software for
  5. * any purpose with or without fee is hereby granted, provided that the
  6. * above copyright notice and this permission notice appear in all
  7. * copies.
  8. *
  9. * THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL
  10. * WARRANTIES WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED
  11. * WARRANTIES OF MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE
  12. * AUTHOR BE LIABLE FOR ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL
  13. * DAMAGES OR ANY DAMAGES WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR
  14. * PROFITS, WHETHER IN AN ACTION OF CONTRACT, NEGLIGENCE OR OTHER
  15. * TORTIOUS ACTION, ARISING OUT OF OR IN CONNECTION WITH THE USE OR
  16. * PERFORMANCE OF THIS SOFTWARE.
  17. */
  18. #include <qdf_types.h>
  19. #include <qdf_lock.h>
  20. #include <qdf_net_types.h>
  21. #include <qdf_lro.h>
  22. #include <qdf_module.h>
  23. #include <hal_hw_headers.h>
  24. #include <hal_api.h>
  25. #include <hif.h>
  26. #include <htt.h>
  27. #include <wdi_event.h>
  28. #include <queue.h>
  29. #include "dp_htt.h"
  30. #include "dp_types.h"
  31. #include "dp_internal.h"
  32. #include "dp_tx.h"
  33. #include "dp_tx_desc.h"
  34. #include "dp_rx.h"
  35. #include <cdp_txrx_handle.h>
  36. #include <wlan_cfg.h>
  37. #include "cdp_txrx_cmn_struct.h"
  38. #include "cdp_txrx_stats_struct.h"
  39. #include "cdp_txrx_cmn_reg.h"
  40. #include <qdf_util.h>
  41. #include "dp_peer.h"
  42. #include "dp_rx_mon.h"
  43. #include "htt_stats.h"
  44. #include "qdf_mem.h" /* qdf_mem_malloc,free */
  45. #include "cfg_ucfg_api.h"
  46. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  47. #include "cdp_txrx_flow_ctrl_v2.h"
  48. #else
  49. static inline void
  50. cdp_dump_flow_pool_info(struct cdp_soc_t *soc)
  51. {
  52. return;
  53. }
  54. #endif
  55. #include "dp_ipa.h"
  56. #include "dp_cal_client_api.h"
  57. #ifdef CONFIG_MCL
  58. extern int con_mode_monitor;
  59. #ifndef REMOVE_PKT_LOG
  60. #include <pktlog_ac_api.h>
  61. #include <pktlog_ac.h>
  62. #endif
  63. #endif
  64. static void dp_pktlogmod_exit(struct dp_pdev *handle);
  65. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  66. uint8_t *peer_mac_addr,
  67. struct cdp_ctrl_objmgr_peer *ctrl_peer);
  68. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap);
  69. static void dp_ppdu_ring_reset(struct dp_pdev *pdev);
  70. static void dp_ppdu_ring_cfg(struct dp_pdev *pdev);
  71. #define DP_INTR_POLL_TIMER_MS 10
  72. #define DP_WDS_AGING_TIMER_DEFAULT_MS 120000
  73. #define DP_MCS_LENGTH (6*MAX_MCS)
  74. #define DP_NSS_LENGTH (6*SS_COUNT)
  75. #define DP_RXDMA_ERR_LENGTH (6*HAL_RXDMA_ERR_MAX)
  76. #define DP_MAX_INT_CONTEXTS_STRING_LENGTH (6 * WLAN_CFG_INT_NUM_CONTEXTS)
  77. #define DP_REO_ERR_LENGTH (6*HAL_REO_ERR_MAX)
  78. #define DP_MAX_MCS_STRING_LEN 30
  79. #define DP_CURR_FW_STATS_AVAIL 19
  80. #define DP_HTT_DBG_EXT_STATS_MAX 256
  81. #define DP_MAX_SLEEP_TIME 100
  82. #ifdef IPA_OFFLOAD
  83. /* Exclude IPA rings from the interrupt context */
  84. #define TX_RING_MASK_VAL 0xb
  85. #define RX_RING_MASK_VAL 0x7
  86. #else
  87. #define TX_RING_MASK_VAL 0xF
  88. #define RX_RING_MASK_VAL 0xF
  89. #endif
  90. #define STR_MAXLEN 64
  91. #define DP_PPDU_STATS_CFG_ALL 0xFFFF
  92. /* PPDU stats mask sent to FW to enable enhanced stats */
  93. #define DP_PPDU_STATS_CFG_ENH_STATS 0xE67
  94. /* PPDU stats mask sent to FW to support debug sniffer feature */
  95. #define DP_PPDU_STATS_CFG_SNIFFER 0x2FFF
  96. /* PPDU stats mask sent to FW to support BPR feature*/
  97. #define DP_PPDU_STATS_CFG_BPR 0x2000
  98. /* PPDU stats mask sent to FW to support BPR and enhanced stats feature */
  99. #define DP_PPDU_STATS_CFG_BPR_ENH (DP_PPDU_STATS_CFG_BPR | \
  100. DP_PPDU_STATS_CFG_ENH_STATS)
  101. /* PPDU stats mask sent to FW to support BPR and pcktlog stats feature */
  102. #define DP_PPDU_STATS_CFG_BPR_PKTLOG (DP_PPDU_STATS_CFG_BPR | \
  103. DP_PPDU_TXLITE_STATS_BITMASK_CFG)
  104. #define RNG_ERR "SRNG setup failed for"
  105. /**
  106. * default_dscp_tid_map - Default DSCP-TID mapping
  107. *
  108. * DSCP TID
  109. * 000000 0
  110. * 001000 1
  111. * 010000 2
  112. * 011000 3
  113. * 100000 4
  114. * 101000 5
  115. * 110000 6
  116. * 111000 7
  117. */
  118. static uint8_t default_dscp_tid_map[DSCP_TID_MAP_MAX] = {
  119. 0, 0, 0, 0, 0, 0, 0, 0,
  120. 1, 1, 1, 1, 1, 1, 1, 1,
  121. 2, 2, 2, 2, 2, 2, 2, 2,
  122. 3, 3, 3, 3, 3, 3, 3, 3,
  123. 4, 4, 4, 4, 4, 4, 4, 4,
  124. 5, 5, 5, 5, 5, 5, 5, 5,
  125. 6, 6, 6, 6, 6, 6, 6, 6,
  126. 7, 7, 7, 7, 7, 7, 7, 7,
  127. };
  128. /*
  129. * struct dp_rate_debug
  130. *
  131. * @mcs_type: print string for a given mcs
  132. * @valid: valid mcs rate?
  133. */
  134. struct dp_rate_debug {
  135. char mcs_type[DP_MAX_MCS_STRING_LEN];
  136. uint8_t valid;
  137. };
  138. #define MCS_VALID 1
  139. #define MCS_INVALID 0
  140. static const struct dp_rate_debug dp_rate_string[DOT11_MAX][MAX_MCS] = {
  141. {
  142. {"OFDM 48 Mbps", MCS_VALID},
  143. {"OFDM 24 Mbps", MCS_VALID},
  144. {"OFDM 12 Mbps", MCS_VALID},
  145. {"OFDM 6 Mbps ", MCS_VALID},
  146. {"OFDM 54 Mbps", MCS_VALID},
  147. {"OFDM 36 Mbps", MCS_VALID},
  148. {"OFDM 18 Mbps", MCS_VALID},
  149. {"OFDM 9 Mbps ", MCS_VALID},
  150. {"INVALID ", MCS_INVALID},
  151. {"INVALID ", MCS_INVALID},
  152. {"INVALID ", MCS_INVALID},
  153. {"INVALID ", MCS_INVALID},
  154. {"INVALID ", MCS_VALID},
  155. },
  156. {
  157. {"CCK 11 Mbps Long ", MCS_VALID},
  158. {"CCK 5.5 Mbps Long ", MCS_VALID},
  159. {"CCK 2 Mbps Long ", MCS_VALID},
  160. {"CCK 1 Mbps Long ", MCS_VALID},
  161. {"CCK 11 Mbps Short ", MCS_VALID},
  162. {"CCK 5.5 Mbps Short", MCS_VALID},
  163. {"CCK 2 Mbps Short ", MCS_VALID},
  164. {"INVALID ", MCS_INVALID},
  165. {"INVALID ", MCS_INVALID},
  166. {"INVALID ", MCS_INVALID},
  167. {"INVALID ", MCS_INVALID},
  168. {"INVALID ", MCS_INVALID},
  169. {"INVALID ", MCS_VALID},
  170. },
  171. {
  172. {"HT MCS 0 (BPSK 1/2) ", MCS_VALID},
  173. {"HT MCS 1 (QPSK 1/2) ", MCS_VALID},
  174. {"HT MCS 2 (QPSK 3/4) ", MCS_VALID},
  175. {"HT MCS 3 (16-QAM 1/2)", MCS_VALID},
  176. {"HT MCS 4 (16-QAM 3/4)", MCS_VALID},
  177. {"HT MCS 5 (64-QAM 2/3)", MCS_VALID},
  178. {"HT MCS 6 (64-QAM 3/4)", MCS_VALID},
  179. {"HT MCS 7 (64-QAM 5/6)", MCS_VALID},
  180. {"INVALID ", MCS_INVALID},
  181. {"INVALID ", MCS_INVALID},
  182. {"INVALID ", MCS_INVALID},
  183. {"INVALID ", MCS_INVALID},
  184. {"INVALID ", MCS_VALID},
  185. },
  186. {
  187. {"VHT MCS 0 (BPSK 1/2) ", MCS_VALID},
  188. {"VHT MCS 1 (QPSK 1/2) ", MCS_VALID},
  189. {"VHT MCS 2 (QPSK 3/4) ", MCS_VALID},
  190. {"VHT MCS 3 (16-QAM 1/2) ", MCS_VALID},
  191. {"VHT MCS 4 (16-QAM 3/4) ", MCS_VALID},
  192. {"VHT MCS 5 (64-QAM 2/3) ", MCS_VALID},
  193. {"VHT MCS 6 (64-QAM 3/4) ", MCS_VALID},
  194. {"VHT MCS 7 (64-QAM 5/6) ", MCS_VALID},
  195. {"VHT MCS 8 (256-QAM 3/4) ", MCS_VALID},
  196. {"VHT MCS 9 (256-QAM 5/6) ", MCS_VALID},
  197. {"VHT MCS 10 (1024-QAM 3/4)", MCS_VALID},
  198. {"VHT MCS 11 (1024-QAM 5/6)", MCS_VALID},
  199. {"INVALID ", MCS_VALID},
  200. },
  201. {
  202. {"HE MCS 0 (BPSK 1/2) ", MCS_VALID},
  203. {"HE MCS 1 (QPSK 1/2) ", MCS_VALID},
  204. {"HE MCS 2 (QPSK 3/4) ", MCS_VALID},
  205. {"HE MCS 3 (16-QAM 1/2) ", MCS_VALID},
  206. {"HE MCS 4 (16-QAM 3/4) ", MCS_VALID},
  207. {"HE MCS 5 (64-QAM 2/3) ", MCS_VALID},
  208. {"HE MCS 6 (64-QAM 3/4) ", MCS_VALID},
  209. {"HE MCS 7 (64-QAM 5/6) ", MCS_VALID},
  210. {"HE MCS 8 (256-QAM 3/4) ", MCS_VALID},
  211. {"HE MCS 9 (256-QAM 5/6) ", MCS_VALID},
  212. {"HE MCS 10 (1024-QAM 3/4)", MCS_VALID},
  213. {"HE MCS 11 (1024-QAM 5/6)", MCS_VALID},
  214. {"INVALID ", MCS_VALID},
  215. }
  216. };
  217. /**
  218. * @brief Cpu ring map types
  219. */
  220. enum dp_cpu_ring_map_types {
  221. DP_DEFAULT_MAP,
  222. DP_NSS_FIRST_RADIO_OFFLOADED_MAP,
  223. DP_NSS_SECOND_RADIO_OFFLOADED_MAP,
  224. DP_NSS_ALL_RADIO_OFFLOADED_MAP,
  225. DP_CPU_RING_MAP_MAX
  226. };
  227. /**
  228. * @brief Cpu to tx ring map
  229. */
  230. #ifdef CONFIG_WIN
  231. static uint8_t
  232. dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  233. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  234. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  235. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  236. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2}
  237. };
  238. #else
  239. static uint8_t
  240. dp_cpu_ring_map[DP_CPU_RING_MAP_MAX][WLAN_CFG_INT_NUM_CONTEXTS] = {
  241. {0x0, 0x1, 0x2, 0x0, 0x0, 0x1, 0x2},
  242. {0x1, 0x2, 0x1, 0x2, 0x1, 0x2, 0x1},
  243. {0x0, 0x2, 0x0, 0x2, 0x0, 0x2, 0x0},
  244. {0x2, 0x2, 0x2, 0x2, 0x2, 0x2, 0x2}
  245. };
  246. #endif
  247. /**
  248. * @brief Select the type of statistics
  249. */
  250. enum dp_stats_type {
  251. STATS_FW = 0,
  252. STATS_HOST = 1,
  253. STATS_TYPE_MAX = 2,
  254. };
  255. /**
  256. * @brief General Firmware statistics options
  257. *
  258. */
  259. enum dp_fw_stats {
  260. TXRX_FW_STATS_INVALID = -1,
  261. };
  262. /**
  263. * dp_stats_mapping_table - Firmware and Host statistics
  264. * currently supported
  265. */
  266. const int dp_stats_mapping_table[][STATS_TYPE_MAX] = {
  267. {HTT_DBG_EXT_STATS_RESET, TXRX_HOST_STATS_INVALID},
  268. {HTT_DBG_EXT_STATS_PDEV_TX, TXRX_HOST_STATS_INVALID},
  269. {HTT_DBG_EXT_STATS_PDEV_RX, TXRX_HOST_STATS_INVALID},
  270. {HTT_DBG_EXT_STATS_PDEV_TX_HWQ, TXRX_HOST_STATS_INVALID},
  271. {HTT_DBG_EXT_STATS_PDEV_TX_SCHED, TXRX_HOST_STATS_INVALID},
  272. {HTT_DBG_EXT_STATS_PDEV_ERROR, TXRX_HOST_STATS_INVALID},
  273. {HTT_DBG_EXT_STATS_PDEV_TQM, TXRX_HOST_STATS_INVALID},
  274. {HTT_DBG_EXT_STATS_TQM_CMDQ, TXRX_HOST_STATS_INVALID},
  275. {HTT_DBG_EXT_STATS_TX_DE_INFO, TXRX_HOST_STATS_INVALID},
  276. {HTT_DBG_EXT_STATS_PDEV_TX_RATE, TXRX_HOST_STATS_INVALID},
  277. {HTT_DBG_EXT_STATS_PDEV_RX_RATE, TXRX_HOST_STATS_INVALID},
  278. {TXRX_FW_STATS_INVALID, TXRX_HOST_STATS_INVALID},
  279. {HTT_DBG_EXT_STATS_TX_SELFGEN_INFO, TXRX_HOST_STATS_INVALID},
  280. {HTT_DBG_EXT_STATS_TX_MU_HWQ, TXRX_HOST_STATS_INVALID},
  281. {HTT_DBG_EXT_STATS_RING_IF_INFO, TXRX_HOST_STATS_INVALID},
  282. {HTT_DBG_EXT_STATS_SRNG_INFO, TXRX_HOST_STATS_INVALID},
  283. {HTT_DBG_EXT_STATS_SFM_INFO, TXRX_HOST_STATS_INVALID},
  284. {HTT_DBG_EXT_STATS_PDEV_TX_MU, TXRX_HOST_STATS_INVALID},
  285. {HTT_DBG_EXT_STATS_ACTIVE_PEERS_LIST, TXRX_HOST_STATS_INVALID},
  286. /* Last ENUM for HTT FW STATS */
  287. {DP_HTT_DBG_EXT_STATS_MAX, TXRX_HOST_STATS_INVALID},
  288. {TXRX_FW_STATS_INVALID, TXRX_CLEAR_STATS},
  289. {TXRX_FW_STATS_INVALID, TXRX_RX_RATE_STATS},
  290. {TXRX_FW_STATS_INVALID, TXRX_TX_RATE_STATS},
  291. {TXRX_FW_STATS_INVALID, TXRX_TX_HOST_STATS},
  292. {TXRX_FW_STATS_INVALID, TXRX_RX_HOST_STATS},
  293. {TXRX_FW_STATS_INVALID, TXRX_AST_STATS},
  294. {TXRX_FW_STATS_INVALID, TXRX_SRNG_PTR_STATS},
  295. {TXRX_FW_STATS_INVALID, TXRX_RX_MON_STATS},
  296. {TXRX_FW_STATS_INVALID, TXRX_REO_QUEUE_STATS},
  297. {TXRX_FW_STATS_INVALID, TXRX_SOC_CFG_PARAMS},
  298. {TXRX_FW_STATS_INVALID, TXRX_PDEV_CFG_PARAMS},
  299. };
  300. /* MCL specific functions */
  301. #ifdef CONFIG_MCL
  302. /**
  303. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  304. * @soc: pointer to dp_soc handle
  305. * @intr_ctx_num: interrupt context number for which mon mask is needed
  306. *
  307. * For MCL, monitor mode rings are being processed in timer contexts (polled).
  308. * This function is returning 0, since in interrupt mode(softirq based RX),
  309. * we donot want to process monitor mode rings in a softirq.
  310. *
  311. * So, in case packet log is enabled for SAP/STA/P2P modes,
  312. * regular interrupt processing will not process monitor mode rings. It would be
  313. * done in a separate timer context.
  314. *
  315. * Return: 0
  316. */
  317. static inline
  318. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  319. {
  320. return 0;
  321. }
  322. /*
  323. * dp_service_mon_rings()- timer to reap monitor rings
  324. * reqd as we are not getting ppdu end interrupts
  325. * @arg: SoC Handle
  326. *
  327. * Return:
  328. *
  329. */
  330. static void dp_service_mon_rings(void *arg)
  331. {
  332. struct dp_soc *soc = (struct dp_soc *)arg;
  333. int ring = 0, work_done, mac_id;
  334. struct dp_pdev *pdev = NULL;
  335. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  336. pdev = soc->pdev_list[ring];
  337. if (!pdev)
  338. continue;
  339. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  340. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  341. pdev->pdev_id);
  342. work_done = dp_mon_process(soc, mac_for_pdev,
  343. QCA_NAPI_BUDGET);
  344. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  345. FL("Reaped %d descs from Monitor rings"),
  346. work_done);
  347. }
  348. }
  349. qdf_timer_mod(&soc->mon_reap_timer, DP_INTR_POLL_TIMER_MS);
  350. }
  351. #ifndef REMOVE_PKT_LOG
  352. /**
  353. * dp_pkt_log_init() - API to initialize packet log
  354. * @ppdev: physical device handle
  355. * @scn: HIF context
  356. *
  357. * Return: none
  358. */
  359. void dp_pkt_log_init(struct cdp_pdev *ppdev, void *scn)
  360. {
  361. struct dp_pdev *handle = (struct dp_pdev *)ppdev;
  362. if (handle->pkt_log_init) {
  363. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  364. "%s: Packet log not initialized", __func__);
  365. return;
  366. }
  367. pktlog_sethandle(&handle->pl_dev, scn);
  368. pktlog_set_callback_regtype(PKTLOG_LITE_CALLBACK_REGISTRATION);
  369. if (pktlogmod_init(scn)) {
  370. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  371. "%s: pktlogmod_init failed", __func__);
  372. handle->pkt_log_init = false;
  373. } else {
  374. handle->pkt_log_init = true;
  375. }
  376. }
  377. /**
  378. * dp_pkt_log_con_service() - connect packet log service
  379. * @ppdev: physical device handle
  380. * @scn: device context
  381. *
  382. * Return: none
  383. */
  384. static void dp_pkt_log_con_service(struct cdp_pdev *ppdev, void *scn)
  385. {
  386. struct dp_pdev *pdev = (struct dp_pdev *)ppdev;
  387. dp_pkt_log_init((struct cdp_pdev *)pdev, scn);
  388. pktlog_htc_attach();
  389. }
  390. /**
  391. * dp_pktlogmod_exit() - API to cleanup pktlog info
  392. * @handle: Pdev handle
  393. *
  394. * Return: none
  395. */
  396. static void dp_pktlogmod_exit(struct dp_pdev *handle)
  397. {
  398. void *scn = (void *)handle->soc->hif_handle;
  399. if (!scn) {
  400. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  401. "%s: Invalid hif(scn) handle", __func__);
  402. return;
  403. }
  404. pktlogmod_exit(scn);
  405. handle->pkt_log_init = false;
  406. }
  407. #endif
  408. #else
  409. static void dp_pktlogmod_exit(struct dp_pdev *handle) { }
  410. /**
  411. * dp_soc_get_mon_mask_for_interrupt_mode() - get mon mode mask for intr mode
  412. * @soc: pointer to dp_soc handle
  413. * @intr_ctx_num: interrupt context number for which mon mask is needed
  414. *
  415. * Return: mon mask value
  416. */
  417. static inline
  418. uint32_t dp_soc_get_mon_mask_for_interrupt_mode(struct dp_soc *soc, int intr_ctx_num)
  419. {
  420. return wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  421. }
  422. #endif
  423. /**
  424. * dp_get_dp_vdev_from_cdp_vdev() - get dp_vdev from cdp_vdev by type-casting
  425. * @cdp_opaque_vdev: pointer to cdp_vdev
  426. *
  427. * Return: pointer to dp_vdev
  428. */
  429. static
  430. struct dp_vdev * dp_get_dp_vdev_from_cdp_vdev(struct cdp_vdev *cdp_opaque_vdev)
  431. {
  432. return (struct dp_vdev *)cdp_opaque_vdev;
  433. }
  434. static int dp_peer_add_ast_wifi3(struct cdp_soc_t *soc_hdl,
  435. struct cdp_peer *peer_hdl,
  436. uint8_t *mac_addr,
  437. enum cdp_txrx_ast_entry_type type,
  438. uint32_t flags)
  439. {
  440. return dp_peer_add_ast((struct dp_soc *)soc_hdl,
  441. (struct dp_peer *)peer_hdl,
  442. mac_addr,
  443. type,
  444. flags);
  445. }
  446. static void dp_peer_del_ast_wifi3(struct cdp_soc_t *soc_hdl,
  447. void *ast_entry_hdl)
  448. {
  449. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  450. qdf_spin_lock_bh(&soc->ast_lock);
  451. dp_peer_del_ast((struct dp_soc *)soc_hdl,
  452. (struct dp_ast_entry *)ast_entry_hdl);
  453. qdf_spin_unlock_bh(&soc->ast_lock);
  454. }
  455. static int dp_peer_update_ast_wifi3(struct cdp_soc_t *soc_hdl,
  456. struct cdp_peer *peer_hdl,
  457. uint8_t *wds_macaddr,
  458. uint32_t flags)
  459. {
  460. int status = -1;
  461. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  462. struct dp_ast_entry *ast_entry = NULL;
  463. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  464. qdf_spin_lock_bh(&soc->ast_lock);
  465. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  466. peer->vdev->pdev->pdev_id);
  467. if (ast_entry) {
  468. status = dp_peer_update_ast(soc,
  469. peer,
  470. ast_entry, flags);
  471. }
  472. qdf_spin_unlock_bh(&soc->ast_lock);
  473. return status;
  474. }
  475. /*
  476. * dp_wds_reset_ast_wifi3() - Reset the is_active param for ast entry
  477. * @soc_handle: Datapath SOC handle
  478. * @wds_macaddr: WDS entry MAC Address
  479. * Return: None
  480. */
  481. static void dp_wds_reset_ast_wifi3(struct cdp_soc_t *soc_hdl,
  482. uint8_t *wds_macaddr, void *vdev_handle)
  483. {
  484. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  485. struct dp_ast_entry *ast_entry = NULL;
  486. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  487. qdf_spin_lock_bh(&soc->ast_lock);
  488. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, wds_macaddr,
  489. vdev->pdev->pdev_id);
  490. if (ast_entry) {
  491. if ((ast_entry->type != CDP_TXRX_AST_TYPE_STATIC) &&
  492. (ast_entry->type != CDP_TXRX_AST_TYPE_SELF) &&
  493. (ast_entry->type != CDP_TXRX_AST_TYPE_STA_BSS)) {
  494. ast_entry->is_active = TRUE;
  495. }
  496. }
  497. qdf_spin_unlock_bh(&soc->ast_lock);
  498. }
  499. /*
  500. * dp_wds_reset_ast_table_wifi3() - Reset the is_active param for all ast entry
  501. * @soc: Datapath SOC handle
  502. *
  503. * Return: None
  504. */
  505. static void dp_wds_reset_ast_table_wifi3(struct cdp_soc_t *soc_hdl,
  506. void *vdev_hdl)
  507. {
  508. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  509. struct dp_pdev *pdev;
  510. struct dp_vdev *vdev;
  511. struct dp_peer *peer;
  512. struct dp_ast_entry *ase, *temp_ase;
  513. int i;
  514. qdf_spin_lock_bh(&soc->ast_lock);
  515. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  516. pdev = soc->pdev_list[i];
  517. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  518. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  519. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  520. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  521. if ((ase->type ==
  522. CDP_TXRX_AST_TYPE_STATIC) ||
  523. (ase->type ==
  524. CDP_TXRX_AST_TYPE_SELF) ||
  525. (ase->type ==
  526. CDP_TXRX_AST_TYPE_STA_BSS))
  527. continue;
  528. ase->is_active = TRUE;
  529. }
  530. }
  531. }
  532. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  533. }
  534. qdf_spin_unlock_bh(&soc->ast_lock);
  535. }
  536. /*
  537. * dp_wds_flush_ast_table_wifi3() - Delete all wds and hmwds ast entry
  538. * @soc: Datapath SOC handle
  539. *
  540. * Return: None
  541. */
  542. static void dp_wds_flush_ast_table_wifi3(struct cdp_soc_t *soc_hdl)
  543. {
  544. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  545. struct dp_pdev *pdev;
  546. struct dp_vdev *vdev;
  547. struct dp_peer *peer;
  548. struct dp_ast_entry *ase, *temp_ase;
  549. int i;
  550. qdf_spin_lock_bh(&soc->ast_lock);
  551. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  552. pdev = soc->pdev_list[i];
  553. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  554. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  555. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  556. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  557. if ((ase->type ==
  558. CDP_TXRX_AST_TYPE_STATIC) ||
  559. (ase->type ==
  560. CDP_TXRX_AST_TYPE_SELF) ||
  561. (ase->type ==
  562. CDP_TXRX_AST_TYPE_STA_BSS))
  563. continue;
  564. dp_peer_del_ast(soc, ase);
  565. }
  566. }
  567. }
  568. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  569. }
  570. qdf_spin_unlock_bh(&soc->ast_lock);
  571. }
  572. static void *dp_peer_ast_hash_find_soc_wifi3(struct cdp_soc_t *soc_hdl,
  573. uint8_t *ast_mac_addr)
  574. {
  575. struct dp_ast_entry *ast_entry;
  576. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  577. qdf_spin_lock_bh(&soc->ast_lock);
  578. ast_entry = dp_peer_ast_hash_find_soc(soc, ast_mac_addr);
  579. qdf_spin_unlock_bh(&soc->ast_lock);
  580. return (void *)ast_entry;
  581. }
  582. static void *dp_peer_ast_hash_find_by_pdevid_wifi3(struct cdp_soc_t *soc_hdl,
  583. uint8_t *ast_mac_addr,
  584. uint8_t pdev_id)
  585. {
  586. struct dp_ast_entry *ast_entry;
  587. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  588. qdf_spin_lock_bh(&soc->ast_lock);
  589. ast_entry = dp_peer_ast_hash_find_by_pdevid(soc, ast_mac_addr, pdev_id);
  590. qdf_spin_unlock_bh(&soc->ast_lock);
  591. return (void *)ast_entry;
  592. }
  593. static uint8_t dp_peer_ast_get_pdev_id_wifi3(struct cdp_soc_t *soc_hdl,
  594. void *ast_entry_hdl)
  595. {
  596. return dp_peer_ast_get_pdev_id((struct dp_soc *)soc_hdl,
  597. (struct dp_ast_entry *)ast_entry_hdl);
  598. }
  599. static uint8_t dp_peer_ast_get_next_hop_wifi3(struct cdp_soc_t *soc_hdl,
  600. void *ast_entry_hdl)
  601. {
  602. return dp_peer_ast_get_next_hop((struct dp_soc *)soc_hdl,
  603. (struct dp_ast_entry *)ast_entry_hdl);
  604. }
  605. static void dp_peer_ast_set_type_wifi3(
  606. struct cdp_soc_t *soc_hdl,
  607. void *ast_entry_hdl,
  608. enum cdp_txrx_ast_entry_type type)
  609. {
  610. dp_peer_ast_set_type((struct dp_soc *)soc_hdl,
  611. (struct dp_ast_entry *)ast_entry_hdl,
  612. type);
  613. }
  614. static enum cdp_txrx_ast_entry_type dp_peer_ast_get_type_wifi3(
  615. struct cdp_soc_t *soc_hdl,
  616. void *ast_entry_hdl)
  617. {
  618. return ((struct dp_ast_entry *)ast_entry_hdl)->type;
  619. }
  620. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  621. void dp_peer_ast_set_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  622. void *ast_entry,
  623. void *cp_ctx)
  624. {
  625. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  626. qdf_spin_lock_bh(&soc->ast_lock);
  627. dp_peer_ast_set_cp_ctx(soc,
  628. (struct dp_ast_entry *)ast_entry, cp_ctx);
  629. qdf_spin_unlock_bh(&soc->ast_lock);
  630. }
  631. void *dp_peer_ast_get_cp_ctx_wifi3(struct cdp_soc_t *soc_handle,
  632. void *ast_entry)
  633. {
  634. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  635. void *cp_ctx = NULL;
  636. qdf_spin_lock_bh(&soc->ast_lock);
  637. cp_ctx = dp_peer_ast_get_cp_ctx(soc,
  638. (struct dp_ast_entry *)ast_entry);
  639. qdf_spin_unlock_bh(&soc->ast_lock);
  640. return cp_ctx;
  641. }
  642. bool dp_peer_ast_get_wmi_sent_wifi3(struct cdp_soc_t *soc_handle,
  643. void *ast_entry)
  644. {
  645. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  646. bool wmi_sent = false;
  647. qdf_spin_lock_bh(&soc->ast_lock);
  648. wmi_sent = dp_peer_ast_get_wmi_sent(soc,
  649. (struct dp_ast_entry *)ast_entry);
  650. qdf_spin_unlock_bh(&soc->ast_lock);
  651. return wmi_sent;
  652. }
  653. void dp_peer_ast_free_entry_wifi3(struct cdp_soc_t *soc_handle,
  654. void *ast_entry)
  655. {
  656. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  657. qdf_spin_lock_bh(&soc->ast_lock);
  658. dp_peer_ast_free_entry(soc, (struct dp_ast_entry *)ast_entry);
  659. qdf_spin_unlock_bh(&soc->ast_lock);
  660. }
  661. #endif
  662. static struct cdp_peer *dp_peer_ast_get_peer_wifi3(
  663. struct cdp_soc_t *soc_hdl,
  664. void *ast_entry_hdl)
  665. {
  666. return (struct cdp_peer *)((struct dp_ast_entry *)ast_entry_hdl)->peer;
  667. }
  668. static uint32_t dp_peer_ast_get_nexhop_peer_id_wifi3(
  669. struct cdp_soc_t *soc_hdl,
  670. void *ast_entry_hdl)
  671. {
  672. return ((struct dp_ast_entry *)ast_entry_hdl)->peer->peer_ids[0];
  673. }
  674. /**
  675. * dp_srng_find_ring_in_mask() - find which ext_group a ring belongs
  676. * @ring_num: ring num of the ring being queried
  677. * @grp_mask: the grp_mask array for the ring type in question.
  678. *
  679. * The grp_mask array is indexed by group number and the bit fields correspond
  680. * to ring numbers. We are finding which interrupt group a ring belongs to.
  681. *
  682. * Return: the index in the grp_mask array with the ring number.
  683. * -QDF_STATUS_E_NOENT if no entry is found
  684. */
  685. static int dp_srng_find_ring_in_mask(int ring_num, int *grp_mask)
  686. {
  687. int ext_group_num;
  688. int mask = 1 << ring_num;
  689. for (ext_group_num = 0; ext_group_num < WLAN_CFG_INT_NUM_CONTEXTS;
  690. ext_group_num++) {
  691. if (mask & grp_mask[ext_group_num])
  692. return ext_group_num;
  693. }
  694. return -QDF_STATUS_E_NOENT;
  695. }
  696. static int dp_srng_calculate_msi_group(struct dp_soc *soc,
  697. enum hal_ring_type ring_type,
  698. int ring_num)
  699. {
  700. int *grp_mask;
  701. switch (ring_type) {
  702. case WBM2SW_RELEASE:
  703. /* dp_tx_comp_handler - soc->tx_comp_ring */
  704. if (ring_num < 3)
  705. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  706. /* dp_rx_wbm_err_process - soc->rx_rel_ring */
  707. else if (ring_num == 3) {
  708. /* sw treats this as a separate ring type */
  709. grp_mask = &soc->wlan_cfg_ctx->
  710. int_rx_wbm_rel_ring_mask[0];
  711. ring_num = 0;
  712. } else {
  713. qdf_assert(0);
  714. return -QDF_STATUS_E_NOENT;
  715. }
  716. break;
  717. case REO_EXCEPTION:
  718. /* dp_rx_err_process - &soc->reo_exception_ring */
  719. grp_mask = &soc->wlan_cfg_ctx->int_rx_err_ring_mask[0];
  720. break;
  721. case REO_DST:
  722. /* dp_rx_process - soc->reo_dest_ring */
  723. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  724. break;
  725. case REO_STATUS:
  726. /* dp_reo_status_ring_handler - soc->reo_status_ring */
  727. grp_mask = &soc->wlan_cfg_ctx->int_reo_status_ring_mask[0];
  728. break;
  729. /* dp_rx_mon_status_srng_process - pdev->rxdma_mon_status_ring*/
  730. case RXDMA_MONITOR_STATUS:
  731. /* dp_rx_mon_dest_process - pdev->rxdma_mon_dst_ring */
  732. case RXDMA_MONITOR_DST:
  733. /* dp_mon_process */
  734. grp_mask = &soc->wlan_cfg_ctx->int_rx_mon_ring_mask[0];
  735. break;
  736. case RXDMA_DST:
  737. /* dp_rxdma_err_process */
  738. grp_mask = &soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[0];
  739. break;
  740. case RXDMA_BUF:
  741. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  742. break;
  743. case RXDMA_MONITOR_BUF:
  744. /* TODO: support low_thresh interrupt */
  745. return -QDF_STATUS_E_NOENT;
  746. break;
  747. case TCL_DATA:
  748. case TCL_CMD:
  749. case REO_CMD:
  750. case SW2WBM_RELEASE:
  751. case WBM_IDLE_LINK:
  752. /* normally empty SW_TO_HW rings */
  753. return -QDF_STATUS_E_NOENT;
  754. break;
  755. case TCL_STATUS:
  756. case REO_REINJECT:
  757. /* misc unused rings */
  758. return -QDF_STATUS_E_NOENT;
  759. break;
  760. case CE_SRC:
  761. case CE_DST:
  762. case CE_DST_STATUS:
  763. /* CE_rings - currently handled by hif */
  764. default:
  765. return -QDF_STATUS_E_NOENT;
  766. break;
  767. }
  768. return dp_srng_find_ring_in_mask(ring_num, grp_mask);
  769. }
  770. static void dp_srng_msi_setup(struct dp_soc *soc, struct hal_srng_params
  771. *ring_params, int ring_type, int ring_num)
  772. {
  773. int msi_group_number;
  774. int msi_data_count;
  775. int ret;
  776. uint32_t msi_data_start, msi_irq_start, addr_low, addr_high;
  777. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  778. &msi_data_count, &msi_data_start,
  779. &msi_irq_start);
  780. if (ret)
  781. return;
  782. msi_group_number = dp_srng_calculate_msi_group(soc, ring_type,
  783. ring_num);
  784. if (msi_group_number < 0) {
  785. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  786. FL("ring not part of an ext_group; ring_type: %d,ring_num %d"),
  787. ring_type, ring_num);
  788. ring_params->msi_addr = 0;
  789. ring_params->msi_data = 0;
  790. return;
  791. }
  792. if (msi_group_number > msi_data_count) {
  793. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  794. FL("2 msi_groups will share an msi; msi_group_num %d"),
  795. msi_group_number);
  796. QDF_ASSERT(0);
  797. }
  798. pld_get_msi_address(soc->osdev->dev, &addr_low, &addr_high);
  799. ring_params->msi_addr = addr_low;
  800. ring_params->msi_addr |= (qdf_dma_addr_t)(((uint64_t)addr_high) << 32);
  801. ring_params->msi_data = (msi_group_number % msi_data_count)
  802. + msi_data_start;
  803. ring_params->flags |= HAL_SRNG_MSI_INTR;
  804. }
  805. /**
  806. * dp_print_ast_stats() - Dump AST table contents
  807. * @soc: Datapath soc handle
  808. *
  809. * return void
  810. */
  811. #ifdef FEATURE_AST
  812. static void dp_print_ast_stats(struct dp_soc *soc)
  813. {
  814. uint8_t i;
  815. uint8_t num_entries = 0;
  816. struct dp_vdev *vdev;
  817. struct dp_pdev *pdev;
  818. struct dp_peer *peer;
  819. struct dp_ast_entry *ase, *tmp_ase;
  820. char type[CDP_TXRX_AST_TYPE_MAX][10] = {
  821. "NONE", "STATIC", "SELF", "WDS", "MEC", "HMWDS", "BSS",
  822. "DA", "HMWDS_SEC"};
  823. DP_PRINT_STATS("AST Stats:");
  824. DP_PRINT_STATS(" Entries Added = %d", soc->stats.ast.added);
  825. DP_PRINT_STATS(" Entries Deleted = %d", soc->stats.ast.deleted);
  826. DP_PRINT_STATS(" Entries Agedout = %d", soc->stats.ast.aged_out);
  827. DP_PRINT_STATS("AST Table:");
  828. qdf_spin_lock_bh(&soc->ast_lock);
  829. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  830. pdev = soc->pdev_list[i];
  831. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  832. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  833. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  834. DP_PEER_ITERATE_ASE_LIST(peer, ase, tmp_ase) {
  835. DP_PRINT_STATS("%6d mac_addr = %pM"
  836. " peer_mac_addr = %pM"
  837. " type = %s"
  838. " next_hop = %d"
  839. " is_active = %d"
  840. " is_bss = %d"
  841. " ast_idx = %d"
  842. " ast_hash = %d"
  843. " pdev_id = %d"
  844. " vdev_id = %d"
  845. " wmi_sent = %d",
  846. ++num_entries,
  847. ase->mac_addr.raw,
  848. ase->peer->mac_addr.raw,
  849. type[ase->type],
  850. ase->next_hop,
  851. ase->is_active,
  852. ase->is_bss,
  853. ase->ast_idx,
  854. ase->ast_hash_value,
  855. ase->pdev_id,
  856. ase->vdev_id,
  857. ase->wmi_sent);
  858. }
  859. }
  860. }
  861. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  862. }
  863. qdf_spin_unlock_bh(&soc->ast_lock);
  864. }
  865. #else
  866. static void dp_print_ast_stats(struct dp_soc *soc)
  867. {
  868. DP_PRINT_STATS("AST Stats not available.Enable FEATURE_AST");
  869. return;
  870. }
  871. #endif
  872. static void dp_print_peer_table(struct dp_vdev *vdev)
  873. {
  874. struct dp_peer *peer = NULL;
  875. DP_PRINT_STATS("Dumping Peer Table Stats:");
  876. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  877. if (!peer) {
  878. DP_PRINT_STATS("Invalid Peer");
  879. return;
  880. }
  881. DP_PRINT_STATS(" peer_mac_addr = %pM"
  882. " nawds_enabled = %d"
  883. " bss_peer = %d"
  884. " wapi = %d"
  885. " wds_enabled = %d"
  886. " delete in progress = %d",
  887. peer->mac_addr.raw,
  888. peer->nawds_enabled,
  889. peer->bss_peer,
  890. peer->wapi,
  891. peer->wds_enabled,
  892. peer->delete_in_progress);
  893. }
  894. }
  895. /*
  896. * dp_setup_srng - Internal function to setup SRNG rings used by data path
  897. */
  898. static int dp_srng_setup(struct dp_soc *soc, struct dp_srng *srng,
  899. int ring_type, int ring_num, int mac_id, uint32_t num_entries)
  900. {
  901. void *hal_soc = soc->hal_soc;
  902. uint32_t entry_size = hal_srng_get_entrysize(hal_soc, ring_type);
  903. /* TODO: See if we should get align size from hal */
  904. uint32_t ring_base_align = 8;
  905. struct hal_srng_params ring_params;
  906. uint32_t max_entries = hal_srng_max_entries(hal_soc, ring_type);
  907. /* TODO: Currently hal layer takes care of endianness related settings.
  908. * See if these settings need to passed from DP layer
  909. */
  910. ring_params.flags = 0;
  911. num_entries = (num_entries > max_entries) ? max_entries : num_entries;
  912. srng->hal_srng = NULL;
  913. srng->alloc_size = (num_entries * entry_size) + ring_base_align - 1;
  914. srng->num_entries = num_entries;
  915. srng->base_vaddr_unaligned = qdf_mem_alloc_consistent(
  916. soc->osdev, soc->osdev->dev, srng->alloc_size,
  917. &(srng->base_paddr_unaligned));
  918. if (!srng->base_vaddr_unaligned) {
  919. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  920. FL("alloc failed - ring_type: %d, ring_num %d"),
  921. ring_type, ring_num);
  922. return QDF_STATUS_E_NOMEM;
  923. }
  924. ring_params.ring_base_vaddr = srng->base_vaddr_unaligned +
  925. ((unsigned long)srng->base_vaddr_unaligned % ring_base_align);
  926. ring_params.ring_base_paddr = srng->base_paddr_unaligned +
  927. ((unsigned long)(ring_params.ring_base_vaddr) -
  928. (unsigned long)srng->base_vaddr_unaligned);
  929. ring_params.num_entries = num_entries;
  930. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  931. FL("Ring type: %d, num:%d vaddr %pK paddr %pK entries %u"),
  932. ring_type, ring_num, (void *)ring_params.ring_base_vaddr,
  933. (void *)ring_params.ring_base_paddr, ring_params.num_entries);
  934. if (soc->intr_mode == DP_INTR_MSI) {
  935. dp_srng_msi_setup(soc, &ring_params, ring_type, ring_num);
  936. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  937. FL("Using MSI for ring_type: %d, ring_num %d"),
  938. ring_type, ring_num);
  939. } else {
  940. ring_params.msi_data = 0;
  941. ring_params.msi_addr = 0;
  942. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  943. FL("Skipping MSI for ring_type: %d, ring_num %d"),
  944. ring_type, ring_num);
  945. }
  946. /*
  947. * Setup interrupt timer and batch counter thresholds for
  948. * interrupt mitigation based on ring type
  949. */
  950. if (ring_type == REO_DST) {
  951. ring_params.intr_timer_thres_us =
  952. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  953. ring_params.intr_batch_cntr_thres_entries =
  954. wlan_cfg_get_int_batch_threshold_rx(soc->wlan_cfg_ctx);
  955. } else if (ring_type == WBM2SW_RELEASE && (ring_num < 3)) {
  956. ring_params.intr_timer_thres_us =
  957. wlan_cfg_get_int_timer_threshold_tx(soc->wlan_cfg_ctx);
  958. ring_params.intr_batch_cntr_thres_entries =
  959. wlan_cfg_get_int_batch_threshold_tx(soc->wlan_cfg_ctx);
  960. } else {
  961. ring_params.intr_timer_thres_us =
  962. wlan_cfg_get_int_timer_threshold_other(soc->wlan_cfg_ctx);
  963. ring_params.intr_batch_cntr_thres_entries =
  964. wlan_cfg_get_int_batch_threshold_other(soc->wlan_cfg_ctx);
  965. }
  966. /* Enable low threshold interrupts for rx buffer rings (regular and
  967. * monitor buffer rings.
  968. * TODO: See if this is required for any other ring
  969. */
  970. if ((ring_type == RXDMA_BUF) || (ring_type == RXDMA_MONITOR_BUF) ||
  971. (ring_type == RXDMA_MONITOR_STATUS)) {
  972. /* TODO: Setting low threshold to 1/8th of ring size
  973. * see if this needs to be configurable
  974. */
  975. ring_params.low_threshold = num_entries >> 3;
  976. ring_params.flags |= HAL_SRNG_LOW_THRES_INTR_ENABLE;
  977. ring_params.intr_timer_thres_us =
  978. wlan_cfg_get_int_timer_threshold_rx(soc->wlan_cfg_ctx);
  979. ring_params.intr_batch_cntr_thres_entries = 0;
  980. }
  981. srng->hal_srng = hal_srng_setup(hal_soc, ring_type, ring_num,
  982. mac_id, &ring_params);
  983. if (!srng->hal_srng) {
  984. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  985. srng->alloc_size,
  986. srng->base_vaddr_unaligned,
  987. srng->base_paddr_unaligned, 0);
  988. }
  989. return 0;
  990. }
  991. /**
  992. * dp_srng_cleanup - Internal function to cleanup SRNG rings used by data path
  993. * Any buffers allocated and attached to ring entries are expected to be freed
  994. * before calling this function.
  995. */
  996. static void dp_srng_cleanup(struct dp_soc *soc, struct dp_srng *srng,
  997. int ring_type, int ring_num)
  998. {
  999. if (!srng->hal_srng) {
  1000. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1001. FL("Ring type: %d, num:%d not setup"),
  1002. ring_type, ring_num);
  1003. return;
  1004. }
  1005. hal_srng_cleanup(soc->hal_soc, srng->hal_srng);
  1006. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1007. srng->alloc_size,
  1008. srng->base_vaddr_unaligned,
  1009. srng->base_paddr_unaligned, 0);
  1010. srng->hal_srng = NULL;
  1011. }
  1012. /* TODO: Need this interface from HIF */
  1013. void *hif_get_hal_handle(void *hif_handle);
  1014. /*
  1015. * dp_service_srngs() - Top level interrupt handler for DP Ring interrupts
  1016. * @dp_ctx: DP SOC handle
  1017. * @budget: Number of frames/descriptors that can be processed in one shot
  1018. *
  1019. * Return: remaining budget/quota for the soc device
  1020. */
  1021. static uint32_t dp_service_srngs(void *dp_ctx, uint32_t dp_budget)
  1022. {
  1023. struct dp_intr *int_ctx = (struct dp_intr *)dp_ctx;
  1024. struct dp_soc *soc = int_ctx->soc;
  1025. int ring = 0;
  1026. uint32_t work_done = 0;
  1027. int budget = dp_budget;
  1028. uint8_t tx_mask = int_ctx->tx_ring_mask;
  1029. uint8_t rx_mask = int_ctx->rx_ring_mask;
  1030. uint8_t rx_err_mask = int_ctx->rx_err_ring_mask;
  1031. uint8_t rx_wbm_rel_mask = int_ctx->rx_wbm_rel_ring_mask;
  1032. uint8_t reo_status_mask = int_ctx->reo_status_ring_mask;
  1033. uint32_t remaining_quota = dp_budget;
  1034. struct dp_pdev *pdev = NULL;
  1035. int mac_id;
  1036. /* Process Tx completion interrupts first to return back buffers */
  1037. while (tx_mask) {
  1038. if (tx_mask & 0x1) {
  1039. work_done = dp_tx_comp_handler(soc,
  1040. soc->tx_comp_ring[ring].hal_srng,
  1041. remaining_quota);
  1042. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1043. "tx mask 0x%x ring %d, budget %d, work_done %d",
  1044. tx_mask, ring, budget, work_done);
  1045. budget -= work_done;
  1046. if (budget <= 0)
  1047. goto budget_done;
  1048. remaining_quota = budget;
  1049. }
  1050. tx_mask = tx_mask >> 1;
  1051. ring++;
  1052. }
  1053. /* Process REO Exception ring interrupt */
  1054. if (rx_err_mask) {
  1055. work_done = dp_rx_err_process(soc,
  1056. soc->reo_exception_ring.hal_srng,
  1057. remaining_quota);
  1058. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1059. "REO Exception Ring: work_done %d budget %d",
  1060. work_done, budget);
  1061. budget -= work_done;
  1062. if (budget <= 0) {
  1063. goto budget_done;
  1064. }
  1065. remaining_quota = budget;
  1066. }
  1067. /* Process Rx WBM release ring interrupt */
  1068. if (rx_wbm_rel_mask) {
  1069. work_done = dp_rx_wbm_err_process(soc,
  1070. soc->rx_rel_ring.hal_srng, remaining_quota);
  1071. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1072. "WBM Release Ring: work_done %d budget %d",
  1073. work_done, budget);
  1074. budget -= work_done;
  1075. if (budget <= 0) {
  1076. goto budget_done;
  1077. }
  1078. remaining_quota = budget;
  1079. }
  1080. /* Process Rx interrupts */
  1081. if (rx_mask) {
  1082. for (ring = 0; ring < soc->num_reo_dest_rings; ring++) {
  1083. if (rx_mask & (1 << ring)) {
  1084. work_done = dp_rx_process(int_ctx,
  1085. soc->reo_dest_ring[ring].hal_srng,
  1086. ring,
  1087. remaining_quota);
  1088. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1089. "rx mask 0x%x ring %d, work_done %d budget %d",
  1090. rx_mask, ring, work_done, budget);
  1091. budget -= work_done;
  1092. if (budget <= 0)
  1093. goto budget_done;
  1094. remaining_quota = budget;
  1095. }
  1096. }
  1097. }
  1098. if (reo_status_mask)
  1099. dp_reo_status_ring_handler(soc);
  1100. /* Process LMAC interrupts */
  1101. for (ring = 0 ; ring < MAX_PDEV_CNT; ring++) {
  1102. pdev = soc->pdev_list[ring];
  1103. if (pdev == NULL)
  1104. continue;
  1105. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  1106. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  1107. pdev->pdev_id);
  1108. if (int_ctx->rx_mon_ring_mask & (1 << mac_for_pdev)) {
  1109. work_done = dp_mon_process(soc, mac_for_pdev,
  1110. remaining_quota);
  1111. budget -= work_done;
  1112. if (budget <= 0)
  1113. goto budget_done;
  1114. remaining_quota = budget;
  1115. }
  1116. if (int_ctx->rxdma2host_ring_mask &
  1117. (1 << mac_for_pdev)) {
  1118. work_done = dp_rxdma_err_process(soc,
  1119. mac_for_pdev,
  1120. remaining_quota);
  1121. budget -= work_done;
  1122. if (budget <= 0)
  1123. goto budget_done;
  1124. remaining_quota = budget;
  1125. }
  1126. if (int_ctx->host2rxdma_ring_mask &
  1127. (1 << mac_for_pdev)) {
  1128. union dp_rx_desc_list_elem_t *desc_list = NULL;
  1129. union dp_rx_desc_list_elem_t *tail = NULL;
  1130. struct dp_srng *rx_refill_buf_ring =
  1131. &pdev->rx_refill_buf_ring;
  1132. DP_STATS_INC(pdev, replenish.low_thresh_intrs,
  1133. 1);
  1134. dp_rx_buffers_replenish(soc, mac_for_pdev,
  1135. rx_refill_buf_ring,
  1136. &soc->rx_desc_buf[mac_for_pdev], 0,
  1137. &desc_list, &tail);
  1138. }
  1139. }
  1140. }
  1141. qdf_lro_flush(int_ctx->lro_ctx);
  1142. budget_done:
  1143. return dp_budget - budget;
  1144. }
  1145. /* dp_interrupt_timer()- timer poll for interrupts
  1146. *
  1147. * @arg: SoC Handle
  1148. *
  1149. * Return:
  1150. *
  1151. */
  1152. static void dp_interrupt_timer(void *arg)
  1153. {
  1154. struct dp_soc *soc = (struct dp_soc *) arg;
  1155. int i;
  1156. if (qdf_atomic_read(&soc->cmn_init_done)) {
  1157. for (i = 0;
  1158. i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++)
  1159. dp_service_srngs(&soc->intr_ctx[i], 0xffff);
  1160. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  1161. }
  1162. }
  1163. /*
  1164. * dp_soc_attach_poll() - Register handlers for DP interrupts
  1165. * @txrx_soc: DP SOC handle
  1166. *
  1167. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1168. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1169. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1170. *
  1171. * Return: 0 for success, nonzero for failure.
  1172. */
  1173. static QDF_STATUS dp_soc_attach_poll(void *txrx_soc)
  1174. {
  1175. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1176. int i;
  1177. soc->intr_mode = DP_INTR_POLL;
  1178. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1179. soc->intr_ctx[i].dp_intr_id = i;
  1180. soc->intr_ctx[i].tx_ring_mask =
  1181. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1182. soc->intr_ctx[i].rx_ring_mask =
  1183. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1184. soc->intr_ctx[i].rx_mon_ring_mask =
  1185. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, i);
  1186. soc->intr_ctx[i].rx_err_ring_mask =
  1187. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1188. soc->intr_ctx[i].rx_wbm_rel_ring_mask =
  1189. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1190. soc->intr_ctx[i].reo_status_ring_mask =
  1191. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1192. soc->intr_ctx[i].rxdma2host_ring_mask =
  1193. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1194. soc->intr_ctx[i].soc = soc;
  1195. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1196. }
  1197. qdf_timer_init(soc->osdev, &soc->int_timer,
  1198. dp_interrupt_timer, (void *)soc,
  1199. QDF_TIMER_TYPE_WAKE_APPS);
  1200. return QDF_STATUS_SUCCESS;
  1201. }
  1202. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc);
  1203. #if defined(CONFIG_MCL)
  1204. /*
  1205. * dp_soc_interrupt_attach_wrapper() - Register handlers for DP interrupts
  1206. * @txrx_soc: DP SOC handle
  1207. *
  1208. * Call the appropriate attach function based on the mode of operation.
  1209. * This is a WAR for enabling monitor mode.
  1210. *
  1211. * Return: 0 for success. nonzero for failure.
  1212. */
  1213. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1214. {
  1215. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1216. if (!(soc->wlan_cfg_ctx->napi_enabled) ||
  1217. con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  1218. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1219. "%s: Poll mode", __func__);
  1220. return dp_soc_attach_poll(txrx_soc);
  1221. } else {
  1222. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  1223. "%s: Interrupt mode", __func__);
  1224. return dp_soc_interrupt_attach(txrx_soc);
  1225. }
  1226. }
  1227. #else
  1228. #if defined(DP_INTR_POLL_BASED) && DP_INTR_POLL_BASED
  1229. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1230. {
  1231. return dp_soc_attach_poll(txrx_soc);
  1232. }
  1233. #else
  1234. static QDF_STATUS dp_soc_interrupt_attach_wrapper(void *txrx_soc)
  1235. {
  1236. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1237. if (hif_is_polled_mode_enabled(soc->hif_handle))
  1238. return dp_soc_attach_poll(txrx_soc);
  1239. else
  1240. return dp_soc_interrupt_attach(txrx_soc);
  1241. }
  1242. #endif
  1243. #endif
  1244. static void dp_soc_interrupt_map_calculate_integrated(struct dp_soc *soc,
  1245. int intr_ctx_num, int *irq_id_map, int *num_irq_r)
  1246. {
  1247. int j;
  1248. int num_irq = 0;
  1249. int tx_mask =
  1250. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1251. int rx_mask =
  1252. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1253. int rx_mon_mask =
  1254. wlan_cfg_get_rx_mon_ring_mask(soc->wlan_cfg_ctx, intr_ctx_num);
  1255. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1256. soc->wlan_cfg_ctx, intr_ctx_num);
  1257. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1258. soc->wlan_cfg_ctx, intr_ctx_num);
  1259. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1260. soc->wlan_cfg_ctx, intr_ctx_num);
  1261. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1262. soc->wlan_cfg_ctx, intr_ctx_num);
  1263. int host2rxdma_ring_mask = wlan_cfg_get_host2rxdma_ring_mask(
  1264. soc->wlan_cfg_ctx, intr_ctx_num);
  1265. for (j = 0; j < HIF_MAX_GRP_IRQ; j++) {
  1266. if (tx_mask & (1 << j)) {
  1267. irq_id_map[num_irq++] =
  1268. (wbm2host_tx_completions_ring1 - j);
  1269. }
  1270. if (rx_mask & (1 << j)) {
  1271. irq_id_map[num_irq++] =
  1272. (reo2host_destination_ring1 - j);
  1273. }
  1274. if (rxdma2host_ring_mask & (1 << j)) {
  1275. irq_id_map[num_irq++] =
  1276. rxdma2host_destination_ring_mac1 -
  1277. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1278. }
  1279. if (host2rxdma_ring_mask & (1 << j)) {
  1280. irq_id_map[num_irq++] =
  1281. host2rxdma_host_buf_ring_mac1 -
  1282. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1283. }
  1284. if (rx_mon_mask & (1 << j)) {
  1285. irq_id_map[num_irq++] =
  1286. ppdu_end_interrupts_mac1 -
  1287. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1288. irq_id_map[num_irq++] =
  1289. rxdma2host_monitor_status_ring_mac1 -
  1290. wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, j);
  1291. }
  1292. if (rx_wbm_rel_ring_mask & (1 << j))
  1293. irq_id_map[num_irq++] = wbm2host_rx_release;
  1294. if (rx_err_ring_mask & (1 << j))
  1295. irq_id_map[num_irq++] = reo2host_exception;
  1296. if (reo_status_ring_mask & (1 << j))
  1297. irq_id_map[num_irq++] = reo2host_status;
  1298. }
  1299. *num_irq_r = num_irq;
  1300. }
  1301. static void dp_soc_interrupt_map_calculate_msi(struct dp_soc *soc,
  1302. int intr_ctx_num, int *irq_id_map, int *num_irq_r,
  1303. int msi_vector_count, int msi_vector_start)
  1304. {
  1305. int tx_mask = wlan_cfg_get_tx_ring_mask(
  1306. soc->wlan_cfg_ctx, intr_ctx_num);
  1307. int rx_mask = wlan_cfg_get_rx_ring_mask(
  1308. soc->wlan_cfg_ctx, intr_ctx_num);
  1309. int rx_mon_mask = wlan_cfg_get_rx_mon_ring_mask(
  1310. soc->wlan_cfg_ctx, intr_ctx_num);
  1311. int rx_err_ring_mask = wlan_cfg_get_rx_err_ring_mask(
  1312. soc->wlan_cfg_ctx, intr_ctx_num);
  1313. int rx_wbm_rel_ring_mask = wlan_cfg_get_rx_wbm_rel_ring_mask(
  1314. soc->wlan_cfg_ctx, intr_ctx_num);
  1315. int reo_status_ring_mask = wlan_cfg_get_reo_status_ring_mask(
  1316. soc->wlan_cfg_ctx, intr_ctx_num);
  1317. int rxdma2host_ring_mask = wlan_cfg_get_rxdma2host_ring_mask(
  1318. soc->wlan_cfg_ctx, intr_ctx_num);
  1319. unsigned int vector =
  1320. (intr_ctx_num % msi_vector_count) + msi_vector_start;
  1321. int num_irq = 0;
  1322. soc->intr_mode = DP_INTR_MSI;
  1323. if (tx_mask | rx_mask | rx_mon_mask | rx_err_ring_mask |
  1324. rx_wbm_rel_ring_mask | reo_status_ring_mask | rxdma2host_ring_mask)
  1325. irq_id_map[num_irq++] =
  1326. pld_get_msi_irq(soc->osdev->dev, vector);
  1327. *num_irq_r = num_irq;
  1328. }
  1329. static void dp_soc_interrupt_map_calculate(struct dp_soc *soc, int intr_ctx_num,
  1330. int *irq_id_map, int *num_irq)
  1331. {
  1332. int msi_vector_count, ret;
  1333. uint32_t msi_base_data, msi_vector_start;
  1334. ret = pld_get_user_msi_assignment(soc->osdev->dev, "DP",
  1335. &msi_vector_count,
  1336. &msi_base_data,
  1337. &msi_vector_start);
  1338. if (ret)
  1339. return dp_soc_interrupt_map_calculate_integrated(soc,
  1340. intr_ctx_num, irq_id_map, num_irq);
  1341. else
  1342. dp_soc_interrupt_map_calculate_msi(soc,
  1343. intr_ctx_num, irq_id_map, num_irq,
  1344. msi_vector_count, msi_vector_start);
  1345. }
  1346. /*
  1347. * dp_soc_interrupt_attach() - Register handlers for DP interrupts
  1348. * @txrx_soc: DP SOC handle
  1349. *
  1350. * Host driver will register for “DP_NUM_INTERRUPT_CONTEXTS” number of NAPI
  1351. * contexts. Each NAPI context will have a tx_ring_mask , rx_ring_mask ,and
  1352. * rx_monitor_ring mask to indicate the rings that are processed by the handler.
  1353. *
  1354. * Return: 0 for success. nonzero for failure.
  1355. */
  1356. static QDF_STATUS dp_soc_interrupt_attach(void *txrx_soc)
  1357. {
  1358. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1359. int i = 0;
  1360. int num_irq = 0;
  1361. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1362. int ret = 0;
  1363. /* Map of IRQ ids registered with one interrupt context */
  1364. int irq_id_map[HIF_MAX_GRP_IRQ];
  1365. int tx_mask =
  1366. wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, i);
  1367. int rx_mask =
  1368. wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, i);
  1369. int rx_mon_mask =
  1370. dp_soc_get_mon_mask_for_interrupt_mode(soc, i);
  1371. int rx_err_ring_mask =
  1372. wlan_cfg_get_rx_err_ring_mask(soc->wlan_cfg_ctx, i);
  1373. int rx_wbm_rel_ring_mask =
  1374. wlan_cfg_get_rx_wbm_rel_ring_mask(soc->wlan_cfg_ctx, i);
  1375. int reo_status_ring_mask =
  1376. wlan_cfg_get_reo_status_ring_mask(soc->wlan_cfg_ctx, i);
  1377. int rxdma2host_ring_mask =
  1378. wlan_cfg_get_rxdma2host_ring_mask(soc->wlan_cfg_ctx, i);
  1379. int host2rxdma_ring_mask =
  1380. wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx, i);
  1381. soc->intr_ctx[i].dp_intr_id = i;
  1382. soc->intr_ctx[i].tx_ring_mask = tx_mask;
  1383. soc->intr_ctx[i].rx_ring_mask = rx_mask;
  1384. soc->intr_ctx[i].rx_mon_ring_mask = rx_mon_mask;
  1385. soc->intr_ctx[i].rx_err_ring_mask = rx_err_ring_mask;
  1386. soc->intr_ctx[i].rxdma2host_ring_mask = rxdma2host_ring_mask;
  1387. soc->intr_ctx[i].host2rxdma_ring_mask = host2rxdma_ring_mask;
  1388. soc->intr_ctx[i].rx_wbm_rel_ring_mask = rx_wbm_rel_ring_mask;
  1389. soc->intr_ctx[i].reo_status_ring_mask = reo_status_ring_mask;
  1390. soc->intr_ctx[i].soc = soc;
  1391. num_irq = 0;
  1392. dp_soc_interrupt_map_calculate(soc, i, &irq_id_map[0],
  1393. &num_irq);
  1394. ret = hif_register_ext_group(soc->hif_handle,
  1395. num_irq, irq_id_map, dp_service_srngs,
  1396. &soc->intr_ctx[i], "dp_intr",
  1397. HIF_EXEC_NAPI_TYPE, QCA_NAPI_DEF_SCALE_BIN_SHIFT);
  1398. if (ret) {
  1399. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1400. FL("failed, ret = %d"), ret);
  1401. return QDF_STATUS_E_FAILURE;
  1402. }
  1403. soc->intr_ctx[i].lro_ctx = qdf_lro_init();
  1404. }
  1405. hif_configure_ext_group_interrupts(soc->hif_handle);
  1406. return QDF_STATUS_SUCCESS;
  1407. }
  1408. /*
  1409. * dp_soc_interrupt_detach() - Deregister any allocations done for interrupts
  1410. * @txrx_soc: DP SOC handle
  1411. *
  1412. * Return: void
  1413. */
  1414. static void dp_soc_interrupt_detach(void *txrx_soc)
  1415. {
  1416. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  1417. int i;
  1418. if (soc->intr_mode == DP_INTR_POLL) {
  1419. qdf_timer_stop(&soc->int_timer);
  1420. qdf_timer_free(&soc->int_timer);
  1421. } else {
  1422. hif_deregister_exec_group(soc->hif_handle, "dp_intr");
  1423. }
  1424. for (i = 0; i < wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx); i++) {
  1425. soc->intr_ctx[i].tx_ring_mask = 0;
  1426. soc->intr_ctx[i].rx_ring_mask = 0;
  1427. soc->intr_ctx[i].rx_mon_ring_mask = 0;
  1428. soc->intr_ctx[i].rx_err_ring_mask = 0;
  1429. soc->intr_ctx[i].rx_wbm_rel_ring_mask = 0;
  1430. soc->intr_ctx[i].reo_status_ring_mask = 0;
  1431. soc->intr_ctx[i].rxdma2host_ring_mask = 0;
  1432. soc->intr_ctx[i].host2rxdma_ring_mask = 0;
  1433. qdf_lro_deinit(soc->intr_ctx[i].lro_ctx);
  1434. }
  1435. }
  1436. #define AVG_MAX_MPDUS_PER_TID 128
  1437. #define AVG_TIDS_PER_CLIENT 2
  1438. #define AVG_FLOWS_PER_TID 2
  1439. #define AVG_MSDUS_PER_FLOW 128
  1440. #define AVG_MSDUS_PER_MPDU 4
  1441. /*
  1442. * Allocate and setup link descriptor pool that will be used by HW for
  1443. * various link and queue descriptors and managed by WBM
  1444. */
  1445. static int dp_hw_link_desc_pool_setup(struct dp_soc *soc)
  1446. {
  1447. int link_desc_size = hal_get_link_desc_size(soc->hal_soc);
  1448. int link_desc_align = hal_get_link_desc_align(soc->hal_soc);
  1449. uint32_t max_clients = wlan_cfg_get_max_clients(soc->wlan_cfg_ctx);
  1450. uint32_t num_mpdus_per_link_desc =
  1451. hal_num_mpdus_per_link_desc(soc->hal_soc);
  1452. uint32_t num_msdus_per_link_desc =
  1453. hal_num_msdus_per_link_desc(soc->hal_soc);
  1454. uint32_t num_mpdu_links_per_queue_desc =
  1455. hal_num_mpdu_links_per_queue_desc(soc->hal_soc);
  1456. uint32_t max_alloc_size = wlan_cfg_max_alloc_size(soc->wlan_cfg_ctx);
  1457. uint32_t total_link_descs, total_mem_size;
  1458. uint32_t num_mpdu_link_descs, num_mpdu_queue_descs;
  1459. uint32_t num_tx_msdu_link_descs, num_rx_msdu_link_descs;
  1460. uint32_t num_link_desc_banks;
  1461. uint32_t last_bank_size = 0;
  1462. uint32_t entry_size, num_entries;
  1463. int i;
  1464. uint32_t desc_id = 0;
  1465. /* Only Tx queue descriptors are allocated from common link descriptor
  1466. * pool Rx queue descriptors are not included in this because (REO queue
  1467. * extension descriptors) they are expected to be allocated contiguously
  1468. * with REO queue descriptors
  1469. */
  1470. num_mpdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1471. AVG_MAX_MPDUS_PER_TID) / num_mpdus_per_link_desc;
  1472. num_mpdu_queue_descs = num_mpdu_link_descs /
  1473. num_mpdu_links_per_queue_desc;
  1474. num_tx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1475. AVG_FLOWS_PER_TID * AVG_MSDUS_PER_FLOW) /
  1476. num_msdus_per_link_desc;
  1477. num_rx_msdu_link_descs = (max_clients * AVG_TIDS_PER_CLIENT *
  1478. AVG_MAX_MPDUS_PER_TID * AVG_MSDUS_PER_MPDU) / 6;
  1479. num_entries = num_mpdu_link_descs + num_mpdu_queue_descs +
  1480. num_tx_msdu_link_descs + num_rx_msdu_link_descs;
  1481. /* Round up to power of 2 */
  1482. total_link_descs = 1;
  1483. while (total_link_descs < num_entries)
  1484. total_link_descs <<= 1;
  1485. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1486. FL("total_link_descs: %u, link_desc_size: %d"),
  1487. total_link_descs, link_desc_size);
  1488. total_mem_size = total_link_descs * link_desc_size;
  1489. total_mem_size += link_desc_align;
  1490. if (total_mem_size <= max_alloc_size) {
  1491. num_link_desc_banks = 0;
  1492. last_bank_size = total_mem_size;
  1493. } else {
  1494. num_link_desc_banks = (total_mem_size) /
  1495. (max_alloc_size - link_desc_align);
  1496. last_bank_size = total_mem_size %
  1497. (max_alloc_size - link_desc_align);
  1498. }
  1499. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  1500. FL("total_mem_size: %d, num_link_desc_banks: %u"),
  1501. total_mem_size, num_link_desc_banks);
  1502. for (i = 0; i < num_link_desc_banks; i++) {
  1503. soc->link_desc_banks[i].base_vaddr_unaligned =
  1504. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1505. max_alloc_size,
  1506. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1507. soc->link_desc_banks[i].size = max_alloc_size;
  1508. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)(
  1509. soc->link_desc_banks[i].base_vaddr_unaligned) +
  1510. ((unsigned long)(
  1511. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1512. link_desc_align));
  1513. soc->link_desc_banks[i].base_paddr = (unsigned long)(
  1514. soc->link_desc_banks[i].base_paddr_unaligned) +
  1515. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1516. (unsigned long)(
  1517. soc->link_desc_banks[i].base_vaddr_unaligned));
  1518. if (!soc->link_desc_banks[i].base_vaddr_unaligned) {
  1519. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1520. FL("Link descriptor memory alloc failed"));
  1521. goto fail;
  1522. }
  1523. }
  1524. if (last_bank_size) {
  1525. /* Allocate last bank in case total memory required is not exact
  1526. * multiple of max_alloc_size
  1527. */
  1528. soc->link_desc_banks[i].base_vaddr_unaligned =
  1529. qdf_mem_alloc_consistent(soc->osdev, soc->osdev->dev,
  1530. last_bank_size,
  1531. &(soc->link_desc_banks[i].base_paddr_unaligned));
  1532. soc->link_desc_banks[i].size = last_bank_size;
  1533. soc->link_desc_banks[i].base_vaddr = (void *)((unsigned long)
  1534. (soc->link_desc_banks[i].base_vaddr_unaligned) +
  1535. ((unsigned long)(
  1536. soc->link_desc_banks[i].base_vaddr_unaligned) %
  1537. link_desc_align));
  1538. soc->link_desc_banks[i].base_paddr =
  1539. (unsigned long)(
  1540. soc->link_desc_banks[i].base_paddr_unaligned) +
  1541. ((unsigned long)(soc->link_desc_banks[i].base_vaddr) -
  1542. (unsigned long)(
  1543. soc->link_desc_banks[i].base_vaddr_unaligned));
  1544. }
  1545. /* Allocate and setup link descriptor idle list for HW internal use */
  1546. entry_size = hal_srng_get_entrysize(soc->hal_soc, WBM_IDLE_LINK);
  1547. total_mem_size = entry_size * total_link_descs;
  1548. if (total_mem_size <= max_alloc_size) {
  1549. void *desc;
  1550. if (dp_srng_setup(soc, &soc->wbm_idle_link_ring,
  1551. WBM_IDLE_LINK, 0, 0, total_link_descs)) {
  1552. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1553. FL("Link desc idle ring setup failed"));
  1554. goto fail;
  1555. }
  1556. hal_srng_access_start_unlocked(soc->hal_soc,
  1557. soc->wbm_idle_link_ring.hal_srng);
  1558. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1559. soc->link_desc_banks[i].base_paddr; i++) {
  1560. uint32_t num_entries = (soc->link_desc_banks[i].size -
  1561. ((unsigned long)(
  1562. soc->link_desc_banks[i].base_vaddr) -
  1563. (unsigned long)(
  1564. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1565. / link_desc_size;
  1566. unsigned long paddr = (unsigned long)(
  1567. soc->link_desc_banks[i].base_paddr);
  1568. while (num_entries && (desc = hal_srng_src_get_next(
  1569. soc->hal_soc,
  1570. soc->wbm_idle_link_ring.hal_srng))) {
  1571. hal_set_link_desc_addr(desc,
  1572. LINK_DESC_COOKIE(desc_id, i), paddr);
  1573. num_entries--;
  1574. desc_id++;
  1575. paddr += link_desc_size;
  1576. }
  1577. }
  1578. hal_srng_access_end_unlocked(soc->hal_soc,
  1579. soc->wbm_idle_link_ring.hal_srng);
  1580. } else {
  1581. uint32_t num_scatter_bufs;
  1582. uint32_t num_entries_per_buf;
  1583. uint32_t rem_entries;
  1584. uint8_t *scatter_buf_ptr;
  1585. uint16_t scatter_buf_num;
  1586. soc->wbm_idle_scatter_buf_size =
  1587. hal_idle_list_scatter_buf_size(soc->hal_soc);
  1588. num_entries_per_buf = hal_idle_scatter_buf_num_entries(
  1589. soc->hal_soc, soc->wbm_idle_scatter_buf_size);
  1590. num_scatter_bufs = hal_idle_list_num_scatter_bufs(
  1591. soc->hal_soc, total_mem_size,
  1592. soc->wbm_idle_scatter_buf_size);
  1593. if (num_scatter_bufs > MAX_IDLE_SCATTER_BUFS) {
  1594. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  1595. FL("scatter bufs size out of bounds"));
  1596. goto fail;
  1597. }
  1598. for (i = 0; i < num_scatter_bufs; i++) {
  1599. soc->wbm_idle_scatter_buf_base_vaddr[i] =
  1600. qdf_mem_alloc_consistent(soc->osdev,
  1601. soc->osdev->dev,
  1602. soc->wbm_idle_scatter_buf_size,
  1603. &(soc->wbm_idle_scatter_buf_base_paddr[i]));
  1604. if (soc->wbm_idle_scatter_buf_base_vaddr[i] == NULL) {
  1605. QDF_TRACE(QDF_MODULE_ID_DP,
  1606. QDF_TRACE_LEVEL_ERROR,
  1607. FL("Scatter list memory alloc failed"));
  1608. goto fail;
  1609. }
  1610. }
  1611. /* Populate idle list scatter buffers with link descriptor
  1612. * pointers
  1613. */
  1614. scatter_buf_num = 0;
  1615. scatter_buf_ptr = (uint8_t *)(
  1616. soc->wbm_idle_scatter_buf_base_vaddr[scatter_buf_num]);
  1617. rem_entries = num_entries_per_buf;
  1618. for (i = 0; i < MAX_LINK_DESC_BANKS &&
  1619. soc->link_desc_banks[i].base_paddr; i++) {
  1620. uint32_t num_link_descs =
  1621. (soc->link_desc_banks[i].size -
  1622. ((unsigned long)(
  1623. soc->link_desc_banks[i].base_vaddr) -
  1624. (unsigned long)(
  1625. soc->link_desc_banks[i].base_vaddr_unaligned)))
  1626. / link_desc_size;
  1627. unsigned long paddr = (unsigned long)(
  1628. soc->link_desc_banks[i].base_paddr);
  1629. while (num_link_descs) {
  1630. hal_set_link_desc_addr((void *)scatter_buf_ptr,
  1631. LINK_DESC_COOKIE(desc_id, i), paddr);
  1632. num_link_descs--;
  1633. desc_id++;
  1634. paddr += link_desc_size;
  1635. rem_entries--;
  1636. if (rem_entries) {
  1637. scatter_buf_ptr += entry_size;
  1638. } else {
  1639. rem_entries = num_entries_per_buf;
  1640. scatter_buf_num++;
  1641. if (scatter_buf_num >= num_scatter_bufs)
  1642. break;
  1643. scatter_buf_ptr = (uint8_t *)(
  1644. soc->wbm_idle_scatter_buf_base_vaddr[
  1645. scatter_buf_num]);
  1646. }
  1647. }
  1648. }
  1649. /* Setup link descriptor idle list in HW */
  1650. hal_setup_link_idle_list(soc->hal_soc,
  1651. soc->wbm_idle_scatter_buf_base_paddr,
  1652. soc->wbm_idle_scatter_buf_base_vaddr,
  1653. num_scatter_bufs, soc->wbm_idle_scatter_buf_size,
  1654. (uint32_t)(scatter_buf_ptr -
  1655. (uint8_t *)(soc->wbm_idle_scatter_buf_base_vaddr[
  1656. scatter_buf_num-1])), total_link_descs);
  1657. }
  1658. return 0;
  1659. fail:
  1660. if (soc->wbm_idle_link_ring.hal_srng) {
  1661. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1662. WBM_IDLE_LINK, 0);
  1663. }
  1664. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1665. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1666. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1667. soc->wbm_idle_scatter_buf_size,
  1668. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1669. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1670. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1671. }
  1672. }
  1673. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1674. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1675. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1676. soc->link_desc_banks[i].size,
  1677. soc->link_desc_banks[i].base_vaddr_unaligned,
  1678. soc->link_desc_banks[i].base_paddr_unaligned,
  1679. 0);
  1680. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1681. }
  1682. }
  1683. return QDF_STATUS_E_FAILURE;
  1684. }
  1685. /*
  1686. * Free link descriptor pool that was setup HW
  1687. */
  1688. static void dp_hw_link_desc_pool_cleanup(struct dp_soc *soc)
  1689. {
  1690. int i;
  1691. if (soc->wbm_idle_link_ring.hal_srng) {
  1692. dp_srng_cleanup(soc, &soc->wbm_idle_link_ring,
  1693. WBM_IDLE_LINK, 0);
  1694. }
  1695. for (i = 0; i < MAX_IDLE_SCATTER_BUFS; i++) {
  1696. if (soc->wbm_idle_scatter_buf_base_vaddr[i]) {
  1697. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1698. soc->wbm_idle_scatter_buf_size,
  1699. soc->wbm_idle_scatter_buf_base_vaddr[i],
  1700. soc->wbm_idle_scatter_buf_base_paddr[i], 0);
  1701. soc->wbm_idle_scatter_buf_base_vaddr[i] = NULL;
  1702. }
  1703. }
  1704. for (i = 0; i < MAX_LINK_DESC_BANKS; i++) {
  1705. if (soc->link_desc_banks[i].base_vaddr_unaligned) {
  1706. qdf_mem_free_consistent(soc->osdev, soc->osdev->dev,
  1707. soc->link_desc_banks[i].size,
  1708. soc->link_desc_banks[i].base_vaddr_unaligned,
  1709. soc->link_desc_banks[i].base_paddr_unaligned,
  1710. 0);
  1711. soc->link_desc_banks[i].base_vaddr_unaligned = NULL;
  1712. }
  1713. }
  1714. }
  1715. #ifdef IPA_OFFLOAD
  1716. #define REO_DST_RING_SIZE_QCA6290 1023
  1717. #ifndef QCA_WIFI_QCA8074_VP
  1718. #define REO_DST_RING_SIZE_QCA8074 1023
  1719. #else
  1720. #define REO_DST_RING_SIZE_QCA8074 8
  1721. #endif /* QCA_WIFI_QCA8074_VP */
  1722. #else
  1723. #define REO_DST_RING_SIZE_QCA6290 1024
  1724. #ifndef QCA_WIFI_QCA8074_VP
  1725. #define REO_DST_RING_SIZE_QCA8074 2048
  1726. #else
  1727. #define REO_DST_RING_SIZE_QCA8074 8
  1728. #endif /* QCA_WIFI_QCA8074_VP */
  1729. #endif /* IPA_OFFLOAD */
  1730. /*
  1731. * dp_wds_aging_timer_fn() - Timer callback function for WDS aging
  1732. * @soc: Datapath SOC handle
  1733. *
  1734. * This is a timer function used to age out stale AST nodes from
  1735. * AST table
  1736. */
  1737. #ifdef FEATURE_WDS
  1738. static void dp_wds_aging_timer_fn(void *soc_hdl)
  1739. {
  1740. struct dp_soc *soc = (struct dp_soc *) soc_hdl;
  1741. struct dp_pdev *pdev;
  1742. struct dp_vdev *vdev;
  1743. struct dp_peer *peer;
  1744. struct dp_ast_entry *ase, *temp_ase;
  1745. int i;
  1746. qdf_spin_lock_bh(&soc->ast_lock);
  1747. for (i = 0; i < MAX_PDEV_CNT && soc->pdev_list[i]; i++) {
  1748. pdev = soc->pdev_list[i];
  1749. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  1750. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  1751. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  1752. DP_PEER_ITERATE_ASE_LIST(peer, ase, temp_ase) {
  1753. /*
  1754. * Do not expire static ast entries
  1755. * and HM WDS entries
  1756. */
  1757. if (ase->type !=
  1758. CDP_TXRX_AST_TYPE_WDS &&
  1759. ase->type != CDP_TXRX_AST_TYPE_MEC)
  1760. continue;
  1761. if (ase->is_active) {
  1762. ase->is_active = FALSE;
  1763. continue;
  1764. }
  1765. DP_STATS_INC(soc, ast.aged_out, 1);
  1766. dp_peer_del_ast(soc, ase);
  1767. }
  1768. }
  1769. }
  1770. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  1771. }
  1772. qdf_spin_unlock_bh(&soc->ast_lock);
  1773. if (qdf_atomic_read(&soc->cmn_init_done))
  1774. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1775. }
  1776. /*
  1777. * dp_soc_wds_attach() - Setup WDS timer and AST table
  1778. * @soc: Datapath SOC handle
  1779. *
  1780. * Return: None
  1781. */
  1782. static void dp_soc_wds_attach(struct dp_soc *soc)
  1783. {
  1784. qdf_timer_init(soc->osdev, &soc->wds_aging_timer,
  1785. dp_wds_aging_timer_fn, (void *)soc,
  1786. QDF_TIMER_TYPE_WAKE_APPS);
  1787. qdf_timer_mod(&soc->wds_aging_timer, DP_WDS_AGING_TIMER_DEFAULT_MS);
  1788. }
  1789. /*
  1790. * dp_soc_wds_detach() - Detach WDS data structures and timers
  1791. * @txrx_soc: DP SOC handle
  1792. *
  1793. * Return: None
  1794. */
  1795. static void dp_soc_wds_detach(struct dp_soc *soc)
  1796. {
  1797. qdf_timer_stop(&soc->wds_aging_timer);
  1798. qdf_timer_free(&soc->wds_aging_timer);
  1799. }
  1800. #else
  1801. static void dp_soc_wds_attach(struct dp_soc *soc)
  1802. {
  1803. }
  1804. static void dp_soc_wds_detach(struct dp_soc *soc)
  1805. {
  1806. }
  1807. #endif
  1808. /*
  1809. * dp_soc_reset_ring_map() - Reset cpu ring map
  1810. * @soc: Datapath soc handler
  1811. *
  1812. * This api resets the default cpu ring map
  1813. */
  1814. static void dp_soc_reset_cpu_ring_map(struct dp_soc *soc)
  1815. {
  1816. uint8_t i;
  1817. int nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1818. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  1819. if (nss_config == 1) {
  1820. /*
  1821. * Setting Tx ring map for one nss offloaded radio
  1822. */
  1823. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_FIRST_RADIO_OFFLOADED_MAP][i];
  1824. } else if (nss_config == 2) {
  1825. /*
  1826. * Setting Tx ring for two nss offloaded radios
  1827. */
  1828. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_SECOND_RADIO_OFFLOADED_MAP][i];
  1829. } else {
  1830. /*
  1831. * Setting Tx ring map for all nss offloaded radios
  1832. */
  1833. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_NSS_ALL_RADIO_OFFLOADED_MAP][i];
  1834. }
  1835. }
  1836. }
  1837. /*
  1838. * dp_soc_ring_if_nss_offloaded() - find if ring is offloaded to NSS
  1839. * @dp_soc - DP soc handle
  1840. * @ring_type - ring type
  1841. * @ring_num - ring_num
  1842. *
  1843. * return 0 or 1
  1844. */
  1845. static uint8_t dp_soc_ring_if_nss_offloaded(struct dp_soc *soc, enum hal_ring_type ring_type, int ring_num)
  1846. {
  1847. uint8_t nss_config = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1848. uint8_t status = 0;
  1849. switch (ring_type) {
  1850. case WBM2SW_RELEASE:
  1851. case REO_DST:
  1852. case RXDMA_BUF:
  1853. status = ((nss_config) & (1 << ring_num));
  1854. break;
  1855. default:
  1856. break;
  1857. }
  1858. return status;
  1859. }
  1860. /*
  1861. * dp_soc_reset_intr_mask() - reset interrupt mask
  1862. * @dp_soc - DP Soc handle
  1863. *
  1864. * Return: Return void
  1865. */
  1866. static void dp_soc_reset_intr_mask(struct dp_soc *soc)
  1867. {
  1868. uint8_t j;
  1869. int *grp_mask = NULL;
  1870. int group_number, mask, num_ring;
  1871. /* number of tx ring */
  1872. num_ring = wlan_cfg_num_tcl_data_rings(soc->wlan_cfg_ctx);
  1873. /*
  1874. * group mask for tx completion ring.
  1875. */
  1876. grp_mask = &soc->wlan_cfg_ctx->int_tx_ring_mask[0];
  1877. /* loop and reset the mask for only offloaded ring */
  1878. for (j = 0; j < num_ring; j++) {
  1879. if (!dp_soc_ring_if_nss_offloaded(soc, WBM2SW_RELEASE, j)) {
  1880. continue;
  1881. }
  1882. /*
  1883. * Group number corresponding to tx offloaded ring.
  1884. */
  1885. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1886. if (group_number < 0) {
  1887. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1888. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1889. WBM2SW_RELEASE, j);
  1890. return;
  1891. }
  1892. /* reset the tx mask for offloaded ring */
  1893. mask = wlan_cfg_get_tx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1894. mask &= (~(1 << j));
  1895. /*
  1896. * reset the interrupt mask for offloaded ring.
  1897. */
  1898. wlan_cfg_set_tx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1899. }
  1900. /* number of rx rings */
  1901. num_ring = wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  1902. /*
  1903. * group mask for reo destination ring.
  1904. */
  1905. grp_mask = &soc->wlan_cfg_ctx->int_rx_ring_mask[0];
  1906. /* loop and reset the mask for only offloaded ring */
  1907. for (j = 0; j < num_ring; j++) {
  1908. if (!dp_soc_ring_if_nss_offloaded(soc, REO_DST, j)) {
  1909. continue;
  1910. }
  1911. /*
  1912. * Group number corresponding to rx offloaded ring.
  1913. */
  1914. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1915. if (group_number < 0) {
  1916. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1917. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1918. REO_DST, j);
  1919. return;
  1920. }
  1921. /* set the interrupt mask for offloaded ring */
  1922. mask = wlan_cfg_get_rx_ring_mask(soc->wlan_cfg_ctx, group_number);
  1923. mask &= (~(1 << j));
  1924. /*
  1925. * set the interrupt mask to zero for rx offloaded radio.
  1926. */
  1927. wlan_cfg_set_rx_ring_mask(soc->wlan_cfg_ctx, group_number, mask);
  1928. }
  1929. /*
  1930. * group mask for Rx buffer refill ring
  1931. */
  1932. grp_mask = &soc->wlan_cfg_ctx->int_host2rxdma_ring_mask[0];
  1933. /* loop and reset the mask for only offloaded ring */
  1934. for (j = 0; j < MAX_PDEV_CNT; j++) {
  1935. if (!dp_soc_ring_if_nss_offloaded(soc, RXDMA_BUF, j)) {
  1936. continue;
  1937. }
  1938. /*
  1939. * Group number corresponding to rx offloaded ring.
  1940. */
  1941. group_number = dp_srng_find_ring_in_mask(j, grp_mask);
  1942. if (group_number < 0) {
  1943. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_DEBUG,
  1944. FL("ring not part of any group; ring_type: %d,ring_num %d"),
  1945. REO_DST, j);
  1946. return;
  1947. }
  1948. /* set the interrupt mask for offloaded ring */
  1949. mask = wlan_cfg_get_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1950. group_number);
  1951. mask &= (~(1 << j));
  1952. /*
  1953. * set the interrupt mask to zero for rx offloaded radio.
  1954. */
  1955. wlan_cfg_set_host2rxdma_ring_mask(soc->wlan_cfg_ctx,
  1956. group_number, mask);
  1957. }
  1958. }
  1959. #ifdef IPA_OFFLOAD
  1960. /**
  1961. * dp_reo_remap_config() - configure reo remap register value based
  1962. * nss configuration.
  1963. * based on offload_radio value below remap configuration
  1964. * get applied.
  1965. * 0 - both Radios handled by host (remap rings 1, 2, 3 & 4)
  1966. * 1 - 1st Radio handled by NSS (remap rings 2, 3 & 4)
  1967. * 2 - 2nd Radio handled by NSS (remap rings 1, 2 & 4)
  1968. * 3 - both Radios handled by NSS (remap not required)
  1969. * 4 - IPA OFFLOAD enabled (remap rings 1,2 & 3)
  1970. *
  1971. * @remap1: output parameter indicates reo remap 1 register value
  1972. * @remap2: output parameter indicates reo remap 2 register value
  1973. * Return: bool type, true if remap is configured else false.
  1974. */
  1975. static bool dp_reo_remap_config(struct dp_soc *soc,
  1976. uint32_t *remap1,
  1977. uint32_t *remap2)
  1978. {
  1979. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) | (0x1 << 9) |
  1980. (0x2 << 12) | (0x3 << 15) | (0x1 << 18) | (0x2 << 21)) << 8;
  1981. *remap2 = ((0x3 << 0) | (0x1 << 3) | (0x2 << 6) | (0x3 << 9) |
  1982. (0x1 << 12) | (0x2 << 15) | (0x3 << 18) | (0x1 << 21)) << 8;
  1983. dp_debug("remap1 %x remap2 %x", *remap1, *remap2);
  1984. return true;
  1985. }
  1986. #else
  1987. static bool dp_reo_remap_config(struct dp_soc *soc,
  1988. uint32_t *remap1,
  1989. uint32_t *remap2)
  1990. {
  1991. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  1992. switch (offload_radio) {
  1993. case 0:
  1994. *remap1 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1995. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1996. (0x3 << 18) | (0x4 << 21)) << 8;
  1997. *remap2 = ((0x1 << 0) | (0x2 << 3) | (0x3 << 6) |
  1998. (0x4 << 9) | (0x1 << 12) | (0x2 << 15) |
  1999. (0x3 << 18) | (0x4 << 21)) << 8;
  2000. break;
  2001. case 1:
  2002. *remap1 = ((0x2 << 0) | (0x3 << 3) | (0x4 << 6) |
  2003. (0x2 << 9) | (0x3 << 12) | (0x4 << 15) |
  2004. (0x2 << 18) | (0x3 << 21)) << 8;
  2005. *remap2 = ((0x4 << 0) | (0x2 << 3) | (0x3 << 6) |
  2006. (0x4 << 9) | (0x2 << 12) | (0x3 << 15) |
  2007. (0x4 << 18) | (0x2 << 21)) << 8;
  2008. break;
  2009. case 2:
  2010. *remap1 = ((0x1 << 0) | (0x3 << 3) | (0x4 << 6) |
  2011. (0x1 << 9) | (0x3 << 12) | (0x4 << 15) |
  2012. (0x1 << 18) | (0x3 << 21)) << 8;
  2013. *remap2 = ((0x4 << 0) | (0x1 << 3) | (0x3 << 6) |
  2014. (0x4 << 9) | (0x1 << 12) | (0x3 << 15) |
  2015. (0x4 << 18) | (0x1 << 21)) << 8;
  2016. break;
  2017. case 3:
  2018. /* return false if both radios are offloaded to NSS */
  2019. return false;
  2020. }
  2021. dp_debug("remap1 %x remap2 %x offload_radio %u",
  2022. *remap1, *remap2, offload_radio);
  2023. return true;
  2024. }
  2025. #endif
  2026. /*
  2027. * dp_reo_frag_dst_set() - configure reo register to set the
  2028. * fragment destination ring
  2029. * @soc : Datapath soc
  2030. * @frag_dst_ring : output parameter to set fragment destination ring
  2031. *
  2032. * Based on offload_radio below fragment destination rings is selected
  2033. * 0 - TCL
  2034. * 1 - SW1
  2035. * 2 - SW2
  2036. * 3 - SW3
  2037. * 4 - SW4
  2038. * 5 - Release
  2039. * 6 - FW
  2040. * 7 - alternate select
  2041. *
  2042. * return: void
  2043. */
  2044. static void dp_reo_frag_dst_set(struct dp_soc *soc, uint8_t *frag_dst_ring)
  2045. {
  2046. uint8_t offload_radio = wlan_cfg_get_dp_soc_nss_cfg(soc->wlan_cfg_ctx);
  2047. switch (offload_radio) {
  2048. case 0:
  2049. *frag_dst_ring = HAL_SRNG_REO_EXCEPTION;
  2050. break;
  2051. case 3:
  2052. *frag_dst_ring = HAL_SRNG_REO_ALTERNATE_SELECT;
  2053. break;
  2054. default:
  2055. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2056. FL("dp_reo_frag_dst_set invalid offload radio config"));
  2057. break;
  2058. }
  2059. }
  2060. /*
  2061. * dp_soc_cmn_setup() - Common SoC level initializion
  2062. * @soc: Datapath SOC handle
  2063. *
  2064. * This is an internal function used to setup common SOC data structures,
  2065. * to be called from PDEV attach after receiving HW mode capabilities from FW
  2066. */
  2067. static int dp_soc_cmn_setup(struct dp_soc *soc)
  2068. {
  2069. int i;
  2070. struct hal_reo_params reo_params;
  2071. int tx_ring_size;
  2072. int tx_comp_ring_size;
  2073. int reo_dst_ring_size;
  2074. uint32_t entries;
  2075. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2076. if (qdf_atomic_read(&soc->cmn_init_done))
  2077. return 0;
  2078. if (dp_hw_link_desc_pool_setup(soc))
  2079. goto fail1;
  2080. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2081. /* Setup SRNG rings */
  2082. /* Common rings */
  2083. if (dp_srng_setup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0, 0,
  2084. wlan_cfg_get_dp_soc_wbm_release_ring_size(soc_cfg_ctx))) {
  2085. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2086. FL("dp_srng_setup failed for wbm_desc_rel_ring"));
  2087. goto fail1;
  2088. }
  2089. soc->num_tcl_data_rings = 0;
  2090. /* Tx data rings */
  2091. if (!wlan_cfg_per_pdev_tx_ring(soc_cfg_ctx)) {
  2092. soc->num_tcl_data_rings =
  2093. wlan_cfg_num_tcl_data_rings(soc_cfg_ctx);
  2094. tx_comp_ring_size =
  2095. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2096. tx_ring_size =
  2097. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2098. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2099. if (dp_srng_setup(soc, &soc->tcl_data_ring[i],
  2100. TCL_DATA, i, 0, tx_ring_size)) {
  2101. QDF_TRACE(QDF_MODULE_ID_DP,
  2102. QDF_TRACE_LEVEL_ERROR,
  2103. FL("dp_srng_setup failed for tcl_data_ring[%d]"), i);
  2104. goto fail1;
  2105. }
  2106. /*
  2107. * TBD: Set IPA WBM ring size with ini IPA UC tx buffer
  2108. * count
  2109. */
  2110. if (dp_srng_setup(soc, &soc->tx_comp_ring[i],
  2111. WBM2SW_RELEASE, i, 0, tx_comp_ring_size)) {
  2112. QDF_TRACE(QDF_MODULE_ID_DP,
  2113. QDF_TRACE_LEVEL_ERROR,
  2114. FL("dp_srng_setup failed for tx_comp_ring[%d]"), i);
  2115. goto fail1;
  2116. }
  2117. }
  2118. } else {
  2119. /* This will be incremented during per pdev ring setup */
  2120. soc->num_tcl_data_rings = 0;
  2121. }
  2122. if (dp_tx_soc_attach(soc)) {
  2123. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2124. FL("dp_tx_soc_attach failed"));
  2125. goto fail1;
  2126. }
  2127. entries = wlan_cfg_get_dp_soc_tcl_cmd_ring_size(soc_cfg_ctx);
  2128. /* TCL command and status rings */
  2129. if (dp_srng_setup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0, 0,
  2130. entries)) {
  2131. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2132. FL("dp_srng_setup failed for tcl_cmd_ring"));
  2133. goto fail1;
  2134. }
  2135. entries = wlan_cfg_get_dp_soc_tcl_status_ring_size(soc_cfg_ctx);
  2136. if (dp_srng_setup(soc, &soc->tcl_status_ring, TCL_STATUS, 0, 0,
  2137. entries)) {
  2138. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2139. FL("dp_srng_setup failed for tcl_status_ring"));
  2140. goto fail1;
  2141. }
  2142. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2143. /* TBD: call dp_tx_init to setup Tx SW descriptors and MSDU extension
  2144. * descriptors
  2145. */
  2146. /* Rx data rings */
  2147. if (!wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2148. soc->num_reo_dest_rings =
  2149. wlan_cfg_num_reo_dest_rings(soc_cfg_ctx);
  2150. QDF_TRACE(QDF_MODULE_ID_DP,
  2151. QDF_TRACE_LEVEL_INFO,
  2152. FL("num_reo_dest_rings %d"), soc->num_reo_dest_rings);
  2153. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2154. if (dp_srng_setup(soc, &soc->reo_dest_ring[i], REO_DST,
  2155. i, 0, reo_dst_ring_size)) {
  2156. QDF_TRACE(QDF_MODULE_ID_DP,
  2157. QDF_TRACE_LEVEL_ERROR,
  2158. FL(RNG_ERR "reo_dest_ring [%d]"), i);
  2159. goto fail1;
  2160. }
  2161. }
  2162. } else {
  2163. /* This will be incremented during per pdev ring setup */
  2164. soc->num_reo_dest_rings = 0;
  2165. }
  2166. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2167. /* LMAC RxDMA to SW Rings configuration */
  2168. if (!wlan_cfg_per_pdev_lmac_ring(soc_cfg_ctx)) {
  2169. /* Only valid for MCL */
  2170. struct dp_pdev *pdev = soc->pdev_list[0];
  2171. for (i = 0; i < MAX_RX_MAC_RINGS; i++) {
  2172. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[i],
  2173. RXDMA_DST, 0, i,
  2174. entries)) {
  2175. QDF_TRACE(QDF_MODULE_ID_DP,
  2176. QDF_TRACE_LEVEL_ERROR,
  2177. FL(RNG_ERR "rxdma_err_dst_ring"));
  2178. goto fail1;
  2179. }
  2180. }
  2181. }
  2182. /* TBD: call dp_rx_init to setup Rx SW descriptors */
  2183. /* REO reinjection ring */
  2184. entries = wlan_cfg_get_dp_soc_reo_reinject_ring_size(soc_cfg_ctx);
  2185. if (dp_srng_setup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0, 0,
  2186. entries)) {
  2187. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2188. FL("dp_srng_setup failed for reo_reinject_ring"));
  2189. goto fail1;
  2190. }
  2191. /* Rx release ring */
  2192. if (dp_srng_setup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 3, 0,
  2193. wlan_cfg_get_dp_soc_rx_release_ring_size(soc_cfg_ctx))) {
  2194. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2195. FL("dp_srng_setup failed for rx_rel_ring"));
  2196. goto fail1;
  2197. }
  2198. /* Rx exception ring */
  2199. entries = wlan_cfg_get_dp_soc_reo_exception_ring_size(soc_cfg_ctx);
  2200. if (dp_srng_setup(soc, &soc->reo_exception_ring,
  2201. REO_EXCEPTION, 0, MAX_REO_DEST_RINGS, entries)) {
  2202. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2203. FL("dp_srng_setup failed for reo_exception_ring"));
  2204. goto fail1;
  2205. }
  2206. /* REO command and status rings */
  2207. if (dp_srng_setup(soc, &soc->reo_cmd_ring, REO_CMD, 0, 0,
  2208. wlan_cfg_get_dp_soc_reo_cmd_ring_size(soc_cfg_ctx))) {
  2209. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2210. FL("dp_srng_setup failed for reo_cmd_ring"));
  2211. goto fail1;
  2212. }
  2213. hal_reo_init_cmd_ring(soc->hal_soc, soc->reo_cmd_ring.hal_srng);
  2214. TAILQ_INIT(&soc->rx.reo_cmd_list);
  2215. qdf_spinlock_create(&soc->rx.reo_cmd_lock);
  2216. if (dp_srng_setup(soc, &soc->reo_status_ring, REO_STATUS, 0, 0,
  2217. wlan_cfg_get_dp_soc_reo_status_ring_size(soc_cfg_ctx))) {
  2218. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2219. FL("dp_srng_setup failed for reo_status_ring"));
  2220. goto fail1;
  2221. }
  2222. qdf_spinlock_create(&soc->ast_lock);
  2223. dp_soc_wds_attach(soc);
  2224. /* Reset the cpu ring map if radio is NSS offloaded */
  2225. if (wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx)) {
  2226. dp_soc_reset_cpu_ring_map(soc);
  2227. dp_soc_reset_intr_mask(soc);
  2228. }
  2229. /* Setup HW REO */
  2230. qdf_mem_zero(&reo_params, sizeof(reo_params));
  2231. if (wlan_cfg_is_rx_hash_enabled(soc_cfg_ctx)) {
  2232. /*
  2233. * Reo ring remap is not required if both radios
  2234. * are offloaded to NSS
  2235. */
  2236. if (!dp_reo_remap_config(soc,
  2237. &reo_params.remap1,
  2238. &reo_params.remap2))
  2239. goto out;
  2240. reo_params.rx_hash_enabled = true;
  2241. }
  2242. /* setup the global rx defrag waitlist */
  2243. TAILQ_INIT(&soc->rx.defrag.waitlist);
  2244. soc->rx.defrag.timeout_ms =
  2245. wlan_cfg_get_rx_defrag_min_timeout(soc_cfg_ctx);
  2246. soc->rx.flags.defrag_timeout_check =
  2247. wlan_cfg_get_defrag_timeout_check(soc_cfg_ctx);
  2248. qdf_spinlock_create(&soc->rx.defrag.defrag_lock);
  2249. out:
  2250. /*
  2251. * set the fragment destination ring
  2252. */
  2253. dp_reo_frag_dst_set(soc, &reo_params.frag_dst_ring);
  2254. hal_reo_setup(soc->hal_soc, &reo_params);
  2255. qdf_atomic_set(&soc->cmn_init_done, 1);
  2256. qdf_nbuf_queue_init(&soc->htt_stats.msg);
  2257. return 0;
  2258. fail1:
  2259. /*
  2260. * Cleanup will be done as part of soc_detach, which will
  2261. * be called on pdev attach failure
  2262. */
  2263. return QDF_STATUS_E_FAILURE;
  2264. }
  2265. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force);
  2266. static void dp_lro_hash_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2267. {
  2268. struct cdp_lro_hash_config lro_hash;
  2269. if (!wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  2270. !wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx)) {
  2271. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2272. FL("LRO disabled RX hash disabled"));
  2273. return;
  2274. }
  2275. qdf_mem_zero(&lro_hash, sizeof(lro_hash));
  2276. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx)) {
  2277. lro_hash.lro_enable = 1;
  2278. lro_hash.tcp_flag = QDF_TCPHDR_ACK;
  2279. lro_hash.tcp_flag_mask = QDF_TCPHDR_FIN | QDF_TCPHDR_SYN |
  2280. QDF_TCPHDR_RST | QDF_TCPHDR_ACK | QDF_TCPHDR_URG |
  2281. QDF_TCPHDR_ECE | QDF_TCPHDR_CWR;
  2282. }
  2283. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW, FL("enabled"));
  2284. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv4,
  2285. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2286. LRO_IPV4_SEED_ARR_SZ));
  2287. qdf_get_random_bytes(lro_hash.toeplitz_hash_ipv6,
  2288. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2289. LRO_IPV6_SEED_ARR_SZ));
  2290. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  2291. "lro_hash: lro_enable: 0x%x tcp_flag 0x%x tcp_flag_mask 0x%x",
  2292. lro_hash.lro_enable, lro_hash.tcp_flag,
  2293. lro_hash.tcp_flag_mask);
  2294. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2295. QDF_TRACE_LEVEL_ERROR,
  2296. (void *)lro_hash.toeplitz_hash_ipv4,
  2297. (sizeof(lro_hash.toeplitz_hash_ipv4[0]) *
  2298. LRO_IPV4_SEED_ARR_SZ));
  2299. qdf_trace_hex_dump(QDF_MODULE_ID_DP,
  2300. QDF_TRACE_LEVEL_ERROR,
  2301. (void *)lro_hash.toeplitz_hash_ipv6,
  2302. (sizeof(lro_hash.toeplitz_hash_ipv6[0]) *
  2303. LRO_IPV6_SEED_ARR_SZ));
  2304. qdf_assert(soc->cdp_soc.ol_ops->lro_hash_config);
  2305. if (soc->cdp_soc.ol_ops->lro_hash_config)
  2306. (void)soc->cdp_soc.ol_ops->lro_hash_config
  2307. (pdev->ctrl_pdev, &lro_hash);
  2308. }
  2309. /*
  2310. * dp_rxdma_ring_setup() - configure the RX DMA rings
  2311. * @soc: data path SoC handle
  2312. * @pdev: Physical device handle
  2313. *
  2314. * Return: 0 - success, > 0 - failure
  2315. */
  2316. #ifdef QCA_HOST2FW_RXBUF_RING
  2317. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2318. struct dp_pdev *pdev)
  2319. {
  2320. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2321. int max_mac_rings;
  2322. int i;
  2323. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2324. max_mac_rings = wlan_cfg_get_num_mac_rings(pdev_cfg_ctx);
  2325. for (i = 0; i < max_mac_rings; i++) {
  2326. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2327. "%s: pdev_id %d mac_id %d",
  2328. __func__, pdev->pdev_id, i);
  2329. if (dp_srng_setup(soc, &pdev->rx_mac_buf_ring[i],
  2330. RXDMA_BUF, 1, i,
  2331. wlan_cfg_get_rx_dma_buf_ring_size(pdev_cfg_ctx))) {
  2332. QDF_TRACE(QDF_MODULE_ID_DP,
  2333. QDF_TRACE_LEVEL_ERROR,
  2334. FL("failed rx mac ring setup"));
  2335. return QDF_STATUS_E_FAILURE;
  2336. }
  2337. }
  2338. return QDF_STATUS_SUCCESS;
  2339. }
  2340. #else
  2341. static int dp_rxdma_ring_setup(struct dp_soc *soc,
  2342. struct dp_pdev *pdev)
  2343. {
  2344. return QDF_STATUS_SUCCESS;
  2345. }
  2346. #endif
  2347. /**
  2348. * dp_dscp_tid_map_setup(): Initialize the dscp-tid maps
  2349. * @pdev - DP_PDEV handle
  2350. *
  2351. * Return: void
  2352. */
  2353. static inline void
  2354. dp_dscp_tid_map_setup(struct dp_pdev *pdev)
  2355. {
  2356. uint8_t map_id;
  2357. struct dp_soc *soc = pdev->soc;
  2358. if (!soc)
  2359. return;
  2360. for (map_id = 0; map_id < DP_MAX_TID_MAPS; map_id++) {
  2361. qdf_mem_copy(pdev->dscp_tid_map[map_id],
  2362. default_dscp_tid_map,
  2363. sizeof(default_dscp_tid_map));
  2364. }
  2365. for (map_id = 0; map_id < soc->num_hw_dscp_tid_map; map_id++) {
  2366. hal_tx_set_dscp_tid_map(soc->hal_soc,
  2367. default_dscp_tid_map,
  2368. map_id);
  2369. }
  2370. }
  2371. #ifdef IPA_OFFLOAD
  2372. /**
  2373. * dp_setup_ipa_rx_refill_buf_ring - Setup second Rx refill buffer ring
  2374. * @soc: data path instance
  2375. * @pdev: core txrx pdev context
  2376. *
  2377. * Return: QDF_STATUS_SUCCESS: success
  2378. * QDF_STATUS_E_RESOURCES: Error return
  2379. */
  2380. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2381. struct dp_pdev *pdev)
  2382. {
  2383. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2384. int entries;
  2385. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2386. entries = wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx);
  2387. /* Setup second Rx refill buffer ring */
  2388. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2389. IPA_RX_REFILL_BUF_RING_IDX,
  2390. pdev->pdev_id,
  2391. entries)) {
  2392. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2393. FL("dp_srng_setup failed second rx refill ring"));
  2394. return QDF_STATUS_E_FAILURE;
  2395. }
  2396. return QDF_STATUS_SUCCESS;
  2397. }
  2398. /**
  2399. * dp_cleanup_ipa_rx_refill_buf_ring - Cleanup second Rx refill buffer ring
  2400. * @soc: data path instance
  2401. * @pdev: core txrx pdev context
  2402. *
  2403. * Return: void
  2404. */
  2405. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2406. struct dp_pdev *pdev)
  2407. {
  2408. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring2, RXDMA_BUF,
  2409. IPA_RX_REFILL_BUF_RING_IDX);
  2410. }
  2411. #else
  2412. static int dp_setup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2413. struct dp_pdev *pdev)
  2414. {
  2415. return QDF_STATUS_SUCCESS;
  2416. }
  2417. static void dp_cleanup_ipa_rx_refill_buf_ring(struct dp_soc *soc,
  2418. struct dp_pdev *pdev)
  2419. {
  2420. }
  2421. #endif
  2422. #if !defined(DISABLE_MON_CONFIG)
  2423. /**
  2424. * dp_mon_rings_setup() - Initialize Monitor rings based on target
  2425. * @soc: soc handle
  2426. * @pdev: physical device handle
  2427. *
  2428. * Return: nonzero on failure and zero on success
  2429. */
  2430. static
  2431. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2432. {
  2433. int mac_id = 0;
  2434. int pdev_id = pdev->pdev_id;
  2435. int entries;
  2436. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  2437. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  2438. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2439. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  2440. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2441. entries =
  2442. wlan_cfg_get_dma_mon_buf_ring_size(pdev_cfg_ctx);
  2443. if (dp_srng_setup(soc,
  2444. &pdev->rxdma_mon_buf_ring[mac_id],
  2445. RXDMA_MONITOR_BUF, 0, mac_for_pdev,
  2446. entries)) {
  2447. QDF_TRACE(QDF_MODULE_ID_DP,
  2448. QDF_TRACE_LEVEL_ERROR,
  2449. FL(RNG_ERR "rxdma_mon_buf_ring "));
  2450. return QDF_STATUS_E_NOMEM;
  2451. }
  2452. entries =
  2453. wlan_cfg_get_dma_mon_dest_ring_size(pdev_cfg_ctx);
  2454. if (dp_srng_setup(soc,
  2455. &pdev->rxdma_mon_dst_ring[mac_id],
  2456. RXDMA_MONITOR_DST, 0, mac_for_pdev,
  2457. entries)) {
  2458. QDF_TRACE(QDF_MODULE_ID_DP,
  2459. QDF_TRACE_LEVEL_ERROR,
  2460. FL(RNG_ERR "rxdma_mon_dst_ring"));
  2461. return QDF_STATUS_E_NOMEM;
  2462. }
  2463. entries =
  2464. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2465. if (dp_srng_setup(soc,
  2466. &pdev->rxdma_mon_status_ring[mac_id],
  2467. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2468. entries)) {
  2469. QDF_TRACE(QDF_MODULE_ID_DP,
  2470. QDF_TRACE_LEVEL_ERROR,
  2471. FL(RNG_ERR "rxdma_mon_status_ring"));
  2472. return QDF_STATUS_E_NOMEM;
  2473. }
  2474. entries =
  2475. wlan_cfg_get_dma_mon_desc_ring_size(pdev_cfg_ctx);
  2476. if (dp_srng_setup(soc,
  2477. &pdev->rxdma_mon_desc_ring[mac_id],
  2478. RXDMA_MONITOR_DESC, 0, mac_for_pdev,
  2479. entries)) {
  2480. QDF_TRACE(QDF_MODULE_ID_DP,
  2481. QDF_TRACE_LEVEL_ERROR,
  2482. FL(RNG_ERR "rxdma_mon_desc_ring"));
  2483. return QDF_STATUS_E_NOMEM;
  2484. }
  2485. } else {
  2486. entries =
  2487. wlan_cfg_get_dma_mon_stat_ring_size(pdev_cfg_ctx);
  2488. if (dp_srng_setup(soc,
  2489. &pdev->rxdma_mon_status_ring[mac_id],
  2490. RXDMA_MONITOR_STATUS, 0, mac_for_pdev,
  2491. entries)) {
  2492. QDF_TRACE(QDF_MODULE_ID_DP,
  2493. QDF_TRACE_LEVEL_ERROR,
  2494. FL(RNG_ERR "rxdma_mon_status_ring"));
  2495. return QDF_STATUS_E_NOMEM;
  2496. }
  2497. }
  2498. }
  2499. return QDF_STATUS_SUCCESS;
  2500. }
  2501. #else
  2502. static
  2503. QDF_STATUS dp_mon_rings_setup(struct dp_soc *soc, struct dp_pdev *pdev)
  2504. {
  2505. return QDF_STATUS_SUCCESS;
  2506. }
  2507. #endif
  2508. /*dp_iterate_update_peer_list - update peer stats on cal client timer
  2509. * @pdev_hdl: pdev handle
  2510. */
  2511. #ifdef ATH_SUPPORT_EXT_STAT
  2512. void dp_iterate_update_peer_list(void *pdev_hdl)
  2513. {
  2514. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  2515. struct dp_vdev *vdev = NULL;
  2516. struct dp_peer *peer = NULL;
  2517. DP_PDEV_ITERATE_VDEV_LIST(pdev, vdev) {
  2518. DP_VDEV_ITERATE_PEER_LIST(vdev, peer) {
  2519. dp_cal_client_update_peer_stats(&peer->stats);
  2520. }
  2521. }
  2522. }
  2523. #else
  2524. void dp_iterate_update_peer_list(void *pdev_hdl)
  2525. {
  2526. }
  2527. #endif
  2528. /*
  2529. * dp_pdev_attach_wifi3() - attach txrx pdev
  2530. * @ctrl_pdev: Opaque PDEV object
  2531. * @txrx_soc: Datapath SOC handle
  2532. * @htc_handle: HTC handle for host-target interface
  2533. * @qdf_osdev: QDF OS device
  2534. * @pdev_id: PDEV ID
  2535. *
  2536. * Return: DP PDEV handle on success, NULL on failure
  2537. */
  2538. static struct cdp_pdev *dp_pdev_attach_wifi3(struct cdp_soc_t *txrx_soc,
  2539. struct cdp_ctrl_objmgr_pdev *ctrl_pdev,
  2540. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev, uint8_t pdev_id)
  2541. {
  2542. int tx_ring_size;
  2543. int tx_comp_ring_size;
  2544. int reo_dst_ring_size;
  2545. int entries;
  2546. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  2547. int nss_cfg;
  2548. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2549. struct dp_pdev *pdev = qdf_mem_malloc(sizeof(*pdev));
  2550. if (!pdev) {
  2551. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2552. FL("DP PDEV memory allocation failed"));
  2553. goto fail0;
  2554. }
  2555. pdev->invalid_peer = qdf_mem_malloc(sizeof(struct dp_peer));
  2556. if (!pdev->invalid_peer) {
  2557. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2558. FL("Invalid peer memory allocation failed"));
  2559. qdf_mem_free(pdev);
  2560. goto fail0;
  2561. }
  2562. soc_cfg_ctx = soc->wlan_cfg_ctx;
  2563. pdev->wlan_cfg_ctx = wlan_cfg_pdev_attach(soc->ctrl_psoc);
  2564. if (!pdev->wlan_cfg_ctx) {
  2565. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2566. FL("pdev cfg_attach failed"));
  2567. qdf_mem_free(pdev->invalid_peer);
  2568. qdf_mem_free(pdev);
  2569. goto fail0;
  2570. }
  2571. /*
  2572. * set nss pdev config based on soc config
  2573. */
  2574. nss_cfg = wlan_cfg_get_dp_soc_nss_cfg(soc_cfg_ctx);
  2575. wlan_cfg_set_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx,
  2576. (nss_cfg & (1 << pdev_id)));
  2577. pdev->soc = soc;
  2578. pdev->ctrl_pdev = ctrl_pdev;
  2579. pdev->pdev_id = pdev_id;
  2580. pdev->lmac_id = wlan_cfg_get_hw_mac_idx(soc->wlan_cfg_ctx, pdev_id);
  2581. soc->pdev_list[pdev_id] = pdev;
  2582. soc->pdev_count++;
  2583. TAILQ_INIT(&pdev->vdev_list);
  2584. qdf_spinlock_create(&pdev->vdev_list_lock);
  2585. pdev->vdev_count = 0;
  2586. qdf_spinlock_create(&pdev->tx_mutex);
  2587. qdf_spinlock_create(&pdev->neighbour_peer_mutex);
  2588. TAILQ_INIT(&pdev->neighbour_peers_list);
  2589. pdev->neighbour_peers_added = false;
  2590. if (dp_soc_cmn_setup(soc)) {
  2591. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2592. FL("dp_soc_cmn_setup failed"));
  2593. goto fail1;
  2594. }
  2595. /* Setup per PDEV TCL rings if configured */
  2596. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2597. tx_ring_size =
  2598. wlan_cfg_tx_ring_size(soc_cfg_ctx);
  2599. tx_comp_ring_size =
  2600. wlan_cfg_tx_comp_ring_size(soc_cfg_ctx);
  2601. if (dp_srng_setup(soc, &soc->tcl_data_ring[pdev_id], TCL_DATA,
  2602. pdev_id, pdev_id, tx_ring_size)) {
  2603. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2604. FL("dp_srng_setup failed for tcl_data_ring"));
  2605. goto fail1;
  2606. }
  2607. if (dp_srng_setup(soc, &soc->tx_comp_ring[pdev_id],
  2608. WBM2SW_RELEASE, pdev_id, pdev_id, tx_comp_ring_size)) {
  2609. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2610. FL("dp_srng_setup failed for tx_comp_ring"));
  2611. goto fail1;
  2612. }
  2613. soc->num_tcl_data_rings++;
  2614. }
  2615. /* Tx specific init */
  2616. if (dp_tx_pdev_attach(pdev)) {
  2617. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2618. FL("dp_tx_pdev_attach failed"));
  2619. goto fail1;
  2620. }
  2621. reo_dst_ring_size = wlan_cfg_get_reo_dst_ring_size(soc->wlan_cfg_ctx);
  2622. /* Setup per PDEV REO rings if configured */
  2623. if (wlan_cfg_per_pdev_rx_ring(soc_cfg_ctx)) {
  2624. if (dp_srng_setup(soc, &soc->reo_dest_ring[pdev_id], REO_DST,
  2625. pdev_id, pdev_id, reo_dst_ring_size)) {
  2626. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2627. FL("dp_srng_setup failed for reo_dest_ringn"));
  2628. goto fail1;
  2629. }
  2630. soc->num_reo_dest_rings++;
  2631. }
  2632. if (dp_srng_setup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0, pdev_id,
  2633. wlan_cfg_get_dp_soc_rxdma_refill_ring_size(soc_cfg_ctx))) {
  2634. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2635. FL("dp_srng_setup failed rx refill ring"));
  2636. goto fail1;
  2637. }
  2638. if (dp_rxdma_ring_setup(soc, pdev)) {
  2639. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2640. FL("RXDMA ring config failed"));
  2641. goto fail1;
  2642. }
  2643. if (dp_mon_rings_setup(soc, pdev)) {
  2644. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2645. FL("MONITOR rings setup failed"));
  2646. goto fail1;
  2647. }
  2648. entries = wlan_cfg_get_dp_soc_rxdma_err_dst_ring_size(soc_cfg_ctx);
  2649. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx)) {
  2650. if (dp_srng_setup(soc, &pdev->rxdma_err_dst_ring[0], RXDMA_DST,
  2651. 0, pdev_id,
  2652. entries)) {
  2653. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2654. FL(RNG_ERR "rxdma_err_dst_ring"));
  2655. goto fail1;
  2656. }
  2657. }
  2658. if (dp_setup_ipa_rx_refill_buf_ring(soc, pdev))
  2659. goto fail1;
  2660. if (dp_ipa_ring_resource_setup(soc, pdev))
  2661. goto fail1;
  2662. if (dp_ipa_uc_attach(soc, pdev) != QDF_STATUS_SUCCESS) {
  2663. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2664. FL("dp_ipa_uc_attach failed"));
  2665. goto fail1;
  2666. }
  2667. /* Rx specific init */
  2668. if (dp_rx_pdev_attach(pdev)) {
  2669. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  2670. FL("dp_rx_pdev_attach failed"));
  2671. goto fail1;
  2672. }
  2673. DP_STATS_INIT(pdev);
  2674. /* Monitor filter init */
  2675. pdev->mon_filter_mode = MON_FILTER_ALL;
  2676. pdev->fp_mgmt_filter = FILTER_MGMT_ALL;
  2677. pdev->fp_ctrl_filter = FILTER_CTRL_ALL;
  2678. pdev->fp_data_filter = FILTER_DATA_ALL;
  2679. pdev->mo_mgmt_filter = FILTER_MGMT_ALL;
  2680. pdev->mo_ctrl_filter = FILTER_CTRL_ALL;
  2681. pdev->mo_data_filter = FILTER_DATA_ALL;
  2682. dp_local_peer_id_pool_init(pdev);
  2683. dp_dscp_tid_map_setup(pdev);
  2684. /* Rx monitor mode specific init */
  2685. if (dp_rx_pdev_mon_attach(pdev)) {
  2686. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2687. "dp_rx_pdev_mon_attach failed");
  2688. goto fail1;
  2689. }
  2690. if (dp_wdi_event_attach(pdev)) {
  2691. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  2692. "dp_wdi_evet_attach failed");
  2693. goto fail1;
  2694. }
  2695. /* set the reo destination during initialization */
  2696. pdev->reo_dest = pdev->pdev_id + 1;
  2697. /*
  2698. * initialize ppdu tlv list
  2699. */
  2700. TAILQ_INIT(&pdev->ppdu_info_list);
  2701. pdev->tlv_count = 0;
  2702. pdev->list_depth = 0;
  2703. qdf_mem_zero(&pdev->sojourn_stats, sizeof(struct cdp_tx_sojourn_stats));
  2704. pdev->sojourn_buf = qdf_nbuf_alloc(pdev->soc->osdev,
  2705. sizeof(struct cdp_tx_sojourn_stats), 0, 4,
  2706. TRUE);
  2707. /* initlialize cal client timer */
  2708. dp_cal_client_attach(&pdev->cal_client_ctx, pdev, pdev->soc->osdev,
  2709. &dp_iterate_update_peer_list);
  2710. return (struct cdp_pdev *)pdev;
  2711. fail1:
  2712. dp_pdev_detach_wifi3((struct cdp_pdev *)pdev, 0);
  2713. fail0:
  2714. return NULL;
  2715. }
  2716. /*
  2717. * dp_rxdma_ring_cleanup() - configure the RX DMA rings
  2718. * @soc: data path SoC handle
  2719. * @pdev: Physical device handle
  2720. *
  2721. * Return: void
  2722. */
  2723. #ifdef QCA_HOST2FW_RXBUF_RING
  2724. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2725. struct dp_pdev *pdev)
  2726. {
  2727. int max_mac_rings =
  2728. wlan_cfg_get_num_mac_rings(pdev->wlan_cfg_ctx);
  2729. int i;
  2730. max_mac_rings = max_mac_rings < MAX_RX_MAC_RINGS ?
  2731. max_mac_rings : MAX_RX_MAC_RINGS;
  2732. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  2733. dp_srng_cleanup(soc, &pdev->rx_mac_buf_ring[i],
  2734. RXDMA_BUF, 1);
  2735. qdf_timer_free(&soc->mon_reap_timer);
  2736. }
  2737. #else
  2738. static void dp_rxdma_ring_cleanup(struct dp_soc *soc,
  2739. struct dp_pdev *pdev)
  2740. {
  2741. }
  2742. #endif
  2743. /*
  2744. * dp_neighbour_peers_detach() - Detach neighbour peers(nac clients)
  2745. * @pdev: device object
  2746. *
  2747. * Return: void
  2748. */
  2749. static void dp_neighbour_peers_detach(struct dp_pdev *pdev)
  2750. {
  2751. struct dp_neighbour_peer *peer = NULL;
  2752. struct dp_neighbour_peer *temp_peer = NULL;
  2753. TAILQ_FOREACH_SAFE(peer, &pdev->neighbour_peers_list,
  2754. neighbour_peer_list_elem, temp_peer) {
  2755. /* delete this peer from the list */
  2756. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  2757. peer, neighbour_peer_list_elem);
  2758. qdf_mem_free(peer);
  2759. }
  2760. qdf_spinlock_destroy(&pdev->neighbour_peer_mutex);
  2761. }
  2762. /**
  2763. * dp_htt_ppdu_stats_detach() - detach stats resources
  2764. * @pdev: Datapath PDEV handle
  2765. *
  2766. * Return: void
  2767. */
  2768. static void dp_htt_ppdu_stats_detach(struct dp_pdev *pdev)
  2769. {
  2770. struct ppdu_info *ppdu_info, *ppdu_info_next;
  2771. TAILQ_FOREACH_SAFE(ppdu_info, &pdev->ppdu_info_list,
  2772. ppdu_info_list_elem, ppdu_info_next) {
  2773. if (!ppdu_info)
  2774. break;
  2775. qdf_assert_always(ppdu_info->nbuf);
  2776. qdf_nbuf_free(ppdu_info->nbuf);
  2777. qdf_mem_free(ppdu_info);
  2778. }
  2779. }
  2780. #if !defined(DISABLE_MON_CONFIG)
  2781. /**
  2782. * dp_mon_ring_deinit() - Cleanup Monitor rings
  2783. *
  2784. * @soc: soc handle
  2785. * @pdev: datapath physical dev handle
  2786. * @mac_id: mac number
  2787. *
  2788. * Return: None
  2789. */
  2790. static
  2791. void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2792. int mac_id)
  2793. {
  2794. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2795. dp_srng_cleanup(soc,
  2796. &pdev->rxdma_mon_buf_ring[mac_id],
  2797. RXDMA_MONITOR_BUF, 0);
  2798. dp_srng_cleanup(soc,
  2799. &pdev->rxdma_mon_dst_ring[mac_id],
  2800. RXDMA_MONITOR_DST, 0);
  2801. dp_srng_cleanup(soc,
  2802. &pdev->rxdma_mon_status_ring[mac_id],
  2803. RXDMA_MONITOR_STATUS, 0);
  2804. dp_srng_cleanup(soc,
  2805. &pdev->rxdma_mon_desc_ring[mac_id],
  2806. RXDMA_MONITOR_DESC, 0);
  2807. dp_srng_cleanup(soc,
  2808. &pdev->rxdma_err_dst_ring[mac_id],
  2809. RXDMA_DST, 0);
  2810. } else {
  2811. dp_srng_cleanup(soc,
  2812. &pdev->rxdma_mon_status_ring[mac_id],
  2813. RXDMA_MONITOR_STATUS, 0);
  2814. dp_srng_cleanup(soc,
  2815. &pdev->rxdma_err_dst_ring[mac_id],
  2816. RXDMA_DST, 0);
  2817. }
  2818. }
  2819. #else
  2820. static void dp_mon_ring_deinit(struct dp_soc *soc, struct dp_pdev *pdev,
  2821. int mac_id)
  2822. {
  2823. }
  2824. #endif
  2825. /*
  2826. * dp_pdev_detach_wifi3() - detach txrx pdev
  2827. * @txrx_pdev: Datapath PDEV handle
  2828. * @force: Force detach
  2829. *
  2830. */
  2831. static void dp_pdev_detach_wifi3(struct cdp_pdev *txrx_pdev, int force)
  2832. {
  2833. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  2834. struct dp_soc *soc = pdev->soc;
  2835. qdf_nbuf_t curr_nbuf, next_nbuf;
  2836. int mac_id;
  2837. dp_wdi_event_detach(pdev);
  2838. dp_tx_pdev_detach(pdev);
  2839. if (wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2840. dp_srng_cleanup(soc, &soc->tcl_data_ring[pdev->pdev_id],
  2841. TCL_DATA, pdev->pdev_id);
  2842. dp_srng_cleanup(soc, &soc->tx_comp_ring[pdev->pdev_id],
  2843. WBM2SW_RELEASE, pdev->pdev_id);
  2844. }
  2845. dp_pktlogmod_exit(pdev);
  2846. dp_rx_pdev_detach(pdev);
  2847. dp_rx_pdev_mon_detach(pdev);
  2848. dp_neighbour_peers_detach(pdev);
  2849. qdf_spinlock_destroy(&pdev->tx_mutex);
  2850. qdf_spinlock_destroy(&pdev->vdev_list_lock);
  2851. dp_ipa_uc_detach(soc, pdev);
  2852. dp_cleanup_ipa_rx_refill_buf_ring(soc, pdev);
  2853. /* Cleanup per PDEV REO rings if configured */
  2854. if (wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2855. dp_srng_cleanup(soc, &soc->reo_dest_ring[pdev->pdev_id],
  2856. REO_DST, pdev->pdev_id);
  2857. }
  2858. dp_srng_cleanup(soc, &pdev->rx_refill_buf_ring, RXDMA_BUF, 0);
  2859. dp_rxdma_ring_cleanup(soc, pdev);
  2860. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  2861. dp_mon_ring_deinit(soc, pdev, mac_id);
  2862. dp_srng_cleanup(soc, &pdev->rxdma_err_dst_ring[mac_id],
  2863. RXDMA_DST, 0);
  2864. }
  2865. curr_nbuf = pdev->invalid_peer_head_msdu;
  2866. while (curr_nbuf) {
  2867. next_nbuf = qdf_nbuf_next(curr_nbuf);
  2868. qdf_nbuf_free(curr_nbuf);
  2869. curr_nbuf = next_nbuf;
  2870. }
  2871. dp_htt_ppdu_stats_detach(pdev);
  2872. qdf_nbuf_free(pdev->sojourn_buf);
  2873. dp_cal_client_detach(&pdev->cal_client_ctx);
  2874. soc->pdev_list[pdev->pdev_id] = NULL;
  2875. soc->pdev_count--;
  2876. wlan_cfg_pdev_detach(pdev->wlan_cfg_ctx);
  2877. qdf_mem_free(pdev->invalid_peer);
  2878. qdf_mem_free(pdev->dp_txrx_handle);
  2879. qdf_mem_free(pdev);
  2880. }
  2881. /*
  2882. * dp_reo_desc_freelist_destroy() - Flush REO descriptors from deferred freelist
  2883. * @soc: DP SOC handle
  2884. */
  2885. static inline void dp_reo_desc_freelist_destroy(struct dp_soc *soc)
  2886. {
  2887. struct reo_desc_list_node *desc;
  2888. struct dp_rx_tid *rx_tid;
  2889. qdf_spin_lock_bh(&soc->reo_desc_freelist_lock);
  2890. while (qdf_list_remove_front(&soc->reo_desc_freelist,
  2891. (qdf_list_node_t **)&desc) == QDF_STATUS_SUCCESS) {
  2892. rx_tid = &desc->rx_tid;
  2893. qdf_mem_unmap_nbytes_single(soc->osdev,
  2894. rx_tid->hw_qdesc_paddr,
  2895. QDF_DMA_BIDIRECTIONAL,
  2896. rx_tid->hw_qdesc_alloc_size);
  2897. qdf_mem_free(rx_tid->hw_qdesc_vaddr_unaligned);
  2898. qdf_mem_free(desc);
  2899. }
  2900. qdf_spin_unlock_bh(&soc->reo_desc_freelist_lock);
  2901. qdf_list_destroy(&soc->reo_desc_freelist);
  2902. qdf_spinlock_destroy(&soc->reo_desc_freelist_lock);
  2903. }
  2904. /*
  2905. * dp_soc_detach_wifi3() - Detach txrx SOC
  2906. * @txrx_soc: DP SOC handle, struct cdp_soc_t is first element of struct dp_soc.
  2907. */
  2908. static void dp_soc_detach_wifi3(void *txrx_soc)
  2909. {
  2910. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  2911. int i;
  2912. qdf_atomic_set(&soc->cmn_init_done, 0);
  2913. qdf_flush_work(&soc->htt_stats.work);
  2914. qdf_disable_work(&soc->htt_stats.work);
  2915. /* Free pending htt stats messages */
  2916. qdf_nbuf_queue_free(&soc->htt_stats.msg);
  2917. dp_reo_cmdlist_destroy(soc);
  2918. for (i = 0; i < MAX_PDEV_CNT; i++) {
  2919. if (soc->pdev_list[i])
  2920. dp_pdev_detach_wifi3(
  2921. (struct cdp_pdev *)soc->pdev_list[i], 1);
  2922. }
  2923. dp_peer_find_detach(soc);
  2924. /* TBD: Call Tx and Rx cleanup functions to free buffers and
  2925. * SW descriptors
  2926. */
  2927. /* Free the ring memories */
  2928. /* Common rings */
  2929. dp_srng_cleanup(soc, &soc->wbm_desc_rel_ring, SW2WBM_RELEASE, 0);
  2930. dp_tx_soc_detach(soc);
  2931. /* Tx data rings */
  2932. if (!wlan_cfg_per_pdev_tx_ring(soc->wlan_cfg_ctx)) {
  2933. for (i = 0; i < soc->num_tcl_data_rings; i++) {
  2934. dp_srng_cleanup(soc, &soc->tcl_data_ring[i],
  2935. TCL_DATA, i);
  2936. dp_srng_cleanup(soc, &soc->tx_comp_ring[i],
  2937. WBM2SW_RELEASE, i);
  2938. }
  2939. }
  2940. /* TCL command and status rings */
  2941. dp_srng_cleanup(soc, &soc->tcl_cmd_ring, TCL_CMD, 0);
  2942. dp_srng_cleanup(soc, &soc->tcl_status_ring, TCL_STATUS, 0);
  2943. /* Rx data rings */
  2944. if (!wlan_cfg_per_pdev_rx_ring(soc->wlan_cfg_ctx)) {
  2945. soc->num_reo_dest_rings =
  2946. wlan_cfg_num_reo_dest_rings(soc->wlan_cfg_ctx);
  2947. for (i = 0; i < soc->num_reo_dest_rings; i++) {
  2948. /* TODO: Get number of rings and ring sizes
  2949. * from wlan_cfg
  2950. */
  2951. dp_srng_cleanup(soc, &soc->reo_dest_ring[i],
  2952. REO_DST, i);
  2953. }
  2954. }
  2955. /* REO reinjection ring */
  2956. dp_srng_cleanup(soc, &soc->reo_reinject_ring, REO_REINJECT, 0);
  2957. /* Rx release ring */
  2958. dp_srng_cleanup(soc, &soc->rx_rel_ring, WBM2SW_RELEASE, 0);
  2959. /* Rx exception ring */
  2960. /* TODO: Better to store ring_type and ring_num in
  2961. * dp_srng during setup
  2962. */
  2963. dp_srng_cleanup(soc, &soc->reo_exception_ring, REO_EXCEPTION, 0);
  2964. /* REO command and status rings */
  2965. dp_srng_cleanup(soc, &soc->reo_cmd_ring, REO_CMD, 0);
  2966. dp_srng_cleanup(soc, &soc->reo_status_ring, REO_STATUS, 0);
  2967. dp_hw_link_desc_pool_cleanup(soc);
  2968. qdf_spinlock_destroy(&soc->peer_ref_mutex);
  2969. qdf_spinlock_destroy(&soc->htt_stats.lock);
  2970. htt_soc_detach(soc->htt_handle);
  2971. qdf_spinlock_destroy(&soc->rx.defrag.defrag_lock);
  2972. qdf_spinlock_destroy(&soc->rx.reo_cmd_lock);
  2973. dp_reo_desc_freelist_destroy(soc);
  2974. wlan_cfg_soc_detach(soc->wlan_cfg_ctx);
  2975. dp_soc_wds_detach(soc);
  2976. qdf_spinlock_destroy(&soc->ast_lock);
  2977. qdf_mem_free(soc);
  2978. }
  2979. #if !defined(DISABLE_MON_CONFIG)
  2980. /**
  2981. * dp_mon_htt_srng_setup() - Prepare HTT messages for Monitor rings
  2982. * @soc: soc handle
  2983. * @pdev: physical device handle
  2984. * @mac_id: ring number
  2985. * @mac_for_pdev: mac_id
  2986. *
  2987. * Return: non-zero for failure, zero for success
  2988. */
  2989. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  2990. struct dp_pdev *pdev,
  2991. int mac_id,
  2992. int mac_for_pdev)
  2993. {
  2994. QDF_STATUS status = QDF_STATUS_SUCCESS;
  2995. if (soc->wlan_cfg_ctx->rxdma1_enable) {
  2996. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  2997. pdev->rxdma_mon_buf_ring[mac_id]
  2998. .hal_srng,
  2999. RXDMA_MONITOR_BUF);
  3000. if (status != QDF_STATUS_SUCCESS) {
  3001. dp_err("Failed to send htt srng setup message for Rxdma mon buf ring");
  3002. return status;
  3003. }
  3004. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3005. pdev->rxdma_mon_dst_ring[mac_id]
  3006. .hal_srng,
  3007. RXDMA_MONITOR_DST);
  3008. if (status != QDF_STATUS_SUCCESS) {
  3009. dp_err("Failed to send htt srng setup message for Rxdma mon dst ring");
  3010. return status;
  3011. }
  3012. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3013. pdev->rxdma_mon_status_ring[mac_id]
  3014. .hal_srng,
  3015. RXDMA_MONITOR_STATUS);
  3016. if (status != QDF_STATUS_SUCCESS) {
  3017. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3018. return status;
  3019. }
  3020. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3021. pdev->rxdma_mon_desc_ring[mac_id]
  3022. .hal_srng,
  3023. RXDMA_MONITOR_DESC);
  3024. if (status != QDF_STATUS_SUCCESS) {
  3025. dp_err("Failed to send htt srng message for Rxdma mon desc ring");
  3026. return status;
  3027. }
  3028. } else {
  3029. status = htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3030. pdev->rxdma_mon_status_ring[mac_id]
  3031. .hal_srng,
  3032. RXDMA_MONITOR_STATUS);
  3033. if (status != QDF_STATUS_SUCCESS) {
  3034. dp_err("Failed to send htt srng setup message for Rxdma mon status ring");
  3035. return status;
  3036. }
  3037. }
  3038. return status;
  3039. }
  3040. #else
  3041. static QDF_STATUS dp_mon_htt_srng_setup(struct dp_soc *soc,
  3042. struct dp_pdev *pdev,
  3043. int mac_id,
  3044. int mac_for_pdev)
  3045. {
  3046. return QDF_STATUS_SUCCESS;
  3047. }
  3048. #endif
  3049. /*
  3050. * dp_rxdma_ring_config() - configure the RX DMA rings
  3051. *
  3052. * This function is used to configure the MAC rings.
  3053. * On MCL host provides buffers in Host2FW ring
  3054. * FW refills (copies) buffers to the ring and updates
  3055. * ring_idx in register
  3056. *
  3057. * @soc: data path SoC handle
  3058. *
  3059. * Return: zero on success, non-zero on failure
  3060. */
  3061. #ifdef QCA_HOST2FW_RXBUF_RING
  3062. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3063. {
  3064. int i;
  3065. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3066. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3067. struct dp_pdev *pdev = soc->pdev_list[i];
  3068. if (pdev) {
  3069. int mac_id;
  3070. bool dbs_enable = 0;
  3071. int max_mac_rings =
  3072. wlan_cfg_get_num_mac_rings
  3073. (pdev->wlan_cfg_ctx);
  3074. htt_srng_setup(soc->htt_handle, 0,
  3075. pdev->rx_refill_buf_ring.hal_srng,
  3076. RXDMA_BUF);
  3077. if (pdev->rx_refill_buf_ring2.hal_srng)
  3078. htt_srng_setup(soc->htt_handle, 0,
  3079. pdev->rx_refill_buf_ring2.hal_srng,
  3080. RXDMA_BUF);
  3081. if (soc->cdp_soc.ol_ops->
  3082. is_hw_dbs_2x2_capable) {
  3083. dbs_enable = soc->cdp_soc.ol_ops->
  3084. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  3085. }
  3086. if (dbs_enable) {
  3087. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3088. QDF_TRACE_LEVEL_ERROR,
  3089. FL("DBS enabled max_mac_rings %d"),
  3090. max_mac_rings);
  3091. } else {
  3092. max_mac_rings = 1;
  3093. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3094. QDF_TRACE_LEVEL_ERROR,
  3095. FL("DBS disabled, max_mac_rings %d"),
  3096. max_mac_rings);
  3097. }
  3098. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3099. FL("pdev_id %d max_mac_rings %d"),
  3100. pdev->pdev_id, max_mac_rings);
  3101. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  3102. int mac_for_pdev = dp_get_mac_id_for_pdev(
  3103. mac_id, pdev->pdev_id);
  3104. QDF_TRACE(QDF_MODULE_ID_TXRX,
  3105. QDF_TRACE_LEVEL_ERROR,
  3106. FL("mac_id %d"), mac_for_pdev);
  3107. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3108. pdev->rx_mac_buf_ring[mac_id]
  3109. .hal_srng,
  3110. RXDMA_BUF);
  3111. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3112. pdev->rxdma_err_dst_ring[mac_id]
  3113. .hal_srng,
  3114. RXDMA_DST);
  3115. /* Configure monitor mode rings */
  3116. status = dp_mon_htt_srng_setup(soc, pdev,
  3117. mac_id,
  3118. mac_for_pdev);
  3119. if (status != QDF_STATUS_SUCCESS) {
  3120. dp_err("Failed to send htt monitor messages to target");
  3121. return status;
  3122. }
  3123. }
  3124. }
  3125. }
  3126. /*
  3127. * Timer to reap rxdma status rings.
  3128. * Needed until we enable ppdu end interrupts
  3129. */
  3130. qdf_timer_init(soc->osdev, &soc->mon_reap_timer,
  3131. dp_service_mon_rings, (void *)soc,
  3132. QDF_TIMER_TYPE_WAKE_APPS);
  3133. soc->reap_timer_init = 1;
  3134. return status;
  3135. }
  3136. #else
  3137. /* This is only for WIN */
  3138. static QDF_STATUS dp_rxdma_ring_config(struct dp_soc *soc)
  3139. {
  3140. int i;
  3141. int mac_id;
  3142. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3143. for (i = 0; i < MAX_PDEV_CNT; i++) {
  3144. struct dp_pdev *pdev = soc->pdev_list[i];
  3145. if (pdev == NULL)
  3146. continue;
  3147. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  3148. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, i);
  3149. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3150. pdev->rx_refill_buf_ring.hal_srng, RXDMA_BUF);
  3151. #ifndef DISABLE_MON_CONFIG
  3152. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3153. pdev->rxdma_mon_buf_ring[mac_id].hal_srng,
  3154. RXDMA_MONITOR_BUF);
  3155. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3156. pdev->rxdma_mon_dst_ring[mac_id].hal_srng,
  3157. RXDMA_MONITOR_DST);
  3158. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3159. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  3160. RXDMA_MONITOR_STATUS);
  3161. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3162. pdev->rxdma_mon_desc_ring[mac_id].hal_srng,
  3163. RXDMA_MONITOR_DESC);
  3164. #endif
  3165. htt_srng_setup(soc->htt_handle, mac_for_pdev,
  3166. pdev->rxdma_err_dst_ring[mac_id].hal_srng,
  3167. RXDMA_DST);
  3168. }
  3169. }
  3170. return status;
  3171. }
  3172. #endif
  3173. /*
  3174. * dp_soc_attach_target_wifi3() - SOC initialization in the target
  3175. * @cdp_soc: Opaque Datapath SOC handle
  3176. *
  3177. * Return: zero on success, non-zero on failure
  3178. */
  3179. static QDF_STATUS
  3180. dp_soc_attach_target_wifi3(struct cdp_soc_t *cdp_soc)
  3181. {
  3182. struct dp_soc *soc = (struct dp_soc *)cdp_soc;
  3183. QDF_STATUS status = QDF_STATUS_SUCCESS;
  3184. htt_soc_attach_target(soc->htt_handle);
  3185. status = dp_rxdma_ring_config(soc);
  3186. if (status != QDF_STATUS_SUCCESS) {
  3187. dp_err("Failed to send htt srng setup messages to target");
  3188. return status;
  3189. }
  3190. DP_STATS_INIT(soc);
  3191. /* initialize work queue for stats processing */
  3192. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  3193. return QDF_STATUS_SUCCESS;
  3194. }
  3195. /*
  3196. * dp_soc_get_nss_cfg_wifi3() - SOC get nss config
  3197. * @txrx_soc: Datapath SOC handle
  3198. */
  3199. static int dp_soc_get_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc)
  3200. {
  3201. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3202. return wlan_cfg_get_dp_soc_nss_cfg(dsoc->wlan_cfg_ctx);
  3203. }
  3204. /*
  3205. * dp_soc_set_nss_cfg_wifi3() - SOC set nss config
  3206. * @txrx_soc: Datapath SOC handle
  3207. * @nss_cfg: nss config
  3208. */
  3209. static void dp_soc_set_nss_cfg_wifi3(struct cdp_soc_t *cdp_soc, int config)
  3210. {
  3211. struct dp_soc *dsoc = (struct dp_soc *)cdp_soc;
  3212. struct wlan_cfg_dp_soc_ctxt *wlan_cfg_ctx = dsoc->wlan_cfg_ctx;
  3213. wlan_cfg_set_dp_soc_nss_cfg(wlan_cfg_ctx, config);
  3214. /*
  3215. * TODO: masked out based on the per offloaded radio
  3216. */
  3217. if (config == dp_nss_cfg_dbdc) {
  3218. wlan_cfg_set_num_tx_desc_pool(wlan_cfg_ctx, 0);
  3219. wlan_cfg_set_num_tx_ext_desc_pool(wlan_cfg_ctx, 0);
  3220. wlan_cfg_set_num_tx_desc(wlan_cfg_ctx, 0);
  3221. wlan_cfg_set_num_tx_ext_desc(wlan_cfg_ctx, 0);
  3222. }
  3223. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  3224. FL("nss-wifi<0> nss config is enabled"));
  3225. }
  3226. /*
  3227. * dp_vdev_attach_wifi3() - attach txrx vdev
  3228. * @txrx_pdev: Datapath PDEV handle
  3229. * @vdev_mac_addr: MAC address of the virtual interface
  3230. * @vdev_id: VDEV Id
  3231. * @wlan_op_mode: VDEV operating mode
  3232. *
  3233. * Return: DP VDEV handle on success, NULL on failure
  3234. */
  3235. static struct cdp_vdev *dp_vdev_attach_wifi3(struct cdp_pdev *txrx_pdev,
  3236. uint8_t *vdev_mac_addr, uint8_t vdev_id, enum wlan_op_mode op_mode)
  3237. {
  3238. struct dp_pdev *pdev = (struct dp_pdev *)txrx_pdev;
  3239. struct dp_soc *soc = pdev->soc;
  3240. struct dp_vdev *vdev = qdf_mem_malloc(sizeof(*vdev));
  3241. if (!vdev) {
  3242. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3243. FL("DP VDEV memory allocation failed"));
  3244. goto fail0;
  3245. }
  3246. vdev->pdev = pdev;
  3247. vdev->vdev_id = vdev_id;
  3248. vdev->opmode = op_mode;
  3249. vdev->osdev = soc->osdev;
  3250. vdev->osif_rx = NULL;
  3251. vdev->osif_rsim_rx_decap = NULL;
  3252. vdev->osif_get_key = NULL;
  3253. vdev->osif_rx_mon = NULL;
  3254. vdev->osif_tx_free_ext = NULL;
  3255. vdev->osif_vdev = NULL;
  3256. vdev->delete.pending = 0;
  3257. vdev->safemode = 0;
  3258. vdev->drop_unenc = 1;
  3259. vdev->sec_type = cdp_sec_type_none;
  3260. #ifdef notyet
  3261. vdev->filters_num = 0;
  3262. #endif
  3263. qdf_mem_copy(
  3264. &vdev->mac_addr.raw[0], vdev_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3265. /* TODO: Initialize default HTT meta data that will be used in
  3266. * TCL descriptors for packets transmitted from this VDEV
  3267. */
  3268. TAILQ_INIT(&vdev->peer_list);
  3269. if (wlan_op_mode_monitor == vdev->opmode)
  3270. return (struct cdp_vdev *)vdev;
  3271. vdev->tx_encap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3272. vdev->rx_decap_type = wlan_cfg_pkt_type(soc->wlan_cfg_ctx);
  3273. vdev->dscp_tid_map_id = 0;
  3274. vdev->mcast_enhancement_en = 0;
  3275. vdev->raw_mode_war = wlan_cfg_get_raw_mode_war(soc->wlan_cfg_ctx);
  3276. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3277. /* add this vdev into the pdev's list */
  3278. TAILQ_INSERT_TAIL(&pdev->vdev_list, vdev, vdev_list_elem);
  3279. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3280. pdev->vdev_count++;
  3281. dp_tx_vdev_attach(vdev);
  3282. if ((soc->intr_mode == DP_INTR_POLL) &&
  3283. wlan_cfg_get_num_contexts(soc->wlan_cfg_ctx) != 0) {
  3284. if (pdev->vdev_count == 1)
  3285. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  3286. }
  3287. if (pdev->vdev_count == 1)
  3288. dp_lro_hash_setup(soc, pdev);
  3289. /* LRO */
  3290. if (wlan_cfg_is_lro_enabled(soc->wlan_cfg_ctx) &&
  3291. wlan_op_mode_sta == vdev->opmode)
  3292. vdev->lro_enable = true;
  3293. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  3294. "LRO: vdev_id %d lro_enable %d", vdev_id, vdev->lro_enable);
  3295. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3296. "Created vdev %pK (%pM)", vdev, vdev->mac_addr.raw);
  3297. DP_STATS_INIT(vdev);
  3298. if (wlan_op_mode_sta == vdev->opmode)
  3299. dp_peer_create_wifi3((struct cdp_vdev *)vdev,
  3300. vdev->mac_addr.raw,
  3301. NULL);
  3302. return (struct cdp_vdev *)vdev;
  3303. fail0:
  3304. return NULL;
  3305. }
  3306. /**
  3307. * dp_vdev_register_wifi3() - Register VDEV operations from osif layer
  3308. * @vdev: Datapath VDEV handle
  3309. * @osif_vdev: OSIF vdev handle
  3310. * @ctrl_vdev: UMAC vdev handle
  3311. * @txrx_ops: Tx and Rx operations
  3312. *
  3313. * Return: DP VDEV handle on success, NULL on failure
  3314. */
  3315. static void dp_vdev_register_wifi3(struct cdp_vdev *vdev_handle,
  3316. void *osif_vdev, struct cdp_ctrl_objmgr_vdev *ctrl_vdev,
  3317. struct ol_txrx_ops *txrx_ops)
  3318. {
  3319. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3320. vdev->osif_vdev = osif_vdev;
  3321. vdev->ctrl_vdev = ctrl_vdev;
  3322. vdev->osif_rx = txrx_ops->rx.rx;
  3323. vdev->osif_rx_stack = txrx_ops->rx.rx_stack;
  3324. vdev->osif_rsim_rx_decap = txrx_ops->rx.rsim_rx_decap;
  3325. vdev->osif_get_key = txrx_ops->get_key;
  3326. vdev->osif_rx_mon = txrx_ops->rx.mon;
  3327. vdev->osif_tx_free_ext = txrx_ops->tx.tx_free_ext;
  3328. #ifdef notyet
  3329. #if ATH_SUPPORT_WAPI
  3330. vdev->osif_check_wai = txrx_ops->rx.wai_check;
  3331. #endif
  3332. #endif
  3333. #ifdef UMAC_SUPPORT_PROXY_ARP
  3334. vdev->osif_proxy_arp = txrx_ops->proxy_arp;
  3335. #endif
  3336. vdev->me_convert = txrx_ops->me_convert;
  3337. /* TODO: Enable the following once Tx code is integrated */
  3338. if (vdev->mesh_vdev)
  3339. txrx_ops->tx.tx = dp_tx_send_mesh;
  3340. else
  3341. txrx_ops->tx.tx = dp_tx_send;
  3342. txrx_ops->tx.tx_exception = dp_tx_send_exception;
  3343. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_LOW,
  3344. "DP Vdev Register success");
  3345. }
  3346. /**
  3347. * dp_vdev_flush_peers() - Forcibily Flush peers of vdev
  3348. * @vdev: Datapath VDEV handle
  3349. *
  3350. * Return: void
  3351. */
  3352. static void dp_vdev_flush_peers(struct dp_vdev *vdev)
  3353. {
  3354. struct dp_pdev *pdev = vdev->pdev;
  3355. struct dp_soc *soc = pdev->soc;
  3356. struct dp_peer *peer;
  3357. uint16_t *peer_ids;
  3358. uint8_t i = 0, j = 0;
  3359. peer_ids = qdf_mem_malloc(soc->max_peers * sizeof(peer_ids[0]));
  3360. if (!peer_ids) {
  3361. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3362. "DP alloc failure - unable to flush peers");
  3363. return;
  3364. }
  3365. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3366. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  3367. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3368. if (peer->peer_ids[i] != HTT_INVALID_PEER)
  3369. if (j < soc->max_peers)
  3370. peer_ids[j++] = peer->peer_ids[i];
  3371. }
  3372. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3373. for (i = 0; i < j ; i++)
  3374. dp_rx_peer_unmap_handler(soc, peer_ids[i], vdev->vdev_id,
  3375. NULL, 0);
  3376. qdf_mem_free(peer_ids);
  3377. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3378. FL("Flushed peers for vdev object %pK "), vdev);
  3379. }
  3380. /*
  3381. * dp_vdev_detach_wifi3() - Detach txrx vdev
  3382. * @txrx_vdev: Datapath VDEV handle
  3383. * @callback: Callback OL_IF on completion of detach
  3384. * @cb_context: Callback context
  3385. *
  3386. */
  3387. static void dp_vdev_detach_wifi3(struct cdp_vdev *vdev_handle,
  3388. ol_txrx_vdev_delete_cb callback, void *cb_context)
  3389. {
  3390. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3391. struct dp_pdev *pdev = vdev->pdev;
  3392. struct dp_soc *soc = pdev->soc;
  3393. struct dp_neighbour_peer *peer = NULL;
  3394. /* preconditions */
  3395. qdf_assert(vdev);
  3396. if (wlan_op_mode_monitor == vdev->opmode)
  3397. goto free_vdev;
  3398. if (wlan_op_mode_sta == vdev->opmode)
  3399. dp_peer_delete_wifi3(vdev->vap_bss_peer, 0);
  3400. /*
  3401. * If Target is hung, flush all peers before detaching vdev
  3402. * this will free all references held due to missing
  3403. * unmap commands from Target
  3404. */
  3405. if (hif_get_target_status(soc->hif_handle) == TARGET_STATUS_RESET)
  3406. dp_vdev_flush_peers(vdev);
  3407. /*
  3408. * Use peer_ref_mutex while accessing peer_list, in case
  3409. * a peer is in the process of being removed from the list.
  3410. */
  3411. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3412. /* check that the vdev has no peers allocated */
  3413. if (!TAILQ_EMPTY(&vdev->peer_list)) {
  3414. /* debug print - will be removed later */
  3415. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_WARN,
  3416. FL("not deleting vdev object %pK (%pM)"
  3417. "until deletion finishes for all its peers"),
  3418. vdev, vdev->mac_addr.raw);
  3419. /* indicate that the vdev needs to be deleted */
  3420. vdev->delete.pending = 1;
  3421. vdev->delete.callback = callback;
  3422. vdev->delete.context = cb_context;
  3423. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3424. return;
  3425. }
  3426. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3427. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3428. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3429. neighbour_peer_list_elem) {
  3430. QDF_ASSERT(peer->vdev != vdev);
  3431. }
  3432. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3433. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3434. dp_tx_vdev_detach(vdev);
  3435. /* remove the vdev from its parent pdev's list */
  3436. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  3437. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3438. FL("deleting vdev object %pK (%pM)"), vdev, vdev->mac_addr.raw);
  3439. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3440. free_vdev:
  3441. qdf_mem_free(vdev);
  3442. if (callback)
  3443. callback(cb_context);
  3444. }
  3445. /*
  3446. * dp_peer_delete_ast_entries(): Delete all AST entries for a peer
  3447. * @soc - datapath soc handle
  3448. * @peer - datapath peer handle
  3449. *
  3450. * Delete the AST entries belonging to a peer
  3451. */
  3452. #ifdef FEATURE_AST
  3453. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3454. struct dp_peer *peer)
  3455. {
  3456. struct dp_ast_entry *ast_entry, *temp_ast_entry;
  3457. qdf_spin_lock_bh(&soc->ast_lock);
  3458. DP_PEER_ITERATE_ASE_LIST(peer, ast_entry, temp_ast_entry)
  3459. dp_peer_del_ast(soc, ast_entry);
  3460. peer->self_ast_entry = NULL;
  3461. TAILQ_INIT(&peer->ast_entry_list);
  3462. qdf_spin_unlock_bh(&soc->ast_lock);
  3463. }
  3464. #else
  3465. static inline void dp_peer_delete_ast_entries(struct dp_soc *soc,
  3466. struct dp_peer *peer)
  3467. {
  3468. }
  3469. #endif
  3470. #if ATH_SUPPORT_WRAP
  3471. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3472. uint8_t *peer_mac_addr)
  3473. {
  3474. struct dp_peer *peer;
  3475. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3476. 0, vdev->vdev_id);
  3477. if (!peer)
  3478. return NULL;
  3479. if (peer->bss_peer)
  3480. return peer;
  3481. dp_peer_unref_delete(peer);
  3482. return NULL;
  3483. }
  3484. #else
  3485. static inline struct dp_peer *dp_peer_can_reuse(struct dp_vdev *vdev,
  3486. uint8_t *peer_mac_addr)
  3487. {
  3488. struct dp_peer *peer;
  3489. peer = dp_peer_find_hash_find(vdev->pdev->soc, peer_mac_addr,
  3490. 0, vdev->vdev_id);
  3491. if (!peer)
  3492. return NULL;
  3493. if (peer->bss_peer && (peer->vdev->vdev_id == vdev->vdev_id))
  3494. return peer;
  3495. dp_peer_unref_delete(peer);
  3496. return NULL;
  3497. }
  3498. #endif
  3499. #if defined(FEATURE_AST) && !defined(AST_HKV1_WORKAROUND)
  3500. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3501. uint8_t *peer_mac_addr)
  3502. {
  3503. struct dp_ast_entry *ast_entry;
  3504. qdf_spin_lock_bh(&soc->ast_lock);
  3505. ast_entry = dp_peer_ast_hash_find_soc(soc, peer_mac_addr);
  3506. if (ast_entry && ast_entry->next_hop)
  3507. dp_peer_del_ast(soc, ast_entry);
  3508. qdf_spin_unlock_bh(&soc->ast_lock);
  3509. }
  3510. #else
  3511. static inline void dp_peer_ast_handle_roam_del(struct dp_soc *soc,
  3512. uint8_t *peer_mac_addr)
  3513. {
  3514. }
  3515. #endif
  3516. /*
  3517. * dp_peer_create_wifi3() - attach txrx peer
  3518. * @txrx_vdev: Datapath VDEV handle
  3519. * @peer_mac_addr: Peer MAC address
  3520. *
  3521. * Return: DP peeer handle on success, NULL on failure
  3522. */
  3523. static void *dp_peer_create_wifi3(struct cdp_vdev *vdev_handle,
  3524. uint8_t *peer_mac_addr, struct cdp_ctrl_objmgr_peer *ctrl_peer)
  3525. {
  3526. struct dp_peer *peer;
  3527. int i;
  3528. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3529. struct dp_pdev *pdev;
  3530. struct dp_soc *soc;
  3531. enum cdp_txrx_ast_entry_type ast_type = CDP_TXRX_AST_TYPE_STATIC;
  3532. /* preconditions */
  3533. qdf_assert(vdev);
  3534. qdf_assert(peer_mac_addr);
  3535. pdev = vdev->pdev;
  3536. soc = pdev->soc;
  3537. /*
  3538. * If a peer entry with given MAC address already exists,
  3539. * reuse the peer and reset the state of peer.
  3540. */
  3541. peer = dp_peer_can_reuse(vdev, peer_mac_addr);
  3542. if (peer) {
  3543. qdf_atomic_init(&peer->is_default_route_set);
  3544. dp_peer_cleanup(vdev, peer);
  3545. peer->delete_in_progress = false;
  3546. dp_peer_delete_ast_entries(soc, peer);
  3547. if ((vdev->opmode == wlan_op_mode_sta) &&
  3548. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3549. DP_MAC_ADDR_LEN)) {
  3550. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3551. }
  3552. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3553. /*
  3554. * Control path maintains a node count which is incremented
  3555. * for every new peer create command. Since new peer is not being
  3556. * created and earlier reference is reused here,
  3557. * peer_unref_delete event is sent to control path to
  3558. * increment the count back.
  3559. */
  3560. if (soc->cdp_soc.ol_ops->peer_unref_delete) {
  3561. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3562. vdev->vdev_id, peer->mac_addr.raw);
  3563. }
  3564. peer->ctrl_peer = ctrl_peer;
  3565. dp_local_peer_id_alloc(pdev, peer);
  3566. DP_STATS_INIT(peer);
  3567. return (void *)peer;
  3568. } else {
  3569. /*
  3570. * When a STA roams from RPTR AP to ROOT AP and vice versa, we
  3571. * need to remove the AST entry which was earlier added as a WDS
  3572. * entry.
  3573. * If an AST entry exists, but no peer entry exists with a given
  3574. * MAC addresses, we could deduce it as a WDS entry
  3575. */
  3576. dp_peer_ast_handle_roam_del(soc, peer_mac_addr);
  3577. }
  3578. #ifdef notyet
  3579. peer = (struct dp_peer *)qdf_mempool_alloc(soc->osdev,
  3580. soc->mempool_ol_ath_peer);
  3581. #else
  3582. peer = (struct dp_peer *)qdf_mem_malloc(sizeof(*peer));
  3583. #endif
  3584. if (!peer)
  3585. return NULL; /* failure */
  3586. qdf_mem_zero(peer, sizeof(struct dp_peer));
  3587. TAILQ_INIT(&peer->ast_entry_list);
  3588. /* store provided params */
  3589. peer->vdev = vdev;
  3590. peer->ctrl_peer = ctrl_peer;
  3591. if ((vdev->opmode == wlan_op_mode_sta) &&
  3592. !qdf_mem_cmp(peer_mac_addr, &vdev->mac_addr.raw[0],
  3593. DP_MAC_ADDR_LEN)) {
  3594. ast_type = CDP_TXRX_AST_TYPE_SELF;
  3595. }
  3596. dp_peer_add_ast(soc, peer, peer_mac_addr, ast_type, 0);
  3597. qdf_spinlock_create(&peer->peer_info_lock);
  3598. qdf_mem_copy(
  3599. &peer->mac_addr.raw[0], peer_mac_addr, OL_TXRX_MAC_ADDR_LEN);
  3600. /* TODO: See of rx_opt_proc is really required */
  3601. peer->rx_opt_proc = soc->rx_opt_proc;
  3602. /* initialize the peer_id */
  3603. for (i = 0; i < MAX_NUM_PEER_ID_PER_PEER; i++)
  3604. peer->peer_ids[i] = HTT_INVALID_PEER;
  3605. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3606. qdf_atomic_init(&peer->ref_cnt);
  3607. /* keep one reference for attach */
  3608. qdf_atomic_inc(&peer->ref_cnt);
  3609. /* add this peer into the vdev's list */
  3610. if (wlan_op_mode_sta == vdev->opmode)
  3611. TAILQ_INSERT_HEAD(&vdev->peer_list, peer, peer_list_elem);
  3612. else
  3613. TAILQ_INSERT_TAIL(&vdev->peer_list, peer, peer_list_elem);
  3614. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3615. /* TODO: See if hash based search is required */
  3616. dp_peer_find_hash_add(soc, peer);
  3617. /* Initialize the peer state */
  3618. peer->state = OL_TXRX_PEER_STATE_DISC;
  3619. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3620. "vdev %pK created peer %pK (%pM) ref_cnt: %d",
  3621. vdev, peer, peer->mac_addr.raw,
  3622. qdf_atomic_read(&peer->ref_cnt));
  3623. /*
  3624. * For every peer MAp message search and set if bss_peer
  3625. */
  3626. if (memcmp(peer->mac_addr.raw, vdev->mac_addr.raw, 6) == 0) {
  3627. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  3628. "vdev bss_peer!!!!");
  3629. peer->bss_peer = 1;
  3630. vdev->vap_bss_peer = peer;
  3631. }
  3632. for (i = 0; i < DP_MAX_TIDS; i++)
  3633. qdf_spinlock_create(&peer->rx_tid[i].tid_lock);
  3634. dp_local_peer_id_alloc(pdev, peer);
  3635. DP_STATS_INIT(peer);
  3636. return (void *)peer;
  3637. }
  3638. /*
  3639. * dp_vdev_get_default_reo_hash() - get reo dest ring and hash values for a vdev
  3640. * @vdev: Datapath VDEV handle
  3641. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3642. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3643. *
  3644. * Return: None
  3645. */
  3646. static
  3647. void dp_vdev_get_default_reo_hash(struct dp_vdev *vdev,
  3648. enum cdp_host_reo_dest_ring *reo_dest,
  3649. bool *hash_based)
  3650. {
  3651. struct dp_soc *soc;
  3652. struct dp_pdev *pdev;
  3653. pdev = vdev->pdev;
  3654. soc = pdev->soc;
  3655. /*
  3656. * hash based steering is disabled for Radios which are offloaded
  3657. * to NSS
  3658. */
  3659. if (!wlan_cfg_get_dp_pdev_nss_enabled(pdev->wlan_cfg_ctx))
  3660. *hash_based = wlan_cfg_is_rx_hash_enabled(soc->wlan_cfg_ctx);
  3661. /*
  3662. * Below line of code will ensure the proper reo_dest ring is chosen
  3663. * for cases where toeplitz hash cannot be generated (ex: non TCP/UDP)
  3664. */
  3665. *reo_dest = pdev->reo_dest;
  3666. }
  3667. #ifdef IPA_OFFLOAD
  3668. /*
  3669. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  3670. * @vdev: Datapath VDEV handle
  3671. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3672. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3673. *
  3674. * If IPA is enabled in ini, for SAP mode, disable hash based
  3675. * steering, use default reo_dst ring for RX. Use config values for other modes.
  3676. * Return: None
  3677. */
  3678. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  3679. enum cdp_host_reo_dest_ring *reo_dest,
  3680. bool *hash_based)
  3681. {
  3682. struct dp_soc *soc;
  3683. struct dp_pdev *pdev;
  3684. pdev = vdev->pdev;
  3685. soc = pdev->soc;
  3686. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  3687. /*
  3688. * If IPA is enabled, disable hash-based flow steering and set
  3689. * reo_dest_ring_4 as the REO ring to receive packets on.
  3690. * IPA is configured to reap reo_dest_ring_4.
  3691. *
  3692. * Note - REO DST indexes are from 0 - 3, while cdp_host_reo_dest_ring
  3693. * value enum value is from 1 - 4.
  3694. * Hence, *reo_dest = IPA_REO_DEST_RING_IDX + 1
  3695. */
  3696. if (wlan_cfg_is_ipa_enabled(soc->wlan_cfg_ctx)) {
  3697. if (vdev->opmode == wlan_op_mode_ap) {
  3698. *reo_dest = IPA_REO_DEST_RING_IDX + 1;
  3699. *hash_based = 0;
  3700. }
  3701. }
  3702. }
  3703. #else
  3704. /*
  3705. * dp_peer_setup_get_reo_hash() - get reo dest ring and hash values for a peer
  3706. * @vdev: Datapath VDEV handle
  3707. * @reo_dest: pointer to default reo_dest ring for vdev to be populated
  3708. * @hash_based: pointer to hash value (enabled/disabled) to be populated
  3709. *
  3710. * Use system config values for hash based steering.
  3711. * Return: None
  3712. */
  3713. static void dp_peer_setup_get_reo_hash(struct dp_vdev *vdev,
  3714. enum cdp_host_reo_dest_ring *reo_dest,
  3715. bool *hash_based)
  3716. {
  3717. dp_vdev_get_default_reo_hash(vdev, reo_dest, hash_based);
  3718. }
  3719. #endif /* IPA_OFFLOAD */
  3720. /*
  3721. * dp_peer_setup_wifi3() - initialize the peer
  3722. * @vdev_hdl: virtual device object
  3723. * @peer: Peer object
  3724. *
  3725. * Return: void
  3726. */
  3727. static void dp_peer_setup_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  3728. {
  3729. struct dp_peer *peer = (struct dp_peer *)peer_hdl;
  3730. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  3731. struct dp_pdev *pdev;
  3732. struct dp_soc *soc;
  3733. bool hash_based = 0;
  3734. enum cdp_host_reo_dest_ring reo_dest;
  3735. /* preconditions */
  3736. qdf_assert(vdev);
  3737. qdf_assert(peer);
  3738. pdev = vdev->pdev;
  3739. soc = pdev->soc;
  3740. peer->last_assoc_rcvd = 0;
  3741. peer->last_disassoc_rcvd = 0;
  3742. peer->last_deauth_rcvd = 0;
  3743. dp_peer_setup_get_reo_hash(vdev, &reo_dest, &hash_based);
  3744. dp_info("pdev: %d vdev :%d opmode:%u hash-based-steering:%d default-reo_dest:%u",
  3745. pdev->pdev_id, vdev->vdev_id,
  3746. vdev->opmode, hash_based, reo_dest);
  3747. /*
  3748. * There are corner cases where the AD1 = AD2 = "VAPs address"
  3749. * i.e both the devices have same MAC address. In these
  3750. * cases we want such pkts to be processed in NULL Q handler
  3751. * which is REO2TCL ring. for this reason we should
  3752. * not setup reo_queues and default route for bss_peer.
  3753. */
  3754. if (peer->bss_peer && vdev->opmode == wlan_op_mode_ap)
  3755. return;
  3756. if (soc->cdp_soc.ol_ops->peer_set_default_routing) {
  3757. /* TODO: Check the destination ring number to be passed to FW */
  3758. soc->cdp_soc.ol_ops->peer_set_default_routing(
  3759. pdev->ctrl_pdev, peer->mac_addr.raw,
  3760. peer->vdev->vdev_id, hash_based, reo_dest);
  3761. }
  3762. qdf_atomic_set(&peer->is_default_route_set, 1);
  3763. dp_peer_rx_init(pdev, peer);
  3764. return;
  3765. }
  3766. /*
  3767. * dp_set_vdev_tx_encap_type() - set the encap type of the vdev
  3768. * @vdev_handle: virtual device object
  3769. * @htt_pkt_type: type of pkt
  3770. *
  3771. * Return: void
  3772. */
  3773. static void dp_set_vdev_tx_encap_type(struct cdp_vdev *vdev_handle,
  3774. enum htt_cmn_pkt_type val)
  3775. {
  3776. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3777. vdev->tx_encap_type = val;
  3778. }
  3779. /*
  3780. * dp_set_vdev_rx_decap_type() - set the decap type of the vdev
  3781. * @vdev_handle: virtual device object
  3782. * @htt_pkt_type: type of pkt
  3783. *
  3784. * Return: void
  3785. */
  3786. static void dp_set_vdev_rx_decap_type(struct cdp_vdev *vdev_handle,
  3787. enum htt_cmn_pkt_type val)
  3788. {
  3789. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3790. vdev->rx_decap_type = val;
  3791. }
  3792. /*
  3793. * dp_set_ba_aging_timeout() - set ba aging timeout per AC
  3794. * @txrx_soc: cdp soc handle
  3795. * @ac: Access category
  3796. * @value: timeout value in millisec
  3797. *
  3798. * Return: void
  3799. */
  3800. static void dp_set_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3801. uint8_t ac, uint32_t value)
  3802. {
  3803. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3804. hal_set_ba_aging_timeout(soc->hal_soc, ac, value);
  3805. }
  3806. /*
  3807. * dp_get_ba_aging_timeout() - get ba aging timeout per AC
  3808. * @txrx_soc: cdp soc handle
  3809. * @ac: access category
  3810. * @value: timeout value in millisec
  3811. *
  3812. * Return: void
  3813. */
  3814. static void dp_get_ba_aging_timeout(struct cdp_soc_t *txrx_soc,
  3815. uint8_t ac, uint32_t *value)
  3816. {
  3817. struct dp_soc *soc = (struct dp_soc *)txrx_soc;
  3818. hal_get_ba_aging_timeout(soc->hal_soc, ac, value);
  3819. }
  3820. /*
  3821. * dp_set_pdev_reo_dest() - set the reo destination ring for this pdev
  3822. * @pdev_handle: physical device object
  3823. * @val: reo destination ring index (1 - 4)
  3824. *
  3825. * Return: void
  3826. */
  3827. static void dp_set_pdev_reo_dest(struct cdp_pdev *pdev_handle,
  3828. enum cdp_host_reo_dest_ring val)
  3829. {
  3830. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3831. if (pdev)
  3832. pdev->reo_dest = val;
  3833. }
  3834. /*
  3835. * dp_get_pdev_reo_dest() - get the reo destination for this pdev
  3836. * @pdev_handle: physical device object
  3837. *
  3838. * Return: reo destination ring index
  3839. */
  3840. static enum cdp_host_reo_dest_ring
  3841. dp_get_pdev_reo_dest(struct cdp_pdev *pdev_handle)
  3842. {
  3843. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3844. if (pdev)
  3845. return pdev->reo_dest;
  3846. else
  3847. return cdp_host_reo_dest_ring_unknown;
  3848. }
  3849. /*
  3850. * dp_set_filter_neighbour_peers() - set filter neighbour peers for smart mesh
  3851. * @pdev_handle: device object
  3852. * @val: value to be set
  3853. *
  3854. * Return: void
  3855. */
  3856. static int dp_set_filter_neighbour_peers(struct cdp_pdev *pdev_handle,
  3857. uint32_t val)
  3858. {
  3859. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  3860. /* Enable/Disable smart mesh filtering. This flag will be checked
  3861. * during rx processing to check if packets are from NAC clients.
  3862. */
  3863. pdev->filter_neighbour_peers = val;
  3864. return 0;
  3865. }
  3866. /*
  3867. * dp_update_filter_neighbour_peers() - set neighbour peers(nac clients)
  3868. * address for smart mesh filtering
  3869. * @vdev_handle: virtual device object
  3870. * @cmd: Add/Del command
  3871. * @macaddr: nac client mac address
  3872. *
  3873. * Return: void
  3874. */
  3875. static int dp_update_filter_neighbour_peers(struct cdp_vdev *vdev_handle,
  3876. uint32_t cmd, uint8_t *macaddr)
  3877. {
  3878. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  3879. struct dp_pdev *pdev = vdev->pdev;
  3880. struct dp_neighbour_peer *peer = NULL;
  3881. if (!macaddr)
  3882. goto fail0;
  3883. /* Store address of NAC (neighbour peer) which will be checked
  3884. * against TA of received packets.
  3885. */
  3886. if (cmd == DP_NAC_PARAM_ADD) {
  3887. peer = (struct dp_neighbour_peer *) qdf_mem_malloc(
  3888. sizeof(*peer));
  3889. if (!peer) {
  3890. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3891. FL("DP neighbour peer node memory allocation failed"));
  3892. goto fail0;
  3893. }
  3894. qdf_mem_copy(&peer->neighbour_peers_macaddr.raw[0],
  3895. macaddr, DP_MAC_ADDR_LEN);
  3896. peer->vdev = vdev;
  3897. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3898. /* add this neighbour peer into the list */
  3899. TAILQ_INSERT_TAIL(&pdev->neighbour_peers_list, peer,
  3900. neighbour_peer_list_elem);
  3901. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3902. /* first neighbour */
  3903. if (!pdev->neighbour_peers_added) {
  3904. pdev->neighbour_peers_added = true;
  3905. dp_ppdu_ring_cfg(pdev);
  3906. }
  3907. return 1;
  3908. } else if (cmd == DP_NAC_PARAM_DEL) {
  3909. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  3910. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  3911. neighbour_peer_list_elem) {
  3912. if (!qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  3913. macaddr, DP_MAC_ADDR_LEN)) {
  3914. /* delete this peer from the list */
  3915. TAILQ_REMOVE(&pdev->neighbour_peers_list,
  3916. peer, neighbour_peer_list_elem);
  3917. qdf_mem_free(peer);
  3918. break;
  3919. }
  3920. }
  3921. /* last neighbour deleted */
  3922. if (TAILQ_EMPTY(&pdev->neighbour_peers_list))
  3923. pdev->neighbour_peers_added = false;
  3924. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  3925. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  3926. !pdev->enhanced_stats_en)
  3927. dp_ppdu_ring_reset(pdev);
  3928. return 1;
  3929. }
  3930. fail0:
  3931. return 0;
  3932. }
  3933. /*
  3934. * dp_get_sec_type() - Get the security type
  3935. * @peer: Datapath peer handle
  3936. * @sec_idx: Security id (mcast, ucast)
  3937. *
  3938. * return sec_type: Security type
  3939. */
  3940. static int dp_get_sec_type(struct cdp_peer *peer, uint8_t sec_idx)
  3941. {
  3942. struct dp_peer *dpeer = (struct dp_peer *)peer;
  3943. return dpeer->security[sec_idx].sec_type;
  3944. }
  3945. /*
  3946. * dp_peer_authorize() - authorize txrx peer
  3947. * @peer_handle: Datapath peer handle
  3948. * @authorize
  3949. *
  3950. */
  3951. static void dp_peer_authorize(struct cdp_peer *peer_handle, uint32_t authorize)
  3952. {
  3953. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  3954. struct dp_soc *soc;
  3955. if (peer != NULL) {
  3956. soc = peer->vdev->pdev->soc;
  3957. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  3958. peer->authorize = authorize ? 1 : 0;
  3959. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  3960. }
  3961. }
  3962. static void dp_reset_and_release_peer_mem(struct dp_soc *soc,
  3963. struct dp_pdev *pdev,
  3964. struct dp_peer *peer,
  3965. uint32_t vdev_id)
  3966. {
  3967. struct dp_vdev *vdev = NULL;
  3968. struct dp_peer *bss_peer = NULL;
  3969. uint8_t *m_addr = NULL;
  3970. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  3971. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  3972. if (vdev->vdev_id == vdev_id)
  3973. break;
  3974. }
  3975. if (!vdev) {
  3976. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  3977. "vdev is NULL");
  3978. } else {
  3979. if (vdev->vap_bss_peer == peer)
  3980. vdev->vap_bss_peer = NULL;
  3981. m_addr = peer->mac_addr.raw;
  3982. if (soc->cdp_soc.ol_ops->peer_unref_delete)
  3983. soc->cdp_soc.ol_ops->peer_unref_delete(pdev->ctrl_pdev,
  3984. vdev_id, m_addr);
  3985. if (vdev && vdev->vap_bss_peer) {
  3986. bss_peer = vdev->vap_bss_peer;
  3987. DP_UPDATE_STATS(vdev, peer);
  3988. }
  3989. }
  3990. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  3991. qdf_mem_free(peer);
  3992. }
  3993. /**
  3994. * dp_delete_pending_vdev() - check and process vdev delete
  3995. * @pdev: DP specific pdev pointer
  3996. * @vdev: DP specific vdev pointer
  3997. * @vdev_id: vdev id corresponding to vdev
  3998. *
  3999. * This API does following:
  4000. * 1) It releases tx flow pools buffers as vdev is
  4001. * going down and no peers are associated.
  4002. * 2) It also detaches vdev before cleaning vdev (struct dp_vdev) memory
  4003. */
  4004. static void dp_delete_pending_vdev(struct dp_pdev *pdev, struct dp_vdev *vdev,
  4005. uint8_t vdev_id)
  4006. {
  4007. ol_txrx_vdev_delete_cb vdev_delete_cb = NULL;
  4008. void *vdev_delete_context = NULL;
  4009. vdev_delete_cb = vdev->delete.callback;
  4010. vdev_delete_context = vdev->delete.context;
  4011. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4012. FL("deleting vdev object %pK (%pM)- its last peer is done"),
  4013. vdev, vdev->mac_addr.raw);
  4014. /* all peers are gone, go ahead and delete it */
  4015. dp_tx_flow_pool_unmap_handler(pdev, vdev_id,
  4016. FLOW_TYPE_VDEV, vdev_id);
  4017. dp_tx_vdev_detach(vdev);
  4018. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4019. TAILQ_REMOVE(&pdev->vdev_list, vdev, vdev_list_elem);
  4020. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4021. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4022. FL("deleting vdev object %pK (%pM)"),
  4023. vdev, vdev->mac_addr.raw);
  4024. qdf_mem_free(vdev);
  4025. vdev = NULL;
  4026. if (vdev_delete_cb)
  4027. vdev_delete_cb(vdev_delete_context);
  4028. }
  4029. /*
  4030. * dp_peer_unref_delete() - unref and delete peer
  4031. * @peer_handle: Datapath peer handle
  4032. *
  4033. */
  4034. void dp_peer_unref_delete(void *peer_handle)
  4035. {
  4036. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4037. struct dp_vdev *vdev = peer->vdev;
  4038. struct dp_pdev *pdev = vdev->pdev;
  4039. struct dp_soc *soc = pdev->soc;
  4040. struct dp_peer *tmppeer;
  4041. int found = 0;
  4042. uint16_t peer_id;
  4043. uint16_t vdev_id;
  4044. bool delete_vdev;
  4045. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4046. "%s: peer %pK ref_cnt(before decrement): %d\n", __func__,
  4047. peer, qdf_atomic_read(&peer->ref_cnt));
  4048. /*
  4049. * Hold the lock all the way from checking if the peer ref count
  4050. * is zero until the peer references are removed from the hash
  4051. * table and vdev list (if the peer ref count is zero).
  4052. * This protects against a new HL tx operation starting to use the
  4053. * peer object just after this function concludes it's done being used.
  4054. * Furthermore, the lock needs to be held while checking whether the
  4055. * vdev's list of peers is empty, to make sure that list is not modified
  4056. * concurrently with the empty check.
  4057. */
  4058. qdf_spin_lock_bh(&soc->peer_ref_mutex);
  4059. if (qdf_atomic_dec_and_test(&peer->ref_cnt)) {
  4060. peer_id = peer->peer_ids[0];
  4061. vdev_id = vdev->vdev_id;
  4062. /*
  4063. * Make sure that the reference to the peer in
  4064. * peer object map is removed
  4065. */
  4066. if (peer_id != HTT_INVALID_PEER)
  4067. soc->peer_id_to_obj_map[peer_id] = NULL;
  4068. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4069. "Deleting peer %pK (%pM)", peer, peer->mac_addr.raw);
  4070. /* remove the reference to the peer from the hash table */
  4071. dp_peer_find_hash_remove(soc, peer);
  4072. qdf_spin_lock_bh(&soc->ast_lock);
  4073. if (peer->self_ast_entry) {
  4074. dp_peer_del_ast(soc, peer->self_ast_entry);
  4075. peer->self_ast_entry = NULL;
  4076. }
  4077. qdf_spin_unlock_bh(&soc->ast_lock);
  4078. TAILQ_FOREACH(tmppeer, &peer->vdev->peer_list, peer_list_elem) {
  4079. if (tmppeer == peer) {
  4080. found = 1;
  4081. break;
  4082. }
  4083. }
  4084. if (found) {
  4085. TAILQ_REMOVE(&peer->vdev->peer_list, peer,
  4086. peer_list_elem);
  4087. } else {
  4088. /*Ignoring the remove operation as peer not found*/
  4089. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4090. "peer:%pK not found in vdev:%pK peerlist:%pK",
  4091. peer, vdev, &peer->vdev->peer_list);
  4092. }
  4093. /* cleanup the peer data */
  4094. dp_peer_cleanup(vdev, peer);
  4095. /* check whether the parent vdev has no peers left */
  4096. if (TAILQ_EMPTY(&vdev->peer_list)) {
  4097. /*
  4098. * capture vdev delete pending flag's status
  4099. * while holding peer_ref_mutex lock
  4100. */
  4101. delete_vdev = vdev->delete.pending;
  4102. /*
  4103. * Now that there are no references to the peer, we can
  4104. * release the peer reference lock.
  4105. */
  4106. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4107. /*
  4108. * Check if the parent vdev was waiting for its peers
  4109. * to be deleted, in order for it to be deleted too.
  4110. */
  4111. if (delete_vdev)
  4112. dp_delete_pending_vdev(pdev, vdev, vdev_id);
  4113. } else {
  4114. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4115. }
  4116. dp_reset_and_release_peer_mem(soc, pdev, peer, vdev_id);
  4117. } else {
  4118. qdf_spin_unlock_bh(&soc->peer_ref_mutex);
  4119. }
  4120. }
  4121. /*
  4122. * dp_peer_detach_wifi3() – Detach txrx peer
  4123. * @peer_handle: Datapath peer handle
  4124. * @bitmap: bitmap indicating special handling of request.
  4125. *
  4126. */
  4127. static void dp_peer_delete_wifi3(void *peer_handle, uint32_t bitmap)
  4128. {
  4129. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4130. /* redirect the peer's rx delivery function to point to a
  4131. * discard func
  4132. */
  4133. peer->rx_opt_proc = dp_rx_discard;
  4134. peer->ctrl_peer = NULL;
  4135. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO_HIGH,
  4136. FL("peer %pK (%pM)"), peer, peer->mac_addr.raw);
  4137. dp_local_peer_id_free(peer->vdev->pdev, peer);
  4138. qdf_spinlock_destroy(&peer->peer_info_lock);
  4139. /*
  4140. * Remove the reference added during peer_attach.
  4141. * The peer will still be left allocated until the
  4142. * PEER_UNMAP message arrives to remove the other
  4143. * reference, added by the PEER_MAP message.
  4144. */
  4145. dp_peer_unref_delete(peer_handle);
  4146. }
  4147. /*
  4148. * dp_get_vdev_mac_addr_wifi3() – Detach txrx peer
  4149. * @peer_handle: Datapath peer handle
  4150. *
  4151. */
  4152. static uint8 *dp_get_vdev_mac_addr_wifi3(struct cdp_vdev *pvdev)
  4153. {
  4154. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4155. return vdev->mac_addr.raw;
  4156. }
  4157. /*
  4158. * dp_vdev_set_wds() - Enable per packet stats
  4159. * @vdev_handle: DP VDEV handle
  4160. * @val: value
  4161. *
  4162. * Return: none
  4163. */
  4164. static int dp_vdev_set_wds(void *vdev_handle, uint32_t val)
  4165. {
  4166. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4167. vdev->wds_enabled = val;
  4168. return 0;
  4169. }
  4170. /*
  4171. * dp_get_vdev_from_vdev_id_wifi3() – Detach txrx peer
  4172. * @peer_handle: Datapath peer handle
  4173. *
  4174. */
  4175. static struct cdp_vdev *dp_get_vdev_from_vdev_id_wifi3(struct cdp_pdev *dev,
  4176. uint8_t vdev_id)
  4177. {
  4178. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  4179. struct dp_vdev *vdev = NULL;
  4180. if (qdf_unlikely(!pdev))
  4181. return NULL;
  4182. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4183. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4184. if (vdev->vdev_id == vdev_id)
  4185. break;
  4186. }
  4187. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4188. return (struct cdp_vdev *)vdev;
  4189. }
  4190. static int dp_get_opmode(struct cdp_vdev *vdev_handle)
  4191. {
  4192. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4193. return vdev->opmode;
  4194. }
  4195. static
  4196. void dp_get_os_rx_handles_from_vdev_wifi3(struct cdp_vdev *pvdev,
  4197. ol_txrx_rx_fp *stack_fn_p,
  4198. ol_osif_vdev_handle *osif_vdev_p)
  4199. {
  4200. struct dp_vdev *vdev = dp_get_dp_vdev_from_cdp_vdev(pvdev);
  4201. qdf_assert(vdev);
  4202. *stack_fn_p = vdev->osif_rx_stack;
  4203. *osif_vdev_p = vdev->osif_vdev;
  4204. }
  4205. static struct cdp_cfg *dp_get_ctrl_pdev_from_vdev_wifi3(struct cdp_vdev *pvdev)
  4206. {
  4207. struct dp_vdev *vdev = (struct dp_vdev *)pvdev;
  4208. struct dp_pdev *pdev = vdev->pdev;
  4209. return (struct cdp_cfg *)pdev->wlan_cfg_ctx;
  4210. }
  4211. /**
  4212. * dp_monitor_mode_ring_config() - Send the tlv config to fw for monitor buffer
  4213. * ring based on target
  4214. * @soc: soc handle
  4215. * @mac_for_pdev: pdev_id
  4216. * @pdev: physical device handle
  4217. * @ring_num: mac id
  4218. * @htt_tlv_filter: tlv filter
  4219. *
  4220. * Return: zero on success, non-zero on failure
  4221. */
  4222. static inline
  4223. QDF_STATUS dp_monitor_mode_ring_config(struct dp_soc *soc, uint8_t mac_for_pdev,
  4224. struct dp_pdev *pdev, uint8_t ring_num,
  4225. struct htt_rx_ring_tlv_filter htt_tlv_filter)
  4226. {
  4227. QDF_STATUS status;
  4228. if (soc->wlan_cfg_ctx->rxdma1_enable)
  4229. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4230. pdev->rxdma_mon_buf_ring[ring_num]
  4231. .hal_srng,
  4232. RXDMA_MONITOR_BUF, RX_BUFFER_SIZE,
  4233. &htt_tlv_filter);
  4234. else
  4235. status = htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4236. pdev->rx_mac_buf_ring[ring_num]
  4237. .hal_srng,
  4238. RXDMA_BUF, RX_BUFFER_SIZE,
  4239. &htt_tlv_filter);
  4240. return status;
  4241. }
  4242. /**
  4243. * dp_reset_monitor_mode() - Disable monitor mode
  4244. * @pdev_handle: Datapath PDEV handle
  4245. *
  4246. * Return: 0 on success, not 0 on failure
  4247. */
  4248. static QDF_STATUS dp_reset_monitor_mode(struct cdp_pdev *pdev_handle)
  4249. {
  4250. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4251. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4252. struct dp_soc *soc = pdev->soc;
  4253. uint8_t pdev_id;
  4254. int mac_id;
  4255. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4256. pdev_id = pdev->pdev_id;
  4257. soc = pdev->soc;
  4258. qdf_spin_lock_bh(&pdev->mon_lock);
  4259. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4260. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4261. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4262. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4263. pdev, mac_id,
  4264. htt_tlv_filter);
  4265. if (status != QDF_STATUS_SUCCESS) {
  4266. dp_err("Failed to send tlv filter for monitor mode rings");
  4267. return status;
  4268. }
  4269. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4270. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4271. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE,
  4272. &htt_tlv_filter);
  4273. }
  4274. pdev->monitor_vdev = NULL;
  4275. qdf_spin_unlock_bh(&pdev->mon_lock);
  4276. return QDF_STATUS_SUCCESS;
  4277. }
  4278. /**
  4279. * dp_set_nac() - set peer_nac
  4280. * @peer_handle: Datapath PEER handle
  4281. *
  4282. * Return: void
  4283. */
  4284. static void dp_set_nac(struct cdp_peer *peer_handle)
  4285. {
  4286. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  4287. peer->nac = 1;
  4288. }
  4289. /**
  4290. * dp_get_tx_pending() - read pending tx
  4291. * @pdev_handle: Datapath PDEV handle
  4292. *
  4293. * Return: outstanding tx
  4294. */
  4295. static int dp_get_tx_pending(struct cdp_pdev *pdev_handle)
  4296. {
  4297. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4298. return qdf_atomic_read(&pdev->num_tx_outstanding);
  4299. }
  4300. /**
  4301. * dp_get_peer_mac_from_peer_id() - get peer mac
  4302. * @pdev_handle: Datapath PDEV handle
  4303. * @peer_id: Peer ID
  4304. * @peer_mac: MAC addr of PEER
  4305. *
  4306. * Return: void
  4307. */
  4308. static void dp_get_peer_mac_from_peer_id(struct cdp_pdev *pdev_handle,
  4309. uint32_t peer_id, uint8_t *peer_mac)
  4310. {
  4311. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4312. struct dp_peer *peer;
  4313. if (pdev && peer_mac) {
  4314. peer = dp_peer_find_by_id(pdev->soc, (uint16_t)peer_id);
  4315. if (peer) {
  4316. qdf_mem_copy(peer_mac, peer->mac_addr.raw,
  4317. DP_MAC_ADDR_LEN);
  4318. dp_peer_unref_del_find_by_id(peer);
  4319. }
  4320. }
  4321. }
  4322. /**
  4323. * dp_vdev_set_monitor_mode() - Set DP VDEV to monitor mode
  4324. * @vdev_handle: Datapath VDEV handle
  4325. * @smart_monitor: Flag to denote if its smart monitor mode
  4326. *
  4327. * Return: 0 on success, not 0 on failure
  4328. */
  4329. static QDF_STATUS dp_vdev_set_monitor_mode(struct cdp_vdev *vdev_handle,
  4330. uint8_t smart_monitor)
  4331. {
  4332. /* Many monitor VAPs can exists in a system but only one can be up at
  4333. * anytime
  4334. */
  4335. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4336. struct dp_pdev *pdev;
  4337. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4338. struct dp_soc *soc;
  4339. uint8_t pdev_id;
  4340. int mac_id;
  4341. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4342. qdf_assert(vdev);
  4343. pdev = vdev->pdev;
  4344. pdev_id = pdev->pdev_id;
  4345. soc = pdev->soc;
  4346. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4347. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4348. pdev, pdev_id, soc, vdev);
  4349. /*Check if current pdev's monitor_vdev exists */
  4350. if (pdev->monitor_vdev) {
  4351. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4352. "vdev=%pK", vdev);
  4353. qdf_assert(vdev);
  4354. }
  4355. pdev->monitor_vdev = vdev;
  4356. /* If smart monitor mode, do not configure monitor ring */
  4357. if (smart_monitor)
  4358. return QDF_STATUS_SUCCESS;
  4359. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4360. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4361. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4362. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4363. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4364. pdev->mo_data_filter);
  4365. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4366. htt_tlv_filter.mpdu_start = 1;
  4367. htt_tlv_filter.msdu_start = 1;
  4368. htt_tlv_filter.packet = 1;
  4369. htt_tlv_filter.msdu_end = 1;
  4370. htt_tlv_filter.mpdu_end = 1;
  4371. htt_tlv_filter.packet_header = 1;
  4372. htt_tlv_filter.attention = 1;
  4373. htt_tlv_filter.ppdu_start = 0;
  4374. htt_tlv_filter.ppdu_end = 0;
  4375. htt_tlv_filter.ppdu_end_user_stats = 0;
  4376. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4377. htt_tlv_filter.ppdu_end_status_done = 0;
  4378. htt_tlv_filter.header_per_msdu = 1;
  4379. htt_tlv_filter.enable_fp =
  4380. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4381. htt_tlv_filter.enable_md = 0;
  4382. htt_tlv_filter.enable_mo =
  4383. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4384. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4385. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4386. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4387. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4388. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4389. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4390. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4391. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4392. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4393. pdev, mac_id,
  4394. htt_tlv_filter);
  4395. if (status != QDF_STATUS_SUCCESS) {
  4396. dp_err("Failed to send tlv filter for monitor mode rings");
  4397. return status;
  4398. }
  4399. }
  4400. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4401. htt_tlv_filter.mpdu_start = 1;
  4402. htt_tlv_filter.msdu_start = 0;
  4403. htt_tlv_filter.packet = 0;
  4404. htt_tlv_filter.msdu_end = 0;
  4405. htt_tlv_filter.mpdu_end = 0;
  4406. htt_tlv_filter.attention = 0;
  4407. htt_tlv_filter.ppdu_start = 1;
  4408. htt_tlv_filter.ppdu_end = 1;
  4409. htt_tlv_filter.ppdu_end_user_stats = 1;
  4410. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4411. htt_tlv_filter.ppdu_end_status_done = 1;
  4412. htt_tlv_filter.enable_fp = 1;
  4413. htt_tlv_filter.enable_md = 0;
  4414. htt_tlv_filter.enable_mo = 1;
  4415. if (pdev->mcopy_mode) {
  4416. htt_tlv_filter.packet_header = 1;
  4417. }
  4418. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4419. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4420. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4421. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4422. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4423. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4424. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4425. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4426. pdev->pdev_id);
  4427. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4428. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4429. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4430. }
  4431. return QDF_STATUS_SUCCESS;
  4432. }
  4433. /**
  4434. * dp_pdev_set_advance_monitor_filter() - Set DP PDEV monitor filter
  4435. * @pdev_handle: Datapath PDEV handle
  4436. * @filter_val: Flag to select Filter for monitor mode
  4437. * Return: 0 on success, not 0 on failure
  4438. */
  4439. static QDF_STATUS
  4440. dp_pdev_set_advance_monitor_filter(struct cdp_pdev *pdev_handle,
  4441. struct cdp_monitor_filter *filter_val)
  4442. {
  4443. /* Many monitor VAPs can exists in a system but only one can be up at
  4444. * anytime
  4445. */
  4446. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4447. struct dp_vdev *vdev = pdev->monitor_vdev;
  4448. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  4449. struct dp_soc *soc;
  4450. uint8_t pdev_id;
  4451. int mac_id;
  4452. QDF_STATUS status = QDF_STATUS_SUCCESS;
  4453. pdev_id = pdev->pdev_id;
  4454. soc = pdev->soc;
  4455. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_WARN,
  4456. "pdev=%pK, pdev_id=%d, soc=%pK vdev=%pK",
  4457. pdev, pdev_id, soc, vdev);
  4458. /*Check if current pdev's monitor_vdev exists */
  4459. if (!pdev->monitor_vdev) {
  4460. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4461. "vdev=%pK", vdev);
  4462. qdf_assert(vdev);
  4463. }
  4464. /* update filter mode, type in pdev structure */
  4465. pdev->mon_filter_mode = filter_val->mode;
  4466. pdev->fp_mgmt_filter = filter_val->fp_mgmt;
  4467. pdev->fp_ctrl_filter = filter_val->fp_ctrl;
  4468. pdev->fp_data_filter = filter_val->fp_data;
  4469. pdev->mo_mgmt_filter = filter_val->mo_mgmt;
  4470. pdev->mo_ctrl_filter = filter_val->mo_ctrl;
  4471. pdev->mo_data_filter = filter_val->mo_data;
  4472. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_INFO_HIGH,
  4473. "MODE[%x] FP[%02x|%02x|%02x] MO[%02x|%02x|%02x]",
  4474. pdev->mon_filter_mode, pdev->fp_mgmt_filter,
  4475. pdev->fp_ctrl_filter, pdev->fp_data_filter,
  4476. pdev->mo_mgmt_filter, pdev->mo_ctrl_filter,
  4477. pdev->mo_data_filter);
  4478. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4479. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4480. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4481. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4482. pdev, mac_id,
  4483. htt_tlv_filter);
  4484. if (status != QDF_STATUS_SUCCESS) {
  4485. dp_err("Failed to send tlv filter for monitor mode rings");
  4486. return status;
  4487. }
  4488. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4489. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4490. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4491. }
  4492. htt_tlv_filter.mpdu_start = 1;
  4493. htt_tlv_filter.msdu_start = 1;
  4494. htt_tlv_filter.packet = 1;
  4495. htt_tlv_filter.msdu_end = 1;
  4496. htt_tlv_filter.mpdu_end = 1;
  4497. htt_tlv_filter.packet_header = 1;
  4498. htt_tlv_filter.attention = 1;
  4499. htt_tlv_filter.ppdu_start = 0;
  4500. htt_tlv_filter.ppdu_end = 0;
  4501. htt_tlv_filter.ppdu_end_user_stats = 0;
  4502. htt_tlv_filter.ppdu_end_user_stats_ext = 0;
  4503. htt_tlv_filter.ppdu_end_status_done = 0;
  4504. htt_tlv_filter.header_per_msdu = 1;
  4505. htt_tlv_filter.enable_fp =
  4506. (pdev->mon_filter_mode & MON_FILTER_PASS) ? 1 : 0;
  4507. htt_tlv_filter.enable_md = 0;
  4508. htt_tlv_filter.enable_mo =
  4509. (pdev->mon_filter_mode & MON_FILTER_OTHER) ? 1 : 0;
  4510. htt_tlv_filter.fp_mgmt_filter = pdev->fp_mgmt_filter;
  4511. htt_tlv_filter.fp_ctrl_filter = pdev->fp_ctrl_filter;
  4512. htt_tlv_filter.fp_data_filter = pdev->fp_data_filter;
  4513. htt_tlv_filter.mo_mgmt_filter = pdev->mo_mgmt_filter;
  4514. htt_tlv_filter.mo_ctrl_filter = pdev->mo_ctrl_filter;
  4515. htt_tlv_filter.mo_data_filter = pdev->mo_data_filter;
  4516. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4517. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id, pdev_id);
  4518. status = dp_monitor_mode_ring_config(soc, mac_for_pdev,
  4519. pdev, mac_id,
  4520. htt_tlv_filter);
  4521. if (status != QDF_STATUS_SUCCESS) {
  4522. dp_err("Failed to send tlv filter for monitor mode rings");
  4523. return status;
  4524. }
  4525. }
  4526. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  4527. htt_tlv_filter.mpdu_start = 1;
  4528. htt_tlv_filter.msdu_start = 0;
  4529. htt_tlv_filter.packet = 0;
  4530. htt_tlv_filter.msdu_end = 0;
  4531. htt_tlv_filter.mpdu_end = 0;
  4532. htt_tlv_filter.attention = 0;
  4533. htt_tlv_filter.ppdu_start = 1;
  4534. htt_tlv_filter.ppdu_end = 1;
  4535. htt_tlv_filter.ppdu_end_user_stats = 1;
  4536. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  4537. htt_tlv_filter.ppdu_end_status_done = 1;
  4538. htt_tlv_filter.enable_fp = 1;
  4539. htt_tlv_filter.enable_md = 0;
  4540. htt_tlv_filter.enable_mo = 1;
  4541. if (pdev->mcopy_mode) {
  4542. htt_tlv_filter.packet_header = 1;
  4543. }
  4544. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  4545. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  4546. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  4547. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  4548. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  4549. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  4550. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  4551. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  4552. pdev->pdev_id);
  4553. htt_h2t_rx_ring_cfg(soc->htt_handle, mac_for_pdev,
  4554. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  4555. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  4556. }
  4557. return QDF_STATUS_SUCCESS;
  4558. }
  4559. /**
  4560. * dp_get_pdev_id_frm_pdev() - get pdev_id
  4561. * @pdev_handle: Datapath PDEV handle
  4562. *
  4563. * Return: pdev_id
  4564. */
  4565. static
  4566. uint8_t dp_get_pdev_id_frm_pdev(struct cdp_pdev *pdev_handle)
  4567. {
  4568. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4569. return pdev->pdev_id;
  4570. }
  4571. /**
  4572. * dp_pdev_set_chan_noise_floor() - set channel noise floor
  4573. * @pdev_handle: Datapath PDEV handle
  4574. * @chan_noise_floor: Channel Noise Floor
  4575. *
  4576. * Return: void
  4577. */
  4578. static
  4579. void dp_pdev_set_chan_noise_floor(struct cdp_pdev *pdev_handle,
  4580. int16_t chan_noise_floor)
  4581. {
  4582. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4583. pdev->chan_noise_floor = chan_noise_floor;
  4584. }
  4585. /**
  4586. * dp_vdev_get_filter_ucast_data() - get DP VDEV monitor ucast filter
  4587. * @vdev_handle: Datapath VDEV handle
  4588. * Return: true on ucast filter flag set
  4589. */
  4590. static bool dp_vdev_get_filter_ucast_data(struct cdp_vdev *vdev_handle)
  4591. {
  4592. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4593. struct dp_pdev *pdev;
  4594. pdev = vdev->pdev;
  4595. if ((pdev->fp_data_filter & FILTER_DATA_UCAST) ||
  4596. (pdev->mo_data_filter & FILTER_DATA_UCAST))
  4597. return true;
  4598. return false;
  4599. }
  4600. /**
  4601. * dp_vdev_get_filter_mcast_data() - get DP VDEV monitor mcast filter
  4602. * @vdev_handle: Datapath VDEV handle
  4603. * Return: true on mcast filter flag set
  4604. */
  4605. static bool dp_vdev_get_filter_mcast_data(struct cdp_vdev *vdev_handle)
  4606. {
  4607. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4608. struct dp_pdev *pdev;
  4609. pdev = vdev->pdev;
  4610. if ((pdev->fp_data_filter & FILTER_DATA_MCAST) ||
  4611. (pdev->mo_data_filter & FILTER_DATA_MCAST))
  4612. return true;
  4613. return false;
  4614. }
  4615. /**
  4616. * dp_vdev_get_filter_non_data() - get DP VDEV monitor non_data filter
  4617. * @vdev_handle: Datapath VDEV handle
  4618. * Return: true on non data filter flag set
  4619. */
  4620. static bool dp_vdev_get_filter_non_data(struct cdp_vdev *vdev_handle)
  4621. {
  4622. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4623. struct dp_pdev *pdev;
  4624. pdev = vdev->pdev;
  4625. if ((pdev->fp_mgmt_filter & FILTER_MGMT_ALL) ||
  4626. (pdev->mo_mgmt_filter & FILTER_MGMT_ALL)) {
  4627. if ((pdev->fp_ctrl_filter & FILTER_CTRL_ALL) ||
  4628. (pdev->mo_ctrl_filter & FILTER_CTRL_ALL)) {
  4629. return true;
  4630. }
  4631. }
  4632. return false;
  4633. }
  4634. #ifdef MESH_MODE_SUPPORT
  4635. void dp_peer_set_mesh_mode(struct cdp_vdev *vdev_hdl, uint32_t val)
  4636. {
  4637. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4638. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4639. FL("val %d"), val);
  4640. vdev->mesh_vdev = val;
  4641. }
  4642. /*
  4643. * dp_peer_set_mesh_rx_filter() - to set the mesh rx filter
  4644. * @vdev_hdl: virtual device object
  4645. * @val: value to be set
  4646. *
  4647. * Return: void
  4648. */
  4649. void dp_peer_set_mesh_rx_filter(struct cdp_vdev *vdev_hdl, uint32_t val)
  4650. {
  4651. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  4652. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  4653. FL("val %d"), val);
  4654. vdev->mesh_rx_filter = val;
  4655. }
  4656. #endif
  4657. /*
  4658. * dp_aggregate_pdev_ctrl_frames_stats()- function to agreegate peer stats
  4659. * Current scope is bar received count
  4660. *
  4661. * @pdev_handle: DP_PDEV handle
  4662. *
  4663. * Return: void
  4664. */
  4665. #define STATS_PROC_TIMEOUT (HZ/1000)
  4666. static void
  4667. dp_aggregate_pdev_ctrl_frames_stats(struct dp_pdev *pdev)
  4668. {
  4669. struct dp_vdev *vdev;
  4670. struct dp_peer *peer;
  4671. uint32_t waitcnt;
  4672. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4673. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  4674. if (!peer) {
  4675. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4676. FL("DP Invalid Peer refernce"));
  4677. return;
  4678. }
  4679. if (peer->delete_in_progress) {
  4680. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4681. FL("DP Peer deletion in progress"));
  4682. continue;
  4683. }
  4684. qdf_atomic_inc(&peer->ref_cnt);
  4685. waitcnt = 0;
  4686. dp_peer_rxtid_stats(peer, dp_rx_bar_stats_cb, pdev);
  4687. while (!(qdf_atomic_read(&(pdev->stats_cmd_complete)))
  4688. && waitcnt < 10) {
  4689. schedule_timeout_interruptible(
  4690. STATS_PROC_TIMEOUT);
  4691. waitcnt++;
  4692. }
  4693. qdf_atomic_set(&(pdev->stats_cmd_complete), 0);
  4694. dp_peer_unref_delete(peer);
  4695. }
  4696. }
  4697. }
  4698. /**
  4699. * dp_rx_bar_stats_cb(): BAR received stats callback
  4700. * @soc: SOC handle
  4701. * @cb_ctxt: Call back context
  4702. * @reo_status: Reo status
  4703. *
  4704. * return: void
  4705. */
  4706. void dp_rx_bar_stats_cb(struct dp_soc *soc, void *cb_ctxt,
  4707. union hal_reo_status *reo_status)
  4708. {
  4709. struct dp_pdev *pdev = (struct dp_pdev *)cb_ctxt;
  4710. struct hal_reo_queue_status *queue_status = &(reo_status->queue_status);
  4711. if (!qdf_atomic_read(&soc->cmn_init_done))
  4712. return;
  4713. if (queue_status->header.status != HAL_REO_CMD_SUCCESS) {
  4714. DP_TRACE_STATS(FATAL, "REO stats failure %d \n",
  4715. queue_status->header.status);
  4716. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4717. return;
  4718. }
  4719. pdev->stats.rx.bar_recv_cnt += queue_status->bar_rcvd_cnt;
  4720. qdf_atomic_set(&(pdev->stats_cmd_complete), 1);
  4721. }
  4722. /**
  4723. * dp_aggregate_vdev_stats(): Consolidate stats at VDEV level
  4724. * @vdev: DP VDEV handle
  4725. *
  4726. * return: void
  4727. */
  4728. void dp_aggregate_vdev_stats(struct dp_vdev *vdev,
  4729. struct cdp_vdev_stats *vdev_stats)
  4730. {
  4731. struct dp_peer *peer = NULL;
  4732. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  4733. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem)
  4734. dp_update_vdev_stats(vdev_stats, peer);
  4735. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4736. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  4737. vdev_stats, vdev->vdev_id,
  4738. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  4739. #endif
  4740. }
  4741. /**
  4742. * dp_aggregate_pdev_stats(): Consolidate stats at PDEV level
  4743. * @pdev: DP PDEV handle
  4744. *
  4745. * return: void
  4746. */
  4747. static inline void dp_aggregate_pdev_stats(struct dp_pdev *pdev)
  4748. {
  4749. struct dp_vdev *vdev = NULL;
  4750. struct cdp_vdev_stats *vdev_stats =
  4751. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4752. if (!vdev_stats) {
  4753. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4754. "DP alloc failure - unable to get alloc vdev stats");
  4755. return;
  4756. }
  4757. qdf_mem_set(&(pdev->stats.tx), sizeof(pdev->stats.tx), 0x0);
  4758. qdf_mem_set(&(pdev->stats.rx), sizeof(pdev->stats.rx), 0x0);
  4759. qdf_mem_set(&(pdev->stats.tx_i), sizeof(pdev->stats.tx_i), 0x0);
  4760. if (pdev->mcopy_mode)
  4761. DP_UPDATE_STATS(pdev, pdev->invalid_peer);
  4762. qdf_spin_lock_bh(&pdev->vdev_list_lock);
  4763. TAILQ_FOREACH(vdev, &pdev->vdev_list, vdev_list_elem) {
  4764. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4765. dp_update_pdev_stats(pdev, vdev_stats);
  4766. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.nawds_mcast);
  4767. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.rcvd);
  4768. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.processed);
  4769. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.reinject_pkts);
  4770. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.inspect_pkts);
  4771. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.raw.raw_pkt);
  4772. DP_STATS_AGGR(pdev, vdev, tx_i.raw.dma_map_error);
  4773. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.tso.tso_pkt);
  4774. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_host.num);
  4775. DP_STATS_AGGR(pdev, vdev, tx_i.tso.dropped_target);
  4776. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_host.num);
  4777. DP_STATS_AGGR(pdev, vdev, tx_i.sg.dropped_target);
  4778. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.sg.sg_pkt);
  4779. DP_STATS_AGGR_PKT(pdev, vdev, tx_i.mcast_en.mcast_pkt);
  4780. DP_STATS_AGGR(pdev, vdev,
  4781. tx_i.mcast_en.dropped_map_error);
  4782. DP_STATS_AGGR(pdev, vdev,
  4783. tx_i.mcast_en.dropped_self_mac);
  4784. DP_STATS_AGGR(pdev, vdev,
  4785. tx_i.mcast_en.dropped_send_fail);
  4786. DP_STATS_AGGR(pdev, vdev, tx_i.mcast_en.ucast);
  4787. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.dma_error);
  4788. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.ring_full);
  4789. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.enqueue_fail);
  4790. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.desc_na.num);
  4791. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.res_full);
  4792. DP_STATS_AGGR(pdev, vdev, tx_i.dropped.headroom_insufficient);
  4793. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified);
  4794. DP_STATS_AGGR(pdev, vdev, tx_i.cce_classified_raw);
  4795. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.exception_fw);
  4796. DP_STATS_AGGR(pdev, vdev, tx_i.mesh.completion_fw);
  4797. pdev->stats.tx_i.dropped.dropped_pkt.num =
  4798. pdev->stats.tx_i.dropped.dma_error +
  4799. pdev->stats.tx_i.dropped.ring_full +
  4800. pdev->stats.tx_i.dropped.enqueue_fail +
  4801. pdev->stats.tx_i.dropped.desc_na.num +
  4802. pdev->stats.tx_i.dropped.res_full;
  4803. pdev->stats.tx.last_ack_rssi =
  4804. vdev->stats.tx.last_ack_rssi;
  4805. pdev->stats.tx_i.tso.num_seg =
  4806. vdev->stats.tx_i.tso.num_seg;
  4807. }
  4808. qdf_spin_unlock_bh(&pdev->vdev_list_lock);
  4809. qdf_mem_free(vdev_stats);
  4810. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  4811. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, pdev->soc, &pdev->stats,
  4812. pdev->pdev_id, UPDATE_PDEV_STATS, pdev->pdev_id);
  4813. #endif
  4814. }
  4815. /**
  4816. * dp_vdev_getstats() - get vdev packet level stats
  4817. * @vdev_handle: Datapath VDEV handle
  4818. * @stats: cdp network device stats structure
  4819. *
  4820. * Return: void
  4821. */
  4822. static void dp_vdev_getstats(void *vdev_handle,
  4823. struct cdp_dev_stats *stats)
  4824. {
  4825. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  4826. struct cdp_vdev_stats *vdev_stats =
  4827. qdf_mem_malloc(sizeof(struct cdp_vdev_stats));
  4828. if (!vdev_stats) {
  4829. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  4830. "DP alloc failure - unable to get alloc vdev stats");
  4831. return;
  4832. }
  4833. dp_aggregate_vdev_stats(vdev, vdev_stats);
  4834. stats->tx_packets = vdev_stats->tx_i.rcvd.num;
  4835. stats->tx_bytes = vdev_stats->tx_i.rcvd.bytes;
  4836. stats->tx_errors = vdev_stats->tx.tx_failed +
  4837. vdev_stats->tx_i.dropped.dropped_pkt.num;
  4838. stats->tx_dropped = stats->tx_errors;
  4839. stats->rx_packets = vdev_stats->rx.unicast.num +
  4840. vdev_stats->rx.multicast.num +
  4841. vdev_stats->rx.bcast.num;
  4842. stats->rx_bytes = vdev_stats->rx.unicast.bytes +
  4843. vdev_stats->rx.multicast.bytes +
  4844. vdev_stats->rx.bcast.bytes;
  4845. }
  4846. /**
  4847. * dp_pdev_getstats() - get pdev packet level stats
  4848. * @pdev_handle: Datapath PDEV handle
  4849. * @stats: cdp network device stats structure
  4850. *
  4851. * Return: void
  4852. */
  4853. static void dp_pdev_getstats(void *pdev_handle,
  4854. struct cdp_dev_stats *stats)
  4855. {
  4856. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  4857. dp_aggregate_pdev_stats(pdev);
  4858. stats->tx_packets = pdev->stats.tx_i.rcvd.num;
  4859. stats->tx_bytes = pdev->stats.tx_i.rcvd.bytes;
  4860. stats->tx_errors = pdev->stats.tx.tx_failed +
  4861. pdev->stats.tx_i.dropped.dropped_pkt.num;
  4862. stats->tx_dropped = stats->tx_errors;
  4863. stats->rx_packets = pdev->stats.rx.unicast.num +
  4864. pdev->stats.rx.multicast.num +
  4865. pdev->stats.rx.bcast.num;
  4866. stats->rx_bytes = pdev->stats.rx.unicast.bytes +
  4867. pdev->stats.rx.multicast.bytes +
  4868. pdev->stats.rx.bcast.bytes;
  4869. }
  4870. /**
  4871. * dp_get_device_stats() - get interface level packet stats
  4872. * @handle: device handle
  4873. * @stats: cdp network device stats structure
  4874. * @type: device type pdev/vdev
  4875. *
  4876. * Return: void
  4877. */
  4878. static void dp_get_device_stats(void *handle,
  4879. struct cdp_dev_stats *stats, uint8_t type)
  4880. {
  4881. switch (type) {
  4882. case UPDATE_VDEV_STATS:
  4883. dp_vdev_getstats(handle, stats);
  4884. break;
  4885. case UPDATE_PDEV_STATS:
  4886. dp_pdev_getstats(handle, stats);
  4887. break;
  4888. default:
  4889. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  4890. "apstats cannot be updated for this input "
  4891. "type %d", type);
  4892. break;
  4893. }
  4894. }
  4895. /**
  4896. * dp_print_pdev_tx_stats(): Print Pdev level TX stats
  4897. * @pdev: DP_PDEV Handle
  4898. *
  4899. * Return:void
  4900. */
  4901. static inline void
  4902. dp_print_pdev_tx_stats(struct dp_pdev *pdev)
  4903. {
  4904. uint8_t index = 0;
  4905. DP_PRINT_STATS("PDEV Tx Stats:\n");
  4906. DP_PRINT_STATS("Received From Stack:");
  4907. DP_PRINT_STATS(" Packets = %d",
  4908. pdev->stats.tx_i.rcvd.num);
  4909. DP_PRINT_STATS(" Bytes = %llu",
  4910. pdev->stats.tx_i.rcvd.bytes);
  4911. DP_PRINT_STATS("Processed:");
  4912. DP_PRINT_STATS(" Packets = %d",
  4913. pdev->stats.tx_i.processed.num);
  4914. DP_PRINT_STATS(" Bytes = %llu",
  4915. pdev->stats.tx_i.processed.bytes);
  4916. DP_PRINT_STATS("Total Completions:");
  4917. DP_PRINT_STATS(" Packets = %u",
  4918. pdev->stats.tx.comp_pkt.num);
  4919. DP_PRINT_STATS(" Bytes = %llu",
  4920. pdev->stats.tx.comp_pkt.bytes);
  4921. DP_PRINT_STATS("Successful Completions:");
  4922. DP_PRINT_STATS(" Packets = %u",
  4923. pdev->stats.tx.tx_success.num);
  4924. DP_PRINT_STATS(" Bytes = %llu",
  4925. pdev->stats.tx.tx_success.bytes);
  4926. DP_PRINT_STATS("Dropped:");
  4927. DP_PRINT_STATS(" Total = %d",
  4928. pdev->stats.tx_i.dropped.dropped_pkt.num);
  4929. DP_PRINT_STATS(" Dma_map_error = %d",
  4930. pdev->stats.tx_i.dropped.dma_error);
  4931. DP_PRINT_STATS(" Ring Full = %d",
  4932. pdev->stats.tx_i.dropped.ring_full);
  4933. DP_PRINT_STATS(" Descriptor Not available = %d",
  4934. pdev->stats.tx_i.dropped.desc_na.num);
  4935. DP_PRINT_STATS(" HW enqueue failed= %d",
  4936. pdev->stats.tx_i.dropped.enqueue_fail);
  4937. DP_PRINT_STATS(" Resources Full = %d",
  4938. pdev->stats.tx_i.dropped.res_full);
  4939. DP_PRINT_STATS(" FW removed Pkts = %u",
  4940. pdev->stats.tx.dropped.fw_rem.num);
  4941. DP_PRINT_STATS(" FW removed bytes= %llu",
  4942. pdev->stats.tx.dropped.fw_rem.bytes);
  4943. DP_PRINT_STATS(" FW removed transmitted = %d",
  4944. pdev->stats.tx.dropped.fw_rem_tx);
  4945. DP_PRINT_STATS(" FW removed untransmitted = %d",
  4946. pdev->stats.tx.dropped.fw_rem_notx);
  4947. DP_PRINT_STATS(" FW removed untransmitted fw_reason1 = %d",
  4948. pdev->stats.tx.dropped.fw_reason1);
  4949. DP_PRINT_STATS(" FW removed untransmitted fw_reason2 = %d",
  4950. pdev->stats.tx.dropped.fw_reason2);
  4951. DP_PRINT_STATS(" FW removed untransmitted fw_reason3 = %d",
  4952. pdev->stats.tx.dropped.fw_reason3);
  4953. DP_PRINT_STATS(" Aged Out from msdu/mpdu queues = %d",
  4954. pdev->stats.tx.dropped.age_out);
  4955. DP_PRINT_STATS(" headroom insufficient = %d",
  4956. pdev->stats.tx_i.dropped.headroom_insufficient);
  4957. DP_PRINT_STATS(" Multicast:");
  4958. DP_PRINT_STATS(" Packets: %u",
  4959. pdev->stats.tx.mcast.num);
  4960. DP_PRINT_STATS(" Bytes: %llu",
  4961. pdev->stats.tx.mcast.bytes);
  4962. DP_PRINT_STATS("Scatter Gather:");
  4963. DP_PRINT_STATS(" Packets = %d",
  4964. pdev->stats.tx_i.sg.sg_pkt.num);
  4965. DP_PRINT_STATS(" Bytes = %llu",
  4966. pdev->stats.tx_i.sg.sg_pkt.bytes);
  4967. DP_PRINT_STATS(" Dropped By Host = %d",
  4968. pdev->stats.tx_i.sg.dropped_host.num);
  4969. DP_PRINT_STATS(" Dropped By Target = %d",
  4970. pdev->stats.tx_i.sg.dropped_target);
  4971. DP_PRINT_STATS("TSO:");
  4972. DP_PRINT_STATS(" Number of Segments = %d",
  4973. pdev->stats.tx_i.tso.num_seg);
  4974. DP_PRINT_STATS(" Packets = %d",
  4975. pdev->stats.tx_i.tso.tso_pkt.num);
  4976. DP_PRINT_STATS(" Bytes = %llu",
  4977. pdev->stats.tx_i.tso.tso_pkt.bytes);
  4978. DP_PRINT_STATS(" Dropped By Host = %d",
  4979. pdev->stats.tx_i.tso.dropped_host.num);
  4980. DP_PRINT_STATS("Mcast Enhancement:");
  4981. DP_PRINT_STATS(" Packets = %d",
  4982. pdev->stats.tx_i.mcast_en.mcast_pkt.num);
  4983. DP_PRINT_STATS(" Bytes = %llu",
  4984. pdev->stats.tx_i.mcast_en.mcast_pkt.bytes);
  4985. DP_PRINT_STATS(" Dropped: Map Errors = %d",
  4986. pdev->stats.tx_i.mcast_en.dropped_map_error);
  4987. DP_PRINT_STATS(" Dropped: Self Mac = %d",
  4988. pdev->stats.tx_i.mcast_en.dropped_self_mac);
  4989. DP_PRINT_STATS(" Dropped: Send Fail = %d",
  4990. pdev->stats.tx_i.mcast_en.dropped_send_fail);
  4991. DP_PRINT_STATS(" Unicast sent = %d",
  4992. pdev->stats.tx_i.mcast_en.ucast);
  4993. DP_PRINT_STATS("Raw:");
  4994. DP_PRINT_STATS(" Packets = %d",
  4995. pdev->stats.tx_i.raw.raw_pkt.num);
  4996. DP_PRINT_STATS(" Bytes = %llu",
  4997. pdev->stats.tx_i.raw.raw_pkt.bytes);
  4998. DP_PRINT_STATS(" DMA map error = %d",
  4999. pdev->stats.tx_i.raw.dma_map_error);
  5000. DP_PRINT_STATS("Reinjected:");
  5001. DP_PRINT_STATS(" Packets = %d",
  5002. pdev->stats.tx_i.reinject_pkts.num);
  5003. DP_PRINT_STATS(" Bytes = %llu\n",
  5004. pdev->stats.tx_i.reinject_pkts.bytes);
  5005. DP_PRINT_STATS("Inspected:");
  5006. DP_PRINT_STATS(" Packets = %d",
  5007. pdev->stats.tx_i.inspect_pkts.num);
  5008. DP_PRINT_STATS(" Bytes = %llu",
  5009. pdev->stats.tx_i.inspect_pkts.bytes);
  5010. DP_PRINT_STATS("Nawds Multicast:");
  5011. DP_PRINT_STATS(" Packets = %d",
  5012. pdev->stats.tx_i.nawds_mcast.num);
  5013. DP_PRINT_STATS(" Bytes = %llu",
  5014. pdev->stats.tx_i.nawds_mcast.bytes);
  5015. DP_PRINT_STATS("CCE Classified:");
  5016. DP_PRINT_STATS(" CCE Classified Packets: %u",
  5017. pdev->stats.tx_i.cce_classified);
  5018. DP_PRINT_STATS(" RAW CCE Classified Packets: %u",
  5019. pdev->stats.tx_i.cce_classified_raw);
  5020. DP_PRINT_STATS("Mesh stats:");
  5021. DP_PRINT_STATS(" frames to firmware: %u",
  5022. pdev->stats.tx_i.mesh.exception_fw);
  5023. DP_PRINT_STATS(" completions from fw: %u",
  5024. pdev->stats.tx_i.mesh.completion_fw);
  5025. DP_PRINT_STATS("PPDU stats counter");
  5026. for (index = 0; index < CDP_PPDU_STATS_MAX_TAG; index++) {
  5027. DP_PRINT_STATS(" Tag[%d] = %llu", index,
  5028. pdev->stats.ppdu_stats_counter[index]);
  5029. }
  5030. }
  5031. /**
  5032. * dp_print_pdev_rx_stats(): Print Pdev level RX stats
  5033. * @pdev: DP_PDEV Handle
  5034. *
  5035. * Return: void
  5036. */
  5037. static inline void
  5038. dp_print_pdev_rx_stats(struct dp_pdev *pdev)
  5039. {
  5040. DP_PRINT_STATS("PDEV Rx Stats:\n");
  5041. DP_PRINT_STATS("Received From HW (Per Rx Ring):");
  5042. DP_PRINT_STATS(" Packets = %d %d %d %d",
  5043. pdev->stats.rx.rcvd_reo[0].num,
  5044. pdev->stats.rx.rcvd_reo[1].num,
  5045. pdev->stats.rx.rcvd_reo[2].num,
  5046. pdev->stats.rx.rcvd_reo[3].num);
  5047. DP_PRINT_STATS(" Bytes = %llu %llu %llu %llu",
  5048. pdev->stats.rx.rcvd_reo[0].bytes,
  5049. pdev->stats.rx.rcvd_reo[1].bytes,
  5050. pdev->stats.rx.rcvd_reo[2].bytes,
  5051. pdev->stats.rx.rcvd_reo[3].bytes);
  5052. DP_PRINT_STATS("Replenished:");
  5053. DP_PRINT_STATS(" Packets = %d",
  5054. pdev->stats.replenish.pkts.num);
  5055. DP_PRINT_STATS(" Bytes = %llu",
  5056. pdev->stats.replenish.pkts.bytes);
  5057. DP_PRINT_STATS(" Buffers Added To Freelist = %d",
  5058. pdev->stats.buf_freelist);
  5059. DP_PRINT_STATS(" Low threshold intr = %d",
  5060. pdev->stats.replenish.low_thresh_intrs);
  5061. DP_PRINT_STATS("Dropped:");
  5062. DP_PRINT_STATS(" msdu_not_done = %d",
  5063. pdev->stats.dropped.msdu_not_done);
  5064. DP_PRINT_STATS(" mon_rx_drop = %d",
  5065. pdev->stats.dropped.mon_rx_drop);
  5066. DP_PRINT_STATS(" mec_drop = %d",
  5067. pdev->stats.rx.mec_drop.num);
  5068. DP_PRINT_STATS(" Bytes = %llu",
  5069. pdev->stats.rx.mec_drop.bytes);
  5070. DP_PRINT_STATS("Sent To Stack:");
  5071. DP_PRINT_STATS(" Packets = %d",
  5072. pdev->stats.rx.to_stack.num);
  5073. DP_PRINT_STATS(" Bytes = %llu",
  5074. pdev->stats.rx.to_stack.bytes);
  5075. DP_PRINT_STATS("Multicast/Broadcast:");
  5076. DP_PRINT_STATS(" Packets = %d",
  5077. pdev->stats.rx.multicast.num);
  5078. DP_PRINT_STATS(" Bytes = %llu",
  5079. pdev->stats.rx.multicast.bytes);
  5080. DP_PRINT_STATS("Errors:");
  5081. DP_PRINT_STATS(" Rxdma Ring Un-inititalized = %d",
  5082. pdev->stats.replenish.rxdma_err);
  5083. DP_PRINT_STATS(" Desc Alloc Failed: = %d",
  5084. pdev->stats.err.desc_alloc_fail);
  5085. DP_PRINT_STATS(" IP checksum error = %d",
  5086. pdev->stats.err.ip_csum_err);
  5087. DP_PRINT_STATS(" TCP/UDP checksum error = %d",
  5088. pdev->stats.err.tcp_udp_csum_err);
  5089. /* Get bar_recv_cnt */
  5090. dp_aggregate_pdev_ctrl_frames_stats(pdev);
  5091. DP_PRINT_STATS("BAR Received Count: = %d",
  5092. pdev->stats.rx.bar_recv_cnt);
  5093. }
  5094. /**
  5095. * dp_print_pdev_rx_mon_stats(): Print Pdev level RX monitor stats
  5096. * @pdev: DP_PDEV Handle
  5097. *
  5098. * Return: void
  5099. */
  5100. static inline void
  5101. dp_print_pdev_rx_mon_stats(struct dp_pdev *pdev)
  5102. {
  5103. struct cdp_pdev_mon_stats *rx_mon_stats;
  5104. rx_mon_stats = &pdev->rx_mon_stats;
  5105. DP_PRINT_STATS("PDEV Rx Monitor Stats:\n");
  5106. dp_rx_mon_print_dbg_ppdu_stats(rx_mon_stats);
  5107. DP_PRINT_STATS("status_ppdu_done_cnt = %d",
  5108. rx_mon_stats->status_ppdu_done);
  5109. DP_PRINT_STATS("dest_ppdu_done_cnt = %d",
  5110. rx_mon_stats->dest_ppdu_done);
  5111. DP_PRINT_STATS("dest_mpdu_done_cnt = %d",
  5112. rx_mon_stats->dest_mpdu_done);
  5113. DP_PRINT_STATS("dest_mpdu_drop_cnt = %d",
  5114. rx_mon_stats->dest_mpdu_drop);
  5115. }
  5116. /**
  5117. * dp_print_soc_tx_stats(): Print SOC level stats
  5118. * @soc DP_SOC Handle
  5119. *
  5120. * Return: void
  5121. */
  5122. static inline void
  5123. dp_print_soc_tx_stats(struct dp_soc *soc)
  5124. {
  5125. uint8_t desc_pool_id;
  5126. soc->stats.tx.desc_in_use = 0;
  5127. DP_PRINT_STATS("SOC Tx Stats:\n");
  5128. for (desc_pool_id = 0;
  5129. desc_pool_id < wlan_cfg_get_num_tx_desc_pool(soc->wlan_cfg_ctx);
  5130. desc_pool_id++)
  5131. soc->stats.tx.desc_in_use +=
  5132. soc->tx_desc[desc_pool_id].num_allocated;
  5133. DP_PRINT_STATS("Tx Descriptors In Use = %d",
  5134. soc->stats.tx.desc_in_use);
  5135. DP_PRINT_STATS("Invalid peer:");
  5136. DP_PRINT_STATS(" Packets = %d",
  5137. soc->stats.tx.tx_invalid_peer.num);
  5138. DP_PRINT_STATS(" Bytes = %llu",
  5139. soc->stats.tx.tx_invalid_peer.bytes);
  5140. DP_PRINT_STATS("Packets dropped due to TCL ring full = %d %d %d",
  5141. soc->stats.tx.tcl_ring_full[0],
  5142. soc->stats.tx.tcl_ring_full[1],
  5143. soc->stats.tx.tcl_ring_full[2]);
  5144. }
  5145. /**
  5146. * dp_print_soc_rx_stats: Print SOC level Rx stats
  5147. * @soc: DP_SOC Handle
  5148. *
  5149. * Return:void
  5150. */
  5151. static inline void
  5152. dp_print_soc_rx_stats(struct dp_soc *soc)
  5153. {
  5154. uint32_t i;
  5155. char reo_error[DP_REO_ERR_LENGTH];
  5156. char rxdma_error[DP_RXDMA_ERR_LENGTH];
  5157. uint8_t index = 0;
  5158. DP_PRINT_STATS("SOC Rx Stats:\n");
  5159. DP_PRINT_STATS("Fragmented packets: %u",
  5160. soc->stats.rx.rx_frags);
  5161. DP_PRINT_STATS("Reo reinjected packets: %u",
  5162. soc->stats.rx.reo_reinject);
  5163. DP_PRINT_STATS("Errors:\n");
  5164. DP_PRINT_STATS("Rx Decrypt Errors = %d",
  5165. (soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_DECRYPT] +
  5166. soc->stats.rx.err.rxdma_error[HAL_RXDMA_ERR_TKIP_MIC]));
  5167. DP_PRINT_STATS("Invalid RBM = %d",
  5168. soc->stats.rx.err.invalid_rbm);
  5169. DP_PRINT_STATS("Invalid Vdev = %d",
  5170. soc->stats.rx.err.invalid_vdev);
  5171. DP_PRINT_STATS("Invalid Pdev = %d",
  5172. soc->stats.rx.err.invalid_pdev);
  5173. DP_PRINT_STATS("Invalid Peer = %d",
  5174. soc->stats.rx.err.rx_invalid_peer.num);
  5175. DP_PRINT_STATS("HAL Ring Access Fail = %d",
  5176. soc->stats.rx.err.hal_ring_access_fail);
  5177. DP_PRINT_STATS("RX frags: %d", soc->stats.rx.rx_frags);
  5178. DP_PRINT_STATS("RX HP out_of_sync: %d", soc->stats.rx.hp_oos);
  5179. for (i = 0; i < HAL_RXDMA_ERR_MAX; i++) {
  5180. index += qdf_snprint(&rxdma_error[index],
  5181. DP_RXDMA_ERR_LENGTH - index,
  5182. " %d", soc->stats.rx.err.rxdma_error[i]);
  5183. }
  5184. DP_PRINT_STATS("RXDMA Error (0-31):%s",
  5185. rxdma_error);
  5186. index = 0;
  5187. for (i = 0; i < HAL_REO_ERR_MAX; i++) {
  5188. index += qdf_snprint(&reo_error[index],
  5189. DP_REO_ERR_LENGTH - index,
  5190. " %d", soc->stats.rx.err.reo_error[i]);
  5191. }
  5192. DP_PRINT_STATS("REO Error(0-14):%s",
  5193. reo_error);
  5194. }
  5195. /**
  5196. * dp_srng_get_str_from_ring_type() - Return string name for a ring
  5197. * @ring_type: Ring
  5198. *
  5199. * Return: char const pointer
  5200. */
  5201. static inline const
  5202. char *dp_srng_get_str_from_hal_ring_type(enum hal_ring_type ring_type)
  5203. {
  5204. switch (ring_type) {
  5205. case REO_DST:
  5206. return "Reo_dst";
  5207. case REO_EXCEPTION:
  5208. return "Reo_exception";
  5209. case REO_CMD:
  5210. return "Reo_cmd";
  5211. case REO_REINJECT:
  5212. return "Reo_reinject";
  5213. case REO_STATUS:
  5214. return "Reo_status";
  5215. case WBM2SW_RELEASE:
  5216. return "wbm2sw_release";
  5217. case TCL_DATA:
  5218. return "tcl_data";
  5219. case TCL_CMD:
  5220. return "tcl_cmd";
  5221. case TCL_STATUS:
  5222. return "tcl_status";
  5223. case SW2WBM_RELEASE:
  5224. return "sw2wbm_release";
  5225. case RXDMA_BUF:
  5226. return "Rxdma_buf";
  5227. case RXDMA_DST:
  5228. return "Rxdma_dst";
  5229. case RXDMA_MONITOR_BUF:
  5230. return "Rxdma_monitor_buf";
  5231. case RXDMA_MONITOR_DESC:
  5232. return "Rxdma_monitor_desc";
  5233. case RXDMA_MONITOR_STATUS:
  5234. return "Rxdma_monitor_status";
  5235. default:
  5236. dp_err("Invalid ring type");
  5237. break;
  5238. }
  5239. return "Invalid";
  5240. }
  5241. /**
  5242. * dp_print_ring_stat_from_hal(): Print hal level ring stats
  5243. * @soc: DP_SOC handle
  5244. * @srng: DP_SRNG handle
  5245. * @ring_name: SRNG name
  5246. * @ring_type: srng src/dst ring
  5247. *
  5248. * Return: void
  5249. */
  5250. static void
  5251. dp_print_ring_stat_from_hal(struct dp_soc *soc, struct dp_srng *srng,
  5252. enum hal_ring_type ring_type)
  5253. {
  5254. uint32_t tailp;
  5255. uint32_t headp;
  5256. int32_t hw_headp = -1;
  5257. int32_t hw_tailp = -1;
  5258. const char *ring_name;
  5259. struct hal_soc *hal_soc = (struct hal_soc *)soc->hal_soc;
  5260. if (soc && srng && srng->hal_srng) {
  5261. ring_name = dp_srng_get_str_from_hal_ring_type(ring_type);
  5262. hal_get_sw_hptp(soc->hal_soc, srng->hal_srng, &tailp, &headp);
  5263. DP_PRINT_STATS("%s:SW:Head pointer = %d Tail Pointer = %d\n",
  5264. ring_name, headp, tailp);
  5265. hal_get_hw_hptp(hal_soc, srng->hal_srng, &hw_headp,
  5266. &hw_tailp, ring_type);
  5267. DP_PRINT_STATS("%s:HW:Head pointer = %d Tail Pointer = %d\n",
  5268. ring_name, hw_headp, hw_tailp);
  5269. }
  5270. }
  5271. /**
  5272. * dp_print_mon_ring_stats_from_hal() - Print stat for monitor rings based
  5273. * on target
  5274. * @pdev: physical device handle
  5275. * @mac_id: mac id
  5276. *
  5277. * Return: void
  5278. */
  5279. static inline
  5280. void dp_print_mon_ring_stat_from_hal(struct dp_pdev *pdev, uint8_t mac_id)
  5281. {
  5282. if (pdev->soc->wlan_cfg_ctx->rxdma1_enable) {
  5283. dp_print_ring_stat_from_hal(pdev->soc,
  5284. &pdev->rxdma_mon_buf_ring[mac_id],
  5285. RXDMA_MONITOR_BUF);
  5286. dp_print_ring_stat_from_hal(pdev->soc,
  5287. &pdev->rxdma_mon_dst_ring[mac_id],
  5288. RXDMA_MONITOR_DST);
  5289. dp_print_ring_stat_from_hal(pdev->soc,
  5290. &pdev->rxdma_mon_desc_ring[mac_id],
  5291. RXDMA_MONITOR_DESC);
  5292. }
  5293. dp_print_ring_stat_from_hal(pdev->soc,
  5294. &pdev->rxdma_mon_status_ring[mac_id],
  5295. RXDMA_MONITOR_STATUS);
  5296. }
  5297. /**
  5298. * dp_print_ring_stats(): Print tail and head pointer
  5299. * @pdev: DP_PDEV handle
  5300. *
  5301. * Return:void
  5302. */
  5303. static inline void
  5304. dp_print_ring_stats(struct dp_pdev *pdev)
  5305. {
  5306. uint32_t i;
  5307. int mac_id;
  5308. dp_print_ring_stat_from_hal(pdev->soc,
  5309. &pdev->soc->reo_exception_ring,
  5310. REO_EXCEPTION);
  5311. dp_print_ring_stat_from_hal(pdev->soc,
  5312. &pdev->soc->reo_reinject_ring,
  5313. REO_REINJECT);
  5314. dp_print_ring_stat_from_hal(pdev->soc,
  5315. &pdev->soc->reo_cmd_ring,
  5316. REO_CMD);
  5317. dp_print_ring_stat_from_hal(pdev->soc,
  5318. &pdev->soc->reo_status_ring,
  5319. REO_STATUS);
  5320. dp_print_ring_stat_from_hal(pdev->soc,
  5321. &pdev->soc->rx_rel_ring,
  5322. WBM2SW_RELEASE);
  5323. dp_print_ring_stat_from_hal(pdev->soc,
  5324. &pdev->soc->tcl_cmd_ring,
  5325. TCL_CMD);
  5326. dp_print_ring_stat_from_hal(pdev->soc,
  5327. &pdev->soc->tcl_status_ring,
  5328. TCL_STATUS);
  5329. dp_print_ring_stat_from_hal(pdev->soc,
  5330. &pdev->soc->wbm_desc_rel_ring,
  5331. SW2WBM_RELEASE);
  5332. for (i = 0; i < MAX_REO_DEST_RINGS; i++)
  5333. dp_print_ring_stat_from_hal(pdev->soc,
  5334. &pdev->soc->reo_dest_ring[i],
  5335. REO_DST);
  5336. for (i = 0; i < pdev->soc->num_tcl_data_rings; i++)
  5337. dp_print_ring_stat_from_hal(pdev->soc,
  5338. &pdev->soc->tcl_data_ring[i],
  5339. TCL_DATA);
  5340. for (i = 0; i < MAX_TCL_DATA_RINGS; i++)
  5341. dp_print_ring_stat_from_hal(pdev->soc,
  5342. &pdev->soc->tx_comp_ring[i],
  5343. WBM2SW_RELEASE);
  5344. dp_print_ring_stat_from_hal(pdev->soc,
  5345. &pdev->rx_refill_buf_ring,
  5346. RXDMA_BUF);
  5347. dp_print_ring_stat_from_hal(pdev->soc,
  5348. &pdev->rx_refill_buf_ring2,
  5349. RXDMA_BUF);
  5350. for (i = 0; i < MAX_RX_MAC_RINGS; i++)
  5351. dp_print_ring_stat_from_hal(pdev->soc,
  5352. &pdev->rx_mac_buf_ring[i],
  5353. RXDMA_BUF);
  5354. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++)
  5355. dp_print_mon_ring_stat_from_hal(pdev, mac_id);
  5356. for (i = 0; i < NUM_RXDMA_RINGS_PER_PDEV; i++)
  5357. dp_print_ring_stat_from_hal(pdev->soc,
  5358. &pdev->rxdma_err_dst_ring[i],
  5359. RXDMA_DST);
  5360. }
  5361. /**
  5362. * dp_txrx_host_stats_clr(): Reinitialize the txrx stats
  5363. * @vdev: DP_VDEV handle
  5364. *
  5365. * Return:void
  5366. */
  5367. static inline void
  5368. dp_txrx_host_stats_clr(struct dp_vdev *vdev)
  5369. {
  5370. struct dp_peer *peer = NULL;
  5371. DP_STATS_CLR(vdev->pdev);
  5372. DP_STATS_CLR(vdev->pdev->soc);
  5373. DP_STATS_CLR(vdev);
  5374. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  5375. if (!peer)
  5376. return;
  5377. DP_STATS_CLR(peer);
  5378. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5379. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5380. &peer->stats, peer->peer_ids[0],
  5381. UPDATE_PEER_STATS, vdev->pdev->pdev_id);
  5382. #endif
  5383. }
  5384. #if defined(FEATURE_PERPKT_INFO) && WDI_EVENT_ENABLE
  5385. dp_wdi_event_handler(WDI_EVENT_UPDATE_DP_STATS, vdev->pdev->soc,
  5386. &vdev->stats, vdev->vdev_id,
  5387. UPDATE_VDEV_STATS, vdev->pdev->pdev_id);
  5388. #endif
  5389. }
  5390. /**
  5391. * dp_print_common_rates_info(): Print common rate for tx or rx
  5392. * @pkt_type_array: rate type array contains rate info
  5393. *
  5394. * Return:void
  5395. */
  5396. static inline void
  5397. dp_print_common_rates_info(struct cdp_pkt_type *pkt_type_array)
  5398. {
  5399. uint8_t mcs, pkt_type;
  5400. for (pkt_type = 0; pkt_type < DOT11_MAX; pkt_type++) {
  5401. for (mcs = 0; mcs < MAX_MCS; mcs++) {
  5402. if (!dp_rate_string[pkt_type][mcs].valid)
  5403. continue;
  5404. DP_PRINT_STATS(" %s = %d",
  5405. dp_rate_string[pkt_type][mcs].mcs_type,
  5406. pkt_type_array[pkt_type].mcs_count[mcs]);
  5407. }
  5408. DP_PRINT_STATS("\n");
  5409. }
  5410. }
  5411. /**
  5412. * dp_print_rx_rates(): Print Rx rate stats
  5413. * @vdev: DP_VDEV handle
  5414. *
  5415. * Return:void
  5416. */
  5417. static inline void
  5418. dp_print_rx_rates(struct dp_vdev *vdev)
  5419. {
  5420. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5421. uint8_t i;
  5422. uint8_t index = 0;
  5423. char nss[DP_NSS_LENGTH];
  5424. DP_PRINT_STATS("Rx Rate Info:\n");
  5425. dp_print_common_rates_info(pdev->stats.rx.pkt_type);
  5426. index = 0;
  5427. for (i = 0; i < SS_COUNT; i++) {
  5428. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5429. " %d", pdev->stats.rx.nss[i]);
  5430. }
  5431. DP_PRINT_STATS("NSS(1-8) = %s",
  5432. nss);
  5433. DP_PRINT_STATS("SGI ="
  5434. " 0.8us %d,"
  5435. " 0.4us %d,"
  5436. " 1.6us %d,"
  5437. " 3.2us %d,",
  5438. pdev->stats.rx.sgi_count[0],
  5439. pdev->stats.rx.sgi_count[1],
  5440. pdev->stats.rx.sgi_count[2],
  5441. pdev->stats.rx.sgi_count[3]);
  5442. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5443. pdev->stats.rx.bw[0], pdev->stats.rx.bw[1],
  5444. pdev->stats.rx.bw[2], pdev->stats.rx.bw[3]);
  5445. DP_PRINT_STATS("Reception Type ="
  5446. " SU: %d,"
  5447. " MU_MIMO:%d,"
  5448. " MU_OFDMA:%d,"
  5449. " MU_OFDMA_MIMO:%d\n",
  5450. pdev->stats.rx.reception_type[0],
  5451. pdev->stats.rx.reception_type[1],
  5452. pdev->stats.rx.reception_type[2],
  5453. pdev->stats.rx.reception_type[3]);
  5454. DP_PRINT_STATS("Aggregation:\n");
  5455. DP_PRINT_STATS("Number of Msdu's Part of Ampdus = %d",
  5456. pdev->stats.rx.ampdu_cnt);
  5457. DP_PRINT_STATS("Number of Msdu's With No Mpdu Level Aggregation : %d",
  5458. pdev->stats.rx.non_ampdu_cnt);
  5459. DP_PRINT_STATS("Number of Msdu's Part of Amsdu: %d",
  5460. pdev->stats.rx.amsdu_cnt);
  5461. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation: %d",
  5462. pdev->stats.rx.non_amsdu_cnt);
  5463. }
  5464. /**
  5465. * dp_print_tx_rates(): Print tx rates
  5466. * @vdev: DP_VDEV handle
  5467. *
  5468. * Return:void
  5469. */
  5470. static inline void
  5471. dp_print_tx_rates(struct dp_vdev *vdev)
  5472. {
  5473. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5474. uint8_t index;
  5475. char nss[DP_NSS_LENGTH];
  5476. int nss_index;
  5477. DP_PRINT_STATS("Tx Rate Info:\n");
  5478. dp_print_common_rates_info(pdev->stats.tx.pkt_type);
  5479. DP_PRINT_STATS("SGI ="
  5480. " 0.8us %d"
  5481. " 0.4us %d"
  5482. " 1.6us %d"
  5483. " 3.2us %d",
  5484. pdev->stats.tx.sgi_count[0],
  5485. pdev->stats.tx.sgi_count[1],
  5486. pdev->stats.tx.sgi_count[2],
  5487. pdev->stats.tx.sgi_count[3]);
  5488. DP_PRINT_STATS("BW Counts = 20MHZ %d, 40MHZ %d, 80MHZ %d, 160MHZ %d",
  5489. pdev->stats.tx.bw[0], pdev->stats.tx.bw[1],
  5490. pdev->stats.tx.bw[2], pdev->stats.tx.bw[3]);
  5491. index = 0;
  5492. for (nss_index = 0; nss_index < SS_COUNT; nss_index++) {
  5493. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5494. " %d", pdev->stats.tx.nss[nss_index]);
  5495. }
  5496. DP_PRINT_STATS("NSS(1-8) = %s", nss);
  5497. DP_PRINT_STATS("OFDMA = %d", pdev->stats.tx.ofdma);
  5498. DP_PRINT_STATS("STBC = %d", pdev->stats.tx.stbc);
  5499. DP_PRINT_STATS("LDPC = %d", pdev->stats.tx.ldpc);
  5500. DP_PRINT_STATS("Retries = %d", pdev->stats.tx.retries);
  5501. DP_PRINT_STATS("Last ack rssi = %d\n", pdev->stats.tx.last_ack_rssi);
  5502. DP_PRINT_STATS("Aggregation:\n");
  5503. DP_PRINT_STATS("Number of Msdu's Part of Amsdu = %d",
  5504. pdev->stats.tx.amsdu_cnt);
  5505. DP_PRINT_STATS("Number of Msdu's With No Msdu Level Aggregation = %d",
  5506. pdev->stats.tx.non_amsdu_cnt);
  5507. }
  5508. /**
  5509. * dp_print_peer_stats():print peer stats
  5510. * @peer: DP_PEER handle
  5511. *
  5512. * return void
  5513. */
  5514. static inline void dp_print_peer_stats(struct dp_peer *peer)
  5515. {
  5516. uint8_t i;
  5517. uint32_t index;
  5518. char nss[DP_NSS_LENGTH];
  5519. DP_PRINT_STATS("Node Tx Stats:\n");
  5520. DP_PRINT_STATS("Total Packet Completions = %d",
  5521. peer->stats.tx.comp_pkt.num);
  5522. DP_PRINT_STATS("Total Bytes Completions = %llu",
  5523. peer->stats.tx.comp_pkt.bytes);
  5524. DP_PRINT_STATS("Success Packets = %d",
  5525. peer->stats.tx.tx_success.num);
  5526. DP_PRINT_STATS("Success Bytes = %llu",
  5527. peer->stats.tx.tx_success.bytes);
  5528. DP_PRINT_STATS("Unicast Success Packets = %d",
  5529. peer->stats.tx.ucast.num);
  5530. DP_PRINT_STATS("Unicast Success Bytes = %llu",
  5531. peer->stats.tx.ucast.bytes);
  5532. DP_PRINT_STATS("Multicast Success Packets = %d",
  5533. peer->stats.tx.mcast.num);
  5534. DP_PRINT_STATS("Multicast Success Bytes = %llu",
  5535. peer->stats.tx.mcast.bytes);
  5536. DP_PRINT_STATS("Broadcast Success Packets = %d",
  5537. peer->stats.tx.bcast.num);
  5538. DP_PRINT_STATS("Broadcast Success Bytes = %llu",
  5539. peer->stats.tx.bcast.bytes);
  5540. DP_PRINT_STATS("Packets Failed = %d",
  5541. peer->stats.tx.tx_failed);
  5542. DP_PRINT_STATS("Packets In OFDMA = %d",
  5543. peer->stats.tx.ofdma);
  5544. DP_PRINT_STATS("Packets In STBC = %d",
  5545. peer->stats.tx.stbc);
  5546. DP_PRINT_STATS("Packets In LDPC = %d",
  5547. peer->stats.tx.ldpc);
  5548. DP_PRINT_STATS("Packet Retries = %d",
  5549. peer->stats.tx.retries);
  5550. DP_PRINT_STATS("MSDU's Part of AMSDU = %d",
  5551. peer->stats.tx.amsdu_cnt);
  5552. DP_PRINT_STATS("Last Packet RSSI = %d",
  5553. peer->stats.tx.last_ack_rssi);
  5554. DP_PRINT_STATS("Dropped At FW: Removed Pkts = %u",
  5555. peer->stats.tx.dropped.fw_rem.num);
  5556. DP_PRINT_STATS("Dropped At FW: Removed bytes = %llu",
  5557. peer->stats.tx.dropped.fw_rem.bytes);
  5558. DP_PRINT_STATS("Dropped At FW: Removed transmitted = %d",
  5559. peer->stats.tx.dropped.fw_rem_tx);
  5560. DP_PRINT_STATS("Dropped At FW: Removed Untransmitted = %d",
  5561. peer->stats.tx.dropped.fw_rem_notx);
  5562. DP_PRINT_STATS("Dropped : Age Out = %d",
  5563. peer->stats.tx.dropped.age_out);
  5564. DP_PRINT_STATS("NAWDS : ");
  5565. DP_PRINT_STATS(" Nawds multicast Drop Tx Packet = %d",
  5566. peer->stats.tx.nawds_mcast_drop);
  5567. DP_PRINT_STATS(" Nawds multicast Tx Packet Count = %d",
  5568. peer->stats.tx.nawds_mcast.num);
  5569. DP_PRINT_STATS(" Nawds multicast Tx Packet Bytes = %llu",
  5570. peer->stats.tx.nawds_mcast.bytes);
  5571. DP_PRINT_STATS("Rate Info:");
  5572. dp_print_common_rates_info(peer->stats.tx.pkt_type);
  5573. DP_PRINT_STATS("SGI = "
  5574. " 0.8us %d"
  5575. " 0.4us %d"
  5576. " 1.6us %d"
  5577. " 3.2us %d",
  5578. peer->stats.tx.sgi_count[0],
  5579. peer->stats.tx.sgi_count[1],
  5580. peer->stats.tx.sgi_count[2],
  5581. peer->stats.tx.sgi_count[3]);
  5582. DP_PRINT_STATS("Excess Retries per AC ");
  5583. DP_PRINT_STATS(" Best effort = %d",
  5584. peer->stats.tx.excess_retries_per_ac[0]);
  5585. DP_PRINT_STATS(" Background= %d",
  5586. peer->stats.tx.excess_retries_per_ac[1]);
  5587. DP_PRINT_STATS(" Video = %d",
  5588. peer->stats.tx.excess_retries_per_ac[2]);
  5589. DP_PRINT_STATS(" Voice = %d",
  5590. peer->stats.tx.excess_retries_per_ac[3]);
  5591. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d\n",
  5592. peer->stats.tx.bw[2], peer->stats.tx.bw[3],
  5593. peer->stats.tx.bw[4], peer->stats.tx.bw[5]);
  5594. index = 0;
  5595. for (i = 0; i < SS_COUNT; i++) {
  5596. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5597. " %d", peer->stats.tx.nss[i]);
  5598. }
  5599. DP_PRINT_STATS("NSS(1-8) = %s",
  5600. nss);
  5601. DP_PRINT_STATS("Aggregation:");
  5602. DP_PRINT_STATS(" Number of Msdu's Part of Amsdu = %d",
  5603. peer->stats.tx.amsdu_cnt);
  5604. DP_PRINT_STATS(" Number of Msdu's With No Msdu Level Aggregation = %d\n",
  5605. peer->stats.tx.non_amsdu_cnt);
  5606. DP_PRINT_STATS("Bytes and Packets transmitted in last one sec:");
  5607. DP_PRINT_STATS(" Bytes transmitted in last sec: %d",
  5608. peer->stats.tx.tx_byte_rate);
  5609. DP_PRINT_STATS(" Data transmitted in last sec: %d",
  5610. peer->stats.tx.tx_data_rate);
  5611. DP_PRINT_STATS("Node Rx Stats:");
  5612. DP_PRINT_STATS("Packets Sent To Stack = %d",
  5613. peer->stats.rx.to_stack.num);
  5614. DP_PRINT_STATS("Bytes Sent To Stack = %llu",
  5615. peer->stats.rx.to_stack.bytes);
  5616. for (i = 0; i < CDP_MAX_RX_RINGS; i++) {
  5617. DP_PRINT_STATS("Ring Id = %d", i);
  5618. DP_PRINT_STATS(" Packets Received = %d",
  5619. peer->stats.rx.rcvd_reo[i].num);
  5620. DP_PRINT_STATS(" Bytes Received = %llu",
  5621. peer->stats.rx.rcvd_reo[i].bytes);
  5622. }
  5623. DP_PRINT_STATS("Multicast Packets Received = %d",
  5624. peer->stats.rx.multicast.num);
  5625. DP_PRINT_STATS("Multicast Bytes Received = %llu",
  5626. peer->stats.rx.multicast.bytes);
  5627. DP_PRINT_STATS("Broadcast Packets Received = %d",
  5628. peer->stats.rx.bcast.num);
  5629. DP_PRINT_STATS("Broadcast Bytes Received = %llu",
  5630. peer->stats.rx.bcast.bytes);
  5631. DP_PRINT_STATS("Intra BSS Packets Received = %d",
  5632. peer->stats.rx.intra_bss.pkts.num);
  5633. DP_PRINT_STATS("Intra BSS Bytes Received = %llu",
  5634. peer->stats.rx.intra_bss.pkts.bytes);
  5635. DP_PRINT_STATS("Raw Packets Received = %d",
  5636. peer->stats.rx.raw.num);
  5637. DP_PRINT_STATS("Raw Bytes Received = %llu",
  5638. peer->stats.rx.raw.bytes);
  5639. DP_PRINT_STATS("Errors: MIC Errors = %d",
  5640. peer->stats.rx.err.mic_err);
  5641. DP_PRINT_STATS("Erros: Decryption Errors = %d",
  5642. peer->stats.rx.err.decrypt_err);
  5643. DP_PRINT_STATS("Msdu's Received As Part of Ampdu = %d",
  5644. peer->stats.rx.non_ampdu_cnt);
  5645. DP_PRINT_STATS("Msdu's Recived As Ampdu = %d",
  5646. peer->stats.rx.ampdu_cnt);
  5647. DP_PRINT_STATS("Msdu's Received Not Part of Amsdu's = %d",
  5648. peer->stats.rx.non_amsdu_cnt);
  5649. DP_PRINT_STATS("MSDUs Received As Part of Amsdu = %d",
  5650. peer->stats.rx.amsdu_cnt);
  5651. DP_PRINT_STATS("NAWDS : ");
  5652. DP_PRINT_STATS(" Nawds multicast Drop Rx Packet = %d",
  5653. peer->stats.rx.nawds_mcast_drop);
  5654. DP_PRINT_STATS("SGI ="
  5655. " 0.8us %d"
  5656. " 0.4us %d"
  5657. " 1.6us %d"
  5658. " 3.2us %d",
  5659. peer->stats.rx.sgi_count[0],
  5660. peer->stats.rx.sgi_count[1],
  5661. peer->stats.rx.sgi_count[2],
  5662. peer->stats.rx.sgi_count[3]);
  5663. DP_PRINT_STATS("BW Counts = 20MHZ %d 40MHZ %d 80MHZ %d 160MHZ %d",
  5664. peer->stats.rx.bw[0], peer->stats.rx.bw[1],
  5665. peer->stats.rx.bw[2], peer->stats.rx.bw[3]);
  5666. DP_PRINT_STATS("Reception Type ="
  5667. " SU %d,"
  5668. " MU_MIMO %d,"
  5669. " MU_OFDMA %d,"
  5670. " MU_OFDMA_MIMO %d",
  5671. peer->stats.rx.reception_type[0],
  5672. peer->stats.rx.reception_type[1],
  5673. peer->stats.rx.reception_type[2],
  5674. peer->stats.rx.reception_type[3]);
  5675. dp_print_common_rates_info(peer->stats.rx.pkt_type);
  5676. index = 0;
  5677. for (i = 0; i < SS_COUNT; i++) {
  5678. index += qdf_snprint(&nss[index], DP_NSS_LENGTH - index,
  5679. " %d", peer->stats.rx.nss[i]);
  5680. }
  5681. DP_PRINT_STATS("NSS(1-8) = %s",
  5682. nss);
  5683. DP_PRINT_STATS("Aggregation:");
  5684. DP_PRINT_STATS(" Msdu's Part of Ampdu = %d",
  5685. peer->stats.rx.ampdu_cnt);
  5686. DP_PRINT_STATS(" Msdu's With No Mpdu Level Aggregation = %d",
  5687. peer->stats.rx.non_ampdu_cnt);
  5688. DP_PRINT_STATS(" Msdu's Part of Amsdu = %d",
  5689. peer->stats.rx.amsdu_cnt);
  5690. DP_PRINT_STATS(" Msdu's With No Msdu Level Aggregation = %d",
  5691. peer->stats.rx.non_amsdu_cnt);
  5692. DP_PRINT_STATS("Bytes and Packets received in last one sec:");
  5693. DP_PRINT_STATS(" Bytes received in last sec: %d",
  5694. peer->stats.rx.rx_byte_rate);
  5695. DP_PRINT_STATS(" Data received in last sec: %d",
  5696. peer->stats.rx.rx_data_rate);
  5697. }
  5698. /*
  5699. * dp_get_host_peer_stats()- function to print peer stats
  5700. * @pdev_handle: DP_PDEV handle
  5701. * @mac_addr: mac address of the peer
  5702. *
  5703. * Return: void
  5704. */
  5705. static void
  5706. dp_get_host_peer_stats(struct cdp_pdev *pdev_handle, char *mac_addr)
  5707. {
  5708. struct dp_peer *peer;
  5709. uint8_t local_id;
  5710. peer = (struct dp_peer *)dp_find_peer_by_addr(pdev_handle, mac_addr,
  5711. &local_id);
  5712. if (!peer) {
  5713. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_ERROR,
  5714. "%s: Invalid peer\n", __func__);
  5715. return;
  5716. }
  5717. dp_print_peer_stats(peer);
  5718. dp_peer_rxtid_stats(peer, dp_rx_tid_stats_cb, NULL);
  5719. }
  5720. /**
  5721. * dp_print_soc_cfg_params()- Dump soc wlan config parameters
  5722. * @soc_handle: Soc handle
  5723. *
  5724. * Return: void
  5725. */
  5726. static void
  5727. dp_print_soc_cfg_params(struct dp_soc *soc)
  5728. {
  5729. struct wlan_cfg_dp_soc_ctxt *soc_cfg_ctx;
  5730. uint8_t index = 0, i = 0;
  5731. char ring_mask[DP_MAX_INT_CONTEXTS_STRING_LENGTH];
  5732. int num_of_int_contexts;
  5733. if (!soc) {
  5734. dp_err("Context is null");
  5735. return;
  5736. }
  5737. soc_cfg_ctx = soc->wlan_cfg_ctx;
  5738. if (!soc_cfg_ctx) {
  5739. dp_err("Context is null");
  5740. return;
  5741. }
  5742. num_of_int_contexts =
  5743. wlan_cfg_get_num_contexts(soc_cfg_ctx);
  5744. DP_TRACE_STATS(DEBUG, "No. of interrupt contexts: %u",
  5745. soc_cfg_ctx->num_int_ctxts);
  5746. DP_TRACE_STATS(DEBUG, "Max clients: %u",
  5747. soc_cfg_ctx->max_clients);
  5748. DP_TRACE_STATS(DEBUG, "Max alloc size: %u ",
  5749. soc_cfg_ctx->max_alloc_size);
  5750. DP_TRACE_STATS(DEBUG, "Per pdev tx ring: %u ",
  5751. soc_cfg_ctx->per_pdev_tx_ring);
  5752. DP_TRACE_STATS(DEBUG, "Num tcl data rings: %u ",
  5753. soc_cfg_ctx->num_tcl_data_rings);
  5754. DP_TRACE_STATS(DEBUG, "Per pdev rx ring: %u ",
  5755. soc_cfg_ctx->per_pdev_rx_ring);
  5756. DP_TRACE_STATS(DEBUG, "Per pdev lmac ring: %u ",
  5757. soc_cfg_ctx->per_pdev_lmac_ring);
  5758. DP_TRACE_STATS(DEBUG, "Num of reo dest rings: %u ",
  5759. soc_cfg_ctx->num_reo_dest_rings);
  5760. DP_TRACE_STATS(DEBUG, "Num tx desc pool: %u ",
  5761. soc_cfg_ctx->num_tx_desc_pool);
  5762. DP_TRACE_STATS(DEBUG, "Num tx ext desc pool: %u ",
  5763. soc_cfg_ctx->num_tx_ext_desc_pool);
  5764. DP_TRACE_STATS(DEBUG, "Num tx desc: %u ",
  5765. soc_cfg_ctx->num_tx_desc);
  5766. DP_TRACE_STATS(DEBUG, "Num tx ext desc: %u ",
  5767. soc_cfg_ctx->num_tx_ext_desc);
  5768. DP_TRACE_STATS(DEBUG, "Htt packet type: %u ",
  5769. soc_cfg_ctx->htt_packet_type);
  5770. DP_TRACE_STATS(DEBUG, "Max peer_ids: %u ",
  5771. soc_cfg_ctx->max_peer_id);
  5772. DP_TRACE_STATS(DEBUG, "Tx ring size: %u ",
  5773. soc_cfg_ctx->tx_ring_size);
  5774. DP_TRACE_STATS(DEBUG, "Tx comp ring size: %u ",
  5775. soc_cfg_ctx->tx_comp_ring_size);
  5776. DP_TRACE_STATS(DEBUG, "Tx comp ring size nss: %u ",
  5777. soc_cfg_ctx->tx_comp_ring_size_nss);
  5778. DP_TRACE_STATS(DEBUG, "Int batch threshold tx: %u ",
  5779. soc_cfg_ctx->int_batch_threshold_tx);
  5780. DP_TRACE_STATS(DEBUG, "Int timer threshold tx: %u ",
  5781. soc_cfg_ctx->int_timer_threshold_tx);
  5782. DP_TRACE_STATS(DEBUG, "Int batch threshold rx: %u ",
  5783. soc_cfg_ctx->int_batch_threshold_rx);
  5784. DP_TRACE_STATS(DEBUG, "Int timer threshold rx: %u ",
  5785. soc_cfg_ctx->int_timer_threshold_rx);
  5786. DP_TRACE_STATS(DEBUG, "Int batch threshold other: %u ",
  5787. soc_cfg_ctx->int_batch_threshold_other);
  5788. DP_TRACE_STATS(DEBUG, "Int timer threshold other: %u ",
  5789. soc_cfg_ctx->int_timer_threshold_other);
  5790. for (i = 0; i < num_of_int_contexts; i++) {
  5791. index += qdf_snprint(&ring_mask[index],
  5792. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5793. " %d",
  5794. soc_cfg_ctx->int_tx_ring_mask[i]);
  5795. }
  5796. DP_TRACE_STATS(DEBUG, "Tx ring mask (0-%d):%s",
  5797. num_of_int_contexts, ring_mask);
  5798. index = 0;
  5799. for (i = 0; i < num_of_int_contexts; i++) {
  5800. index += qdf_snprint(&ring_mask[index],
  5801. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5802. " %d",
  5803. soc_cfg_ctx->int_rx_ring_mask[i]);
  5804. }
  5805. DP_TRACE_STATS(DEBUG, "Rx ring mask (0-%d):%s",
  5806. num_of_int_contexts, ring_mask);
  5807. index = 0;
  5808. for (i = 0; i < num_of_int_contexts; i++) {
  5809. index += qdf_snprint(&ring_mask[index],
  5810. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5811. " %d",
  5812. soc_cfg_ctx->int_rx_mon_ring_mask[i]);
  5813. }
  5814. DP_TRACE_STATS(DEBUG, "Rx mon ring mask (0-%d):%s",
  5815. num_of_int_contexts, ring_mask);
  5816. index = 0;
  5817. for (i = 0; i < num_of_int_contexts; i++) {
  5818. index += qdf_snprint(&ring_mask[index],
  5819. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5820. " %d",
  5821. soc_cfg_ctx->int_rx_err_ring_mask[i]);
  5822. }
  5823. DP_TRACE_STATS(DEBUG, "Rx err ring mask (0-%d):%s",
  5824. num_of_int_contexts, ring_mask);
  5825. index = 0;
  5826. for (i = 0; i < num_of_int_contexts; i++) {
  5827. index += qdf_snprint(&ring_mask[index],
  5828. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5829. " %d",
  5830. soc_cfg_ctx->int_rx_wbm_rel_ring_mask[i]);
  5831. }
  5832. DP_TRACE_STATS(DEBUG, "Rx wbm rel ring mask (0-%d):%s",
  5833. num_of_int_contexts, ring_mask);
  5834. index = 0;
  5835. for (i = 0; i < num_of_int_contexts; i++) {
  5836. index += qdf_snprint(&ring_mask[index],
  5837. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5838. " %d",
  5839. soc_cfg_ctx->int_reo_status_ring_mask[i]);
  5840. }
  5841. DP_TRACE_STATS(DEBUG, "Reo ring mask (0-%d):%s",
  5842. num_of_int_contexts, ring_mask);
  5843. index = 0;
  5844. for (i = 0; i < num_of_int_contexts; i++) {
  5845. index += qdf_snprint(&ring_mask[index],
  5846. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5847. " %d",
  5848. soc_cfg_ctx->int_rxdma2host_ring_mask[i]);
  5849. }
  5850. DP_TRACE_STATS(DEBUG, "Rxdma2host ring mask (0-%d):%s",
  5851. num_of_int_contexts, ring_mask);
  5852. index = 0;
  5853. for (i = 0; i < num_of_int_contexts; i++) {
  5854. index += qdf_snprint(&ring_mask[index],
  5855. DP_MAX_INT_CONTEXTS_STRING_LENGTH - index,
  5856. " %d",
  5857. soc_cfg_ctx->int_host2rxdma_ring_mask[i]);
  5858. }
  5859. DP_TRACE_STATS(DEBUG, "Host2rxdma ring mask (0-%d):%s",
  5860. num_of_int_contexts, ring_mask);
  5861. DP_TRACE_STATS(DEBUG, "Rx hash: %u ",
  5862. soc_cfg_ctx->rx_hash);
  5863. DP_TRACE_STATS(DEBUG, "Tso enabled: %u ",
  5864. soc_cfg_ctx->tso_enabled);
  5865. DP_TRACE_STATS(DEBUG, "Lro enabled: %u ",
  5866. soc_cfg_ctx->lro_enabled);
  5867. DP_TRACE_STATS(DEBUG, "Sg enabled: %u ",
  5868. soc_cfg_ctx->sg_enabled);
  5869. DP_TRACE_STATS(DEBUG, "Gro enabled: %u ",
  5870. soc_cfg_ctx->gro_enabled);
  5871. DP_TRACE_STATS(DEBUG, "rawmode enabled: %u ",
  5872. soc_cfg_ctx->rawmode_enabled);
  5873. DP_TRACE_STATS(DEBUG, "peer flow ctrl enabled: %u ",
  5874. soc_cfg_ctx->peer_flow_ctrl_enabled);
  5875. DP_TRACE_STATS(DEBUG, "napi enabled: %u ",
  5876. soc_cfg_ctx->napi_enabled);
  5877. DP_TRACE_STATS(DEBUG, "Tcp Udp checksum offload: %u ",
  5878. soc_cfg_ctx->tcp_udp_checksumoffload);
  5879. DP_TRACE_STATS(DEBUG, "Defrag timeout check: %u ",
  5880. soc_cfg_ctx->defrag_timeout_check);
  5881. DP_TRACE_STATS(DEBUG, "Rx defrag min timeout: %u ",
  5882. soc_cfg_ctx->rx_defrag_min_timeout);
  5883. DP_TRACE_STATS(DEBUG, "WBM release ring: %u ",
  5884. soc_cfg_ctx->wbm_release_ring);
  5885. DP_TRACE_STATS(DEBUG, "TCL CMD ring: %u ",
  5886. soc_cfg_ctx->tcl_cmd_ring);
  5887. DP_TRACE_STATS(DEBUG, "TCL Status ring: %u ",
  5888. soc_cfg_ctx->tcl_status_ring);
  5889. DP_TRACE_STATS(DEBUG, "REO Reinject ring: %u ",
  5890. soc_cfg_ctx->reo_reinject_ring);
  5891. DP_TRACE_STATS(DEBUG, "RX release ring: %u ",
  5892. soc_cfg_ctx->rx_release_ring);
  5893. DP_TRACE_STATS(DEBUG, "REO Exception ring: %u ",
  5894. soc_cfg_ctx->reo_exception_ring);
  5895. DP_TRACE_STATS(DEBUG, "REO CMD ring: %u ",
  5896. soc_cfg_ctx->reo_cmd_ring);
  5897. DP_TRACE_STATS(DEBUG, "REO STATUS ring: %u ",
  5898. soc_cfg_ctx->reo_status_ring);
  5899. DP_TRACE_STATS(DEBUG, "RXDMA refill ring: %u ",
  5900. soc_cfg_ctx->rxdma_refill_ring);
  5901. DP_TRACE_STATS(DEBUG, "RXDMA err dst ring: %u ",
  5902. soc_cfg_ctx->rxdma_err_dst_ring);
  5903. }
  5904. /**
  5905. * dp_print_vdev_cfg_params() - Print the pdev cfg parameters
  5906. * @pdev_handle: DP pdev handle
  5907. *
  5908. * Return - void
  5909. */
  5910. static void
  5911. dp_print_pdev_cfg_params(struct dp_pdev *pdev)
  5912. {
  5913. struct wlan_cfg_dp_pdev_ctxt *pdev_cfg_ctx;
  5914. if (!pdev) {
  5915. dp_err("Context is null");
  5916. return;
  5917. }
  5918. pdev_cfg_ctx = pdev->wlan_cfg_ctx;
  5919. if (!pdev_cfg_ctx) {
  5920. dp_err("Context is null");
  5921. return;
  5922. }
  5923. DP_TRACE_STATS(DEBUG, "Rx dma buf ring size: %d ",
  5924. pdev_cfg_ctx->rx_dma_buf_ring_size);
  5925. DP_TRACE_STATS(DEBUG, "DMA Mon buf ring size: %d ",
  5926. pdev_cfg_ctx->dma_mon_buf_ring_size);
  5927. DP_TRACE_STATS(DEBUG, "DMA Mon dest ring size: %d ",
  5928. pdev_cfg_ctx->dma_mon_dest_ring_size);
  5929. DP_TRACE_STATS(DEBUG, "DMA Mon status ring size: %d ",
  5930. pdev_cfg_ctx->dma_mon_status_ring_size);
  5931. DP_TRACE_STATS(DEBUG, "Rxdma monitor desc ring: %d",
  5932. pdev_cfg_ctx->rxdma_monitor_desc_ring);
  5933. DP_TRACE_STATS(DEBUG, "Num mac rings: %d ",
  5934. pdev_cfg_ctx->num_mac_rings);
  5935. }
  5936. /**
  5937. * dp_txrx_stats_help() - Helper function for Txrx_Stats
  5938. *
  5939. * Return: None
  5940. */
  5941. static void dp_txrx_stats_help(void)
  5942. {
  5943. dp_info("Command: iwpriv wlan0 txrx_stats <stats_option> <mac_id>");
  5944. dp_info("stats_option:");
  5945. dp_info(" 1 -- HTT Tx Statistics");
  5946. dp_info(" 2 -- HTT Rx Statistics");
  5947. dp_info(" 3 -- HTT Tx HW Queue Statistics");
  5948. dp_info(" 4 -- HTT Tx HW Sched Statistics");
  5949. dp_info(" 5 -- HTT Error Statistics");
  5950. dp_info(" 6 -- HTT TQM Statistics");
  5951. dp_info(" 7 -- HTT TQM CMDQ Statistics");
  5952. dp_info(" 8 -- HTT TX_DE_CMN Statistics");
  5953. dp_info(" 9 -- HTT Tx Rate Statistics");
  5954. dp_info(" 10 -- HTT Rx Rate Statistics");
  5955. dp_info(" 11 -- HTT Peer Statistics");
  5956. dp_info(" 12 -- HTT Tx SelfGen Statistics");
  5957. dp_info(" 13 -- HTT Tx MU HWQ Statistics");
  5958. dp_info(" 14 -- HTT RING_IF_INFO Statistics");
  5959. dp_info(" 15 -- HTT SRNG Statistics");
  5960. dp_info(" 16 -- HTT SFM Info Statistics");
  5961. dp_info(" 17 -- HTT PDEV_TX_MU_MIMO_SCHED INFO Statistics");
  5962. dp_info(" 18 -- HTT Peer List Details");
  5963. dp_info(" 20 -- Clear Host Statistics");
  5964. dp_info(" 21 -- Host Rx Rate Statistics");
  5965. dp_info(" 22 -- Host Tx Rate Statistics");
  5966. dp_info(" 23 -- Host Tx Statistics");
  5967. dp_info(" 24 -- Host Rx Statistics");
  5968. dp_info(" 25 -- Host AST Statistics");
  5969. dp_info(" 26 -- Host SRNG PTR Statistics");
  5970. dp_info(" 27 -- Host Mon Statistics");
  5971. dp_info(" 28 -- Host REO Queue Statistics");
  5972. dp_info(" 29 -- Host Soc cfg param Statistics");
  5973. dp_info(" 30 -- Host pdev cfg param Statistics");
  5974. }
  5975. /**
  5976. * dp_print_host_stats()- Function to print the stats aggregated at host
  5977. * @vdev_handle: DP_VDEV handle
  5978. * @type: host stats type
  5979. *
  5980. * Return: 0 on success, print error message in case of failure
  5981. */
  5982. static int
  5983. dp_print_host_stats(struct cdp_vdev *vdev_handle,
  5984. struct cdp_txrx_stats_req *req)
  5985. {
  5986. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  5987. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  5988. enum cdp_host_txrx_stats type =
  5989. dp_stats_mapping_table[req->stats][STATS_HOST];
  5990. dp_aggregate_pdev_stats(pdev);
  5991. switch (type) {
  5992. case TXRX_CLEAR_STATS:
  5993. dp_txrx_host_stats_clr(vdev);
  5994. break;
  5995. case TXRX_RX_RATE_STATS:
  5996. dp_print_rx_rates(vdev);
  5997. break;
  5998. case TXRX_TX_RATE_STATS:
  5999. dp_print_tx_rates(vdev);
  6000. break;
  6001. case TXRX_TX_HOST_STATS:
  6002. dp_print_pdev_tx_stats(pdev);
  6003. dp_print_soc_tx_stats(pdev->soc);
  6004. break;
  6005. case TXRX_RX_HOST_STATS:
  6006. dp_print_pdev_rx_stats(pdev);
  6007. dp_print_soc_rx_stats(pdev->soc);
  6008. break;
  6009. case TXRX_AST_STATS:
  6010. dp_print_ast_stats(pdev->soc);
  6011. dp_print_peer_table(vdev);
  6012. break;
  6013. case TXRX_SRNG_PTR_STATS:
  6014. dp_print_ring_stats(pdev);
  6015. break;
  6016. case TXRX_RX_MON_STATS:
  6017. dp_print_pdev_rx_mon_stats(pdev);
  6018. break;
  6019. case TXRX_REO_QUEUE_STATS:
  6020. dp_get_host_peer_stats((struct cdp_pdev *)pdev, req->peer_addr);
  6021. break;
  6022. case TXRX_SOC_CFG_PARAMS:
  6023. dp_print_soc_cfg_params(pdev->soc);
  6024. break;
  6025. case TXRX_PDEV_CFG_PARAMS:
  6026. dp_print_pdev_cfg_params(pdev);
  6027. break;
  6028. default:
  6029. dp_info("Wrong Input For TxRx Host Stats");
  6030. dp_txrx_stats_help();
  6031. break;
  6032. }
  6033. return 0;
  6034. }
  6035. /*
  6036. * dp_ppdu_ring_reset()- Reset PPDU Stats ring
  6037. * @pdev: DP_PDEV handle
  6038. *
  6039. * Return: void
  6040. */
  6041. static void
  6042. dp_ppdu_ring_reset(struct dp_pdev *pdev)
  6043. {
  6044. struct htt_rx_ring_tlv_filter htt_tlv_filter;
  6045. int mac_id;
  6046. qdf_mem_set(&(htt_tlv_filter), sizeof(htt_tlv_filter), 0x0);
  6047. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6048. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6049. pdev->pdev_id);
  6050. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6051. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6052. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6053. }
  6054. }
  6055. /*
  6056. * dp_ppdu_ring_cfg()- Configure PPDU Stats ring
  6057. * @pdev: DP_PDEV handle
  6058. *
  6059. * Return: void
  6060. */
  6061. static void
  6062. dp_ppdu_ring_cfg(struct dp_pdev *pdev)
  6063. {
  6064. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  6065. int mac_id;
  6066. htt_tlv_filter.mpdu_start = 1;
  6067. htt_tlv_filter.msdu_start = 0;
  6068. htt_tlv_filter.packet = 0;
  6069. htt_tlv_filter.msdu_end = 0;
  6070. htt_tlv_filter.mpdu_end = 0;
  6071. htt_tlv_filter.attention = 0;
  6072. htt_tlv_filter.ppdu_start = 1;
  6073. htt_tlv_filter.ppdu_end = 1;
  6074. htt_tlv_filter.ppdu_end_user_stats = 1;
  6075. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  6076. htt_tlv_filter.ppdu_end_status_done = 1;
  6077. htt_tlv_filter.enable_fp = 1;
  6078. htt_tlv_filter.enable_md = 0;
  6079. if (pdev->neighbour_peers_added &&
  6080. pdev->soc->hw_nac_monitor_support) {
  6081. htt_tlv_filter.enable_md = 1;
  6082. htt_tlv_filter.packet_header = 1;
  6083. }
  6084. if (pdev->mcopy_mode) {
  6085. htt_tlv_filter.packet_header = 1;
  6086. htt_tlv_filter.enable_mo = 1;
  6087. }
  6088. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  6089. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  6090. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  6091. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  6092. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  6093. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  6094. if (pdev->neighbour_peers_added &&
  6095. pdev->soc->hw_nac_monitor_support)
  6096. htt_tlv_filter.md_data_filter = FILTER_DATA_ALL;
  6097. for (mac_id = 0; mac_id < NUM_RXDMA_RINGS_PER_PDEV; mac_id++) {
  6098. int mac_for_pdev = dp_get_mac_id_for_pdev(mac_id,
  6099. pdev->pdev_id);
  6100. htt_h2t_rx_ring_cfg(pdev->soc->htt_handle, mac_for_pdev,
  6101. pdev->rxdma_mon_status_ring[mac_id].hal_srng,
  6102. RXDMA_MONITOR_STATUS, RX_BUFFER_SIZE, &htt_tlv_filter);
  6103. }
  6104. }
  6105. /*
  6106. * is_ppdu_txrx_capture_enabled() - API to check both pktlog and debug_sniffer
  6107. * modes are enabled or not.
  6108. * @dp_pdev: dp pdev handle.
  6109. *
  6110. * Return: bool
  6111. */
  6112. static inline bool is_ppdu_txrx_capture_enabled(struct dp_pdev *pdev)
  6113. {
  6114. if (!pdev->pktlog_ppdu_stats && !pdev->tx_sniffer_enable &&
  6115. !pdev->mcopy_mode)
  6116. return true;
  6117. else
  6118. return false;
  6119. }
  6120. /*
  6121. *dp_set_bpr_enable() - API to enable/disable bpr feature
  6122. *@pdev_handle: DP_PDEV handle.
  6123. *@val: Provided value.
  6124. *
  6125. *Return: void
  6126. */
  6127. static void
  6128. dp_set_bpr_enable(struct cdp_pdev *pdev_handle, int val)
  6129. {
  6130. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6131. switch (val) {
  6132. case CDP_BPR_DISABLE:
  6133. pdev->bpr_enable = CDP_BPR_DISABLE;
  6134. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6135. !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  6136. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6137. } else if (pdev->enhanced_stats_en &&
  6138. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6139. !pdev->pktlog_ppdu_stats) {
  6140. dp_h2t_cfg_stats_msg_send(pdev,
  6141. DP_PPDU_STATS_CFG_ENH_STATS,
  6142. pdev->pdev_id);
  6143. }
  6144. break;
  6145. case CDP_BPR_ENABLE:
  6146. pdev->bpr_enable = CDP_BPR_ENABLE;
  6147. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable &&
  6148. !pdev->mcopy_mode && !pdev->pktlog_ppdu_stats) {
  6149. dp_h2t_cfg_stats_msg_send(pdev,
  6150. DP_PPDU_STATS_CFG_BPR,
  6151. pdev->pdev_id);
  6152. } else if (pdev->enhanced_stats_en &&
  6153. !pdev->tx_sniffer_enable && !pdev->mcopy_mode &&
  6154. !pdev->pktlog_ppdu_stats) {
  6155. dp_h2t_cfg_stats_msg_send(pdev,
  6156. DP_PPDU_STATS_CFG_BPR_ENH,
  6157. pdev->pdev_id);
  6158. } else if (pdev->pktlog_ppdu_stats) {
  6159. dp_h2t_cfg_stats_msg_send(pdev,
  6160. DP_PPDU_STATS_CFG_BPR_PKTLOG,
  6161. pdev->pdev_id);
  6162. }
  6163. break;
  6164. default:
  6165. break;
  6166. }
  6167. }
  6168. /*
  6169. * dp_config_debug_sniffer()- API to enable/disable debug sniffer
  6170. * @pdev_handle: DP_PDEV handle
  6171. * @val: user provided value
  6172. *
  6173. * Return: void
  6174. */
  6175. static void
  6176. dp_config_debug_sniffer(struct cdp_pdev *pdev_handle, int val)
  6177. {
  6178. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6179. switch (val) {
  6180. case 0:
  6181. pdev->tx_sniffer_enable = 0;
  6182. pdev->mcopy_mode = 0;
  6183. if (!pdev->pktlog_ppdu_stats && !pdev->enhanced_stats_en &&
  6184. !pdev->bpr_enable) {
  6185. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6186. dp_ppdu_ring_reset(pdev);
  6187. } else if (pdev->enhanced_stats_en && !pdev->bpr_enable) {
  6188. dp_h2t_cfg_stats_msg_send(pdev,
  6189. DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6190. } else if (!pdev->enhanced_stats_en && pdev->bpr_enable) {
  6191. dp_h2t_cfg_stats_msg_send(pdev,
  6192. DP_PPDU_STATS_CFG_BPR_ENH,
  6193. pdev->pdev_id);
  6194. } else {
  6195. dp_h2t_cfg_stats_msg_send(pdev,
  6196. DP_PPDU_STATS_CFG_BPR,
  6197. pdev->pdev_id);
  6198. }
  6199. break;
  6200. case 1:
  6201. pdev->tx_sniffer_enable = 1;
  6202. pdev->mcopy_mode = 0;
  6203. if (!pdev->pktlog_ppdu_stats)
  6204. dp_h2t_cfg_stats_msg_send(pdev,
  6205. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6206. break;
  6207. case 2:
  6208. pdev->mcopy_mode = 1;
  6209. pdev->tx_sniffer_enable = 0;
  6210. dp_ppdu_ring_cfg(pdev);
  6211. if (!pdev->pktlog_ppdu_stats)
  6212. dp_h2t_cfg_stats_msg_send(pdev,
  6213. DP_PPDU_STATS_CFG_SNIFFER, pdev->pdev_id);
  6214. break;
  6215. default:
  6216. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6217. "Invalid value");
  6218. break;
  6219. }
  6220. }
  6221. /*
  6222. * dp_enable_enhanced_stats()- API to enable enhanced statistcs
  6223. * @pdev_handle: DP_PDEV handle
  6224. *
  6225. * Return: void
  6226. */
  6227. static void
  6228. dp_enable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6229. {
  6230. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6231. if (pdev->enhanced_stats_en == 0)
  6232. dp_cal_client_timer_start(pdev->cal_client_ctx);
  6233. pdev->enhanced_stats_en = 1;
  6234. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6235. !pdev->monitor_vdev)
  6236. dp_ppdu_ring_cfg(pdev);
  6237. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6238. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS, pdev->pdev_id);
  6239. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6240. dp_h2t_cfg_stats_msg_send(pdev,
  6241. DP_PPDU_STATS_CFG_BPR_ENH,
  6242. pdev->pdev_id);
  6243. }
  6244. }
  6245. /*
  6246. * dp_disable_enhanced_stats()- API to disable enhanced statistcs
  6247. * @pdev_handle: DP_PDEV handle
  6248. *
  6249. * Return: void
  6250. */
  6251. static void
  6252. dp_disable_enhanced_stats(struct cdp_pdev *pdev_handle)
  6253. {
  6254. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6255. if (pdev->enhanced_stats_en == 1)
  6256. dp_cal_client_timer_stop(pdev->cal_client_ctx);
  6257. pdev->enhanced_stats_en = 0;
  6258. if (is_ppdu_txrx_capture_enabled(pdev) && !pdev->bpr_enable) {
  6259. dp_h2t_cfg_stats_msg_send(pdev, 0, pdev->pdev_id);
  6260. } else if (is_ppdu_txrx_capture_enabled(pdev) && pdev->bpr_enable) {
  6261. dp_h2t_cfg_stats_msg_send(pdev,
  6262. DP_PPDU_STATS_CFG_BPR,
  6263. pdev->pdev_id);
  6264. }
  6265. if (!pdev->mcopy_mode && !pdev->neighbour_peers_added &&
  6266. !pdev->monitor_vdev)
  6267. dp_ppdu_ring_reset(pdev);
  6268. }
  6269. /*
  6270. * dp_get_fw_peer_stats()- function to print peer stats
  6271. * @pdev_handle: DP_PDEV handle
  6272. * @mac_addr: mac address of the peer
  6273. * @cap: Type of htt stats requested
  6274. *
  6275. * Currently Supporting only MAC ID based requests Only
  6276. * 1: HTT_PEER_STATS_REQ_MODE_NO_QUERY
  6277. * 2: HTT_PEER_STATS_REQ_MODE_QUERY_TQM
  6278. * 3: HTT_PEER_STATS_REQ_MODE_FLUSH_TQM
  6279. *
  6280. * Return: void
  6281. */
  6282. static void
  6283. dp_get_fw_peer_stats(struct cdp_pdev *pdev_handle, uint8_t *mac_addr,
  6284. uint32_t cap)
  6285. {
  6286. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6287. int i;
  6288. uint32_t config_param0 = 0;
  6289. uint32_t config_param1 = 0;
  6290. uint32_t config_param2 = 0;
  6291. uint32_t config_param3 = 0;
  6292. HTT_DBG_EXT_STATS_PEER_INFO_IS_MAC_ADDR_SET(config_param0, 1);
  6293. config_param0 |= (1 << (cap + 1));
  6294. for (i = 0; i < HTT_PEER_STATS_MAX_TLV; i++) {
  6295. config_param1 |= (1 << i);
  6296. }
  6297. config_param2 |= (mac_addr[0] & 0x000000ff);
  6298. config_param2 |= ((mac_addr[1] << 8) & 0x0000ff00);
  6299. config_param2 |= ((mac_addr[2] << 16) & 0x00ff0000);
  6300. config_param2 |= ((mac_addr[3] << 24) & 0xff000000);
  6301. config_param3 |= (mac_addr[4] & 0x000000ff);
  6302. config_param3 |= ((mac_addr[5] << 8) & 0x0000ff00);
  6303. dp_h2t_ext_stats_msg_send(pdev, HTT_DBG_EXT_STATS_PEER_INFO,
  6304. config_param0, config_param1, config_param2,
  6305. config_param3, 0, 0, 0);
  6306. }
  6307. /* This struct definition will be removed from here
  6308. * once it get added in FW headers*/
  6309. struct httstats_cmd_req {
  6310. uint32_t config_param0;
  6311. uint32_t config_param1;
  6312. uint32_t config_param2;
  6313. uint32_t config_param3;
  6314. int cookie;
  6315. u_int8_t stats_id;
  6316. };
  6317. /*
  6318. * dp_get_htt_stats: function to process the httstas request
  6319. * @pdev_handle: DP pdev handle
  6320. * @data: pointer to request data
  6321. * @data_len: length for request data
  6322. *
  6323. * return: void
  6324. */
  6325. static void
  6326. dp_get_htt_stats(struct cdp_pdev *pdev_handle, void *data, uint32_t data_len)
  6327. {
  6328. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6329. struct httstats_cmd_req *req = (struct httstats_cmd_req *)data;
  6330. QDF_ASSERT(data_len == sizeof(struct httstats_cmd_req));
  6331. dp_h2t_ext_stats_msg_send(pdev, req->stats_id,
  6332. req->config_param0, req->config_param1,
  6333. req->config_param2, req->config_param3,
  6334. req->cookie, 0, 0);
  6335. }
  6336. /*
  6337. * dp_set_pdev_param: function to set parameters in pdev
  6338. * @pdev_handle: DP pdev handle
  6339. * @param: parameter type to be set
  6340. * @val: value of parameter to be set
  6341. *
  6342. * return: void
  6343. */
  6344. static void dp_set_pdev_param(struct cdp_pdev *pdev_handle,
  6345. enum cdp_pdev_param_type param, uint8_t val)
  6346. {
  6347. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6348. switch (param) {
  6349. case CDP_CONFIG_DEBUG_SNIFFER:
  6350. dp_config_debug_sniffer(pdev_handle, val);
  6351. break;
  6352. case CDP_CONFIG_BPR_ENABLE:
  6353. dp_set_bpr_enable(pdev_handle, val);
  6354. break;
  6355. case CDP_CONFIG_PRIMARY_RADIO:
  6356. pdev->is_primary = val;
  6357. break;
  6358. default:
  6359. break;
  6360. }
  6361. }
  6362. /*
  6363. * dp_set_vdev_param: function to set parameters in vdev
  6364. * @param: parameter type to be set
  6365. * @val: value of parameter to be set
  6366. *
  6367. * return: void
  6368. */
  6369. static void dp_set_vdev_param(struct cdp_vdev *vdev_handle,
  6370. enum cdp_vdev_param_type param, uint32_t val)
  6371. {
  6372. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6373. switch (param) {
  6374. case CDP_ENABLE_WDS:
  6375. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6376. "wds_enable %d for vdev(%p) id(%d)\n",
  6377. val, vdev, vdev->vdev_id);
  6378. vdev->wds_enabled = val;
  6379. break;
  6380. case CDP_ENABLE_NAWDS:
  6381. vdev->nawds_enabled = val;
  6382. break;
  6383. case CDP_ENABLE_MCAST_EN:
  6384. vdev->mcast_enhancement_en = val;
  6385. break;
  6386. case CDP_ENABLE_PROXYSTA:
  6387. vdev->proxysta_vdev = val;
  6388. break;
  6389. case CDP_UPDATE_TDLS_FLAGS:
  6390. vdev->tdls_link_connected = val;
  6391. break;
  6392. case CDP_CFG_WDS_AGING_TIMER:
  6393. if (val == 0)
  6394. qdf_timer_stop(&vdev->pdev->soc->wds_aging_timer);
  6395. else if (val != vdev->wds_aging_timer_val)
  6396. qdf_timer_mod(&vdev->pdev->soc->wds_aging_timer, val);
  6397. vdev->wds_aging_timer_val = val;
  6398. break;
  6399. case CDP_ENABLE_AP_BRIDGE:
  6400. if (wlan_op_mode_sta != vdev->opmode)
  6401. vdev->ap_bridge_enabled = val;
  6402. else
  6403. vdev->ap_bridge_enabled = false;
  6404. break;
  6405. case CDP_ENABLE_CIPHER:
  6406. vdev->sec_type = val;
  6407. break;
  6408. case CDP_ENABLE_QWRAP_ISOLATION:
  6409. vdev->isolation_vdev = val;
  6410. break;
  6411. default:
  6412. break;
  6413. }
  6414. dp_tx_vdev_update_search_flags(vdev);
  6415. }
  6416. /**
  6417. * dp_peer_set_nawds: set nawds bit in peer
  6418. * @peer_handle: pointer to peer
  6419. * @value: enable/disable nawds
  6420. *
  6421. * return: void
  6422. */
  6423. static void dp_peer_set_nawds(struct cdp_peer *peer_handle, uint8_t value)
  6424. {
  6425. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6426. peer->nawds_enabled = value;
  6427. }
  6428. /*
  6429. * dp_set_vdev_dscp_tid_map_wifi3(): Update Map ID selected for particular vdev
  6430. * @vdev_handle: DP_VDEV handle
  6431. * @map_id:ID of map that needs to be updated
  6432. *
  6433. * Return: void
  6434. */
  6435. static void dp_set_vdev_dscp_tid_map_wifi3(struct cdp_vdev *vdev_handle,
  6436. uint8_t map_id)
  6437. {
  6438. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6439. vdev->dscp_tid_map_id = map_id;
  6440. return;
  6441. }
  6442. /* dp_txrx_get_pdev_stats - Returns cdp_pdev_stats
  6443. * @peer_handle: DP pdev handle
  6444. *
  6445. * return : cdp_pdev_stats pointer
  6446. */
  6447. static struct cdp_pdev_stats*
  6448. dp_txrx_get_pdev_stats(struct cdp_pdev *pdev_handle)
  6449. {
  6450. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6451. dp_aggregate_pdev_stats(pdev);
  6452. return &pdev->stats;
  6453. }
  6454. /* dp_txrx_get_peer_stats - will return cdp_peer_stats
  6455. * @peer_handle: DP_PEER handle
  6456. *
  6457. * return : cdp_peer_stats pointer
  6458. */
  6459. static struct cdp_peer_stats*
  6460. dp_txrx_get_peer_stats(struct cdp_peer *peer_handle)
  6461. {
  6462. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6463. qdf_assert(peer);
  6464. return &peer->stats;
  6465. }
  6466. /* dp_txrx_reset_peer_stats - reset cdp_peer_stats for particular peer
  6467. * @peer_handle: DP_PEER handle
  6468. *
  6469. * return : void
  6470. */
  6471. static void dp_txrx_reset_peer_stats(struct cdp_peer *peer_handle)
  6472. {
  6473. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  6474. qdf_assert(peer);
  6475. qdf_mem_set(&peer->stats, sizeof(peer->stats), 0);
  6476. }
  6477. /* dp_txrx_get_vdev_stats - Update buffer with cdp_vdev_stats
  6478. * @vdev_handle: DP_VDEV handle
  6479. * @buf: buffer for vdev stats
  6480. *
  6481. * return : int
  6482. */
  6483. static int dp_txrx_get_vdev_stats(struct cdp_vdev *vdev_handle, void *buf,
  6484. bool is_aggregate)
  6485. {
  6486. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6487. struct cdp_vdev_stats *vdev_stats = (struct cdp_vdev_stats *)buf;
  6488. if (is_aggregate)
  6489. dp_aggregate_vdev_stats(vdev, buf);
  6490. else
  6491. qdf_mem_copy(vdev_stats, &vdev->stats, sizeof(vdev->stats));
  6492. return 0;
  6493. }
  6494. /*
  6495. * dp_get_total_per(): get total per
  6496. * @pdev_handle: DP_PDEV handle
  6497. *
  6498. * Return: % error rate using retries per packet and success packets
  6499. */
  6500. static int dp_get_total_per(struct cdp_pdev *pdev_handle)
  6501. {
  6502. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6503. dp_aggregate_pdev_stats(pdev);
  6504. if ((pdev->stats.tx.tx_success.num + pdev->stats.tx.retries) == 0)
  6505. return 0;
  6506. return ((pdev->stats.tx.retries * 100) /
  6507. ((pdev->stats.tx.tx_success.num) + (pdev->stats.tx.retries)));
  6508. }
  6509. /*
  6510. * dp_txrx_stats_publish(): publish pdev stats into a buffer
  6511. * @pdev_handle: DP_PDEV handle
  6512. * @buf: to hold pdev_stats
  6513. *
  6514. * Return: int
  6515. */
  6516. static int
  6517. dp_txrx_stats_publish(struct cdp_pdev *pdev_handle, void *buf)
  6518. {
  6519. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6520. struct cdp_pdev_stats *buffer = (struct cdp_pdev_stats *) buf;
  6521. struct cdp_txrx_stats_req req = {0,};
  6522. dp_aggregate_pdev_stats(pdev);
  6523. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_TX;
  6524. req.cookie_val = 1;
  6525. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6526. req.param1, req.param2, req.param3, 0,
  6527. req.cookie_val, 0);
  6528. msleep(DP_MAX_SLEEP_TIME);
  6529. req.stats = (enum cdp_stats)HTT_DBG_EXT_STATS_PDEV_RX;
  6530. req.cookie_val = 1;
  6531. dp_h2t_ext_stats_msg_send(pdev, req.stats, req.param0,
  6532. req.param1, req.param2, req.param3, 0,
  6533. req.cookie_val, 0);
  6534. msleep(DP_MAX_SLEEP_TIME);
  6535. qdf_mem_copy(buffer, &pdev->stats, sizeof(pdev->stats));
  6536. return TXRX_STATS_LEVEL;
  6537. }
  6538. /**
  6539. * dp_set_pdev_dscp_tid_map_wifi3(): update dscp tid map in pdev
  6540. * @pdev: DP_PDEV handle
  6541. * @map_id: ID of map that needs to be updated
  6542. * @tos: index value in map
  6543. * @tid: tid value passed by the user
  6544. *
  6545. * Return: void
  6546. */
  6547. static void dp_set_pdev_dscp_tid_map_wifi3(struct cdp_pdev *pdev_handle,
  6548. uint8_t map_id, uint8_t tos, uint8_t tid)
  6549. {
  6550. uint8_t dscp;
  6551. struct dp_pdev *pdev = (struct dp_pdev *) pdev_handle;
  6552. struct dp_soc *soc = pdev->soc;
  6553. if (!soc)
  6554. return;
  6555. dscp = (tos >> DP_IP_DSCP_SHIFT) & DP_IP_DSCP_MASK;
  6556. pdev->dscp_tid_map[map_id][dscp] = tid;
  6557. if (map_id < soc->num_hw_dscp_tid_map)
  6558. hal_tx_update_dscp_tid(soc->hal_soc, tid,
  6559. map_id, dscp);
  6560. return;
  6561. }
  6562. /**
  6563. * dp_hmmc_tid_override_en_wifi3(): Function to enable hmmc tid override.
  6564. * @pdev_handle: pdev handle
  6565. * @val: hmmc-dscp flag value
  6566. *
  6567. * Return: void
  6568. */
  6569. static void dp_hmmc_tid_override_en_wifi3(struct cdp_pdev *pdev_handle,
  6570. bool val)
  6571. {
  6572. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6573. pdev->hmmc_tid_override_en = val;
  6574. }
  6575. /**
  6576. * dp_set_hmmc_tid_val_wifi3(): Function to set hmmc tid value.
  6577. * @pdev_handle: pdev handle
  6578. * @tid: tid value
  6579. *
  6580. * Return: void
  6581. */
  6582. static void dp_set_hmmc_tid_val_wifi3(struct cdp_pdev *pdev_handle,
  6583. uint8_t tid)
  6584. {
  6585. struct dp_pdev *pdev = (struct dp_pdev *)pdev_handle;
  6586. pdev->hmmc_tid = tid;
  6587. }
  6588. /**
  6589. * dp_fw_stats_process(): Process TxRX FW stats request
  6590. * @vdev_handle: DP VDEV handle
  6591. * @req: stats request
  6592. *
  6593. * return: int
  6594. */
  6595. static int dp_fw_stats_process(struct cdp_vdev *vdev_handle,
  6596. struct cdp_txrx_stats_req *req)
  6597. {
  6598. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6599. struct dp_pdev *pdev = NULL;
  6600. uint32_t stats = req->stats;
  6601. uint8_t mac_id = req->mac_id;
  6602. if (!vdev) {
  6603. DP_TRACE(NONE, "VDEV not found");
  6604. return 1;
  6605. }
  6606. pdev = vdev->pdev;
  6607. /*
  6608. * For HTT_DBG_EXT_STATS_RESET command, FW need to config
  6609. * from param0 to param3 according to below rule:
  6610. *
  6611. * PARAM:
  6612. * - config_param0 : start_offset (stats type)
  6613. * - config_param1 : stats bmask from start offset
  6614. * - config_param2 : stats bmask from start offset + 32
  6615. * - config_param3 : stats bmask from start offset + 64
  6616. */
  6617. if (req->stats == CDP_TXRX_STATS_0) {
  6618. req->param0 = HTT_DBG_EXT_STATS_PDEV_TX;
  6619. req->param1 = 0xFFFFFFFF;
  6620. req->param2 = 0xFFFFFFFF;
  6621. req->param3 = 0xFFFFFFFF;
  6622. } else if (req->stats == (uint8_t)HTT_DBG_EXT_STATS_PDEV_TX_MU) {
  6623. req->param0 = HTT_DBG_EXT_STATS_SET_VDEV_MASK(vdev->vdev_id);
  6624. }
  6625. return dp_h2t_ext_stats_msg_send(pdev, stats, req->param0,
  6626. req->param1, req->param2, req->param3,
  6627. 0, 0, mac_id);
  6628. }
  6629. /**
  6630. * dp_txrx_stats_request - function to map to firmware and host stats
  6631. * @vdev: virtual handle
  6632. * @req: stats request
  6633. *
  6634. * Return: QDF_STATUS
  6635. */
  6636. static
  6637. QDF_STATUS dp_txrx_stats_request(struct cdp_vdev *vdev,
  6638. struct cdp_txrx_stats_req *req)
  6639. {
  6640. int host_stats;
  6641. int fw_stats;
  6642. enum cdp_stats stats;
  6643. int num_stats;
  6644. if (!vdev || !req) {
  6645. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6646. "Invalid vdev/req instance");
  6647. return QDF_STATUS_E_INVAL;
  6648. }
  6649. stats = req->stats;
  6650. if (stats >= CDP_TXRX_MAX_STATS)
  6651. return QDF_STATUS_E_INVAL;
  6652. /*
  6653. * DP_CURR_FW_STATS_AVAIL: no of FW stats currently available
  6654. * has to be updated if new FW HTT stats added
  6655. */
  6656. if (stats > CDP_TXRX_STATS_HTT_MAX)
  6657. stats = stats + DP_CURR_FW_STATS_AVAIL - DP_HTT_DBG_EXT_STATS_MAX;
  6658. num_stats = QDF_ARRAY_SIZE(dp_stats_mapping_table);
  6659. if (stats >= num_stats) {
  6660. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6661. "%s: Invalid stats option: %d", __func__, stats);
  6662. return QDF_STATUS_E_INVAL;
  6663. }
  6664. req->stats = stats;
  6665. fw_stats = dp_stats_mapping_table[stats][STATS_FW];
  6666. host_stats = dp_stats_mapping_table[stats][STATS_HOST];
  6667. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6668. "stats: %u fw_stats_type: %d host_stats: %d",
  6669. stats, fw_stats, host_stats);
  6670. if (fw_stats != TXRX_FW_STATS_INVALID) {
  6671. /* update request with FW stats type */
  6672. req->stats = fw_stats;
  6673. return dp_fw_stats_process(vdev, req);
  6674. }
  6675. if ((host_stats != TXRX_HOST_STATS_INVALID) &&
  6676. (host_stats <= TXRX_HOST_STATS_MAX))
  6677. return dp_print_host_stats(vdev, req);
  6678. else
  6679. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  6680. "Wrong Input for TxRx Stats");
  6681. return QDF_STATUS_SUCCESS;
  6682. }
  6683. /*
  6684. * dp_print_napi_stats(): NAPI stats
  6685. * @soc - soc handle
  6686. */
  6687. static void dp_print_napi_stats(struct dp_soc *soc)
  6688. {
  6689. hif_print_napi_stats(soc->hif_handle);
  6690. }
  6691. /*
  6692. * dp_print_per_ring_stats(): Packet count per ring
  6693. * @soc - soc handle
  6694. */
  6695. static void dp_print_per_ring_stats(struct dp_soc *soc)
  6696. {
  6697. uint8_t ring;
  6698. uint16_t core;
  6699. uint64_t total_packets;
  6700. DP_TRACE_STATS(INFO_HIGH, "Reo packets per ring:");
  6701. for (ring = 0; ring < MAX_REO_DEST_RINGS; ring++) {
  6702. total_packets = 0;
  6703. DP_TRACE_STATS(INFO_HIGH,
  6704. "Packets on ring %u:", ring);
  6705. for (core = 0; core < NR_CPUS; core++) {
  6706. DP_TRACE_STATS(INFO_HIGH,
  6707. "Packets arriving on core %u: %llu",
  6708. core,
  6709. soc->stats.rx.ring_packets[core][ring]);
  6710. total_packets += soc->stats.rx.ring_packets[core][ring];
  6711. }
  6712. DP_TRACE_STATS(INFO_HIGH,
  6713. "Total packets on ring %u: %llu",
  6714. ring, total_packets);
  6715. }
  6716. }
  6717. /*
  6718. * dp_txrx_path_stats() - Function to display dump stats
  6719. * @soc - soc handle
  6720. *
  6721. * return: none
  6722. */
  6723. static void dp_txrx_path_stats(struct dp_soc *soc)
  6724. {
  6725. uint8_t error_code;
  6726. uint8_t loop_pdev;
  6727. struct dp_pdev *pdev;
  6728. uint8_t i;
  6729. if (!soc) {
  6730. DP_TRACE(ERROR, "%s: Invalid access",
  6731. __func__);
  6732. return;
  6733. }
  6734. for (loop_pdev = 0; loop_pdev < soc->pdev_count; loop_pdev++) {
  6735. pdev = soc->pdev_list[loop_pdev];
  6736. dp_aggregate_pdev_stats(pdev);
  6737. DP_TRACE_STATS(INFO_HIGH, "Tx path Statistics:");
  6738. DP_TRACE_STATS(INFO_HIGH, "from stack: %u msdus (%llu bytes)",
  6739. pdev->stats.tx_i.rcvd.num,
  6740. pdev->stats.tx_i.rcvd.bytes);
  6741. DP_TRACE_STATS(INFO_HIGH,
  6742. "processed from host: %u msdus (%llu bytes)",
  6743. pdev->stats.tx_i.processed.num,
  6744. pdev->stats.tx_i.processed.bytes);
  6745. DP_TRACE_STATS(INFO_HIGH,
  6746. "successfully transmitted: %u msdus (%llu bytes)",
  6747. pdev->stats.tx.tx_success.num,
  6748. pdev->stats.tx.tx_success.bytes);
  6749. DP_TRACE_STATS(INFO_HIGH, "Dropped in host:");
  6750. DP_TRACE_STATS(INFO_HIGH, "Total packets dropped: %u,",
  6751. pdev->stats.tx_i.dropped.dropped_pkt.num);
  6752. DP_TRACE_STATS(INFO_HIGH, "Descriptor not available: %u",
  6753. pdev->stats.tx_i.dropped.desc_na.num);
  6754. DP_TRACE_STATS(INFO_HIGH, "Ring full: %u",
  6755. pdev->stats.tx_i.dropped.ring_full);
  6756. DP_TRACE_STATS(INFO_HIGH, "Enqueue fail: %u",
  6757. pdev->stats.tx_i.dropped.enqueue_fail);
  6758. DP_TRACE_STATS(INFO_HIGH, "DMA Error: %u",
  6759. pdev->stats.tx_i.dropped.dma_error);
  6760. DP_TRACE_STATS(INFO_HIGH, "Dropped in hardware:");
  6761. DP_TRACE_STATS(INFO_HIGH, "total packets dropped: %u",
  6762. pdev->stats.tx.tx_failed);
  6763. DP_TRACE_STATS(INFO_HIGH, "mpdu age out: %u",
  6764. pdev->stats.tx.dropped.age_out);
  6765. DP_TRACE_STATS(INFO_HIGH, "firmware removed packets: %u",
  6766. pdev->stats.tx.dropped.fw_rem.num);
  6767. DP_TRACE_STATS(INFO_HIGH, "firmware removed bytes: %llu",
  6768. pdev->stats.tx.dropped.fw_rem.bytes);
  6769. DP_TRACE_STATS(INFO_HIGH, "firmware removed tx: %u",
  6770. pdev->stats.tx.dropped.fw_rem_tx);
  6771. DP_TRACE_STATS(INFO_HIGH, "firmware removed notx %u",
  6772. pdev->stats.tx.dropped.fw_rem_notx);
  6773. DP_TRACE_STATS(INFO_HIGH, "peer_invalid: %u",
  6774. pdev->soc->stats.tx.tx_invalid_peer.num);
  6775. DP_TRACE_STATS(INFO_HIGH, "Tx packets sent per interrupt:");
  6776. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6777. pdev->stats.tx_comp_histogram.pkts_1);
  6778. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6779. pdev->stats.tx_comp_histogram.pkts_2_20);
  6780. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6781. pdev->stats.tx_comp_histogram.pkts_21_40);
  6782. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6783. pdev->stats.tx_comp_histogram.pkts_41_60);
  6784. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6785. pdev->stats.tx_comp_histogram.pkts_61_80);
  6786. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6787. pdev->stats.tx_comp_histogram.pkts_81_100);
  6788. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6789. pdev->stats.tx_comp_histogram.pkts_101_200);
  6790. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6791. pdev->stats.tx_comp_histogram.pkts_201_plus);
  6792. DP_TRACE_STATS(INFO_HIGH, "Rx path statistics");
  6793. DP_TRACE_STATS(INFO_HIGH,
  6794. "delivered %u msdus ( %llu bytes),",
  6795. pdev->stats.rx.to_stack.num,
  6796. pdev->stats.rx.to_stack.bytes);
  6797. for (i = 0; i < CDP_MAX_RX_RINGS; i++)
  6798. DP_TRACE_STATS(INFO_HIGH,
  6799. "received on reo[%d] %u msdus( %llu bytes),",
  6800. i, pdev->stats.rx.rcvd_reo[i].num,
  6801. pdev->stats.rx.rcvd_reo[i].bytes);
  6802. DP_TRACE_STATS(INFO_HIGH,
  6803. "intra-bss packets %u msdus ( %llu bytes),",
  6804. pdev->stats.rx.intra_bss.pkts.num,
  6805. pdev->stats.rx.intra_bss.pkts.bytes);
  6806. DP_TRACE_STATS(INFO_HIGH,
  6807. "intra-bss fails %u msdus ( %llu bytes),",
  6808. pdev->stats.rx.intra_bss.fail.num,
  6809. pdev->stats.rx.intra_bss.fail.bytes);
  6810. DP_TRACE_STATS(INFO_HIGH,
  6811. "raw packets %u msdus ( %llu bytes),",
  6812. pdev->stats.rx.raw.num,
  6813. pdev->stats.rx.raw.bytes);
  6814. DP_TRACE_STATS(INFO_HIGH, "dropped: error %u msdus",
  6815. pdev->stats.rx.err.mic_err);
  6816. DP_TRACE_STATS(INFO_HIGH, "peer invalid %u",
  6817. pdev->soc->stats.rx.err.rx_invalid_peer.num);
  6818. DP_TRACE_STATS(INFO_HIGH, "Reo Statistics");
  6819. DP_TRACE_STATS(INFO_HIGH, "rbm error: %u msdus",
  6820. pdev->soc->stats.rx.err.invalid_rbm);
  6821. DP_TRACE_STATS(INFO_HIGH, "hal ring access fail: %u msdus",
  6822. pdev->soc->stats.rx.err.hal_ring_access_fail);
  6823. for (error_code = 0; error_code < HAL_REO_ERR_MAX;
  6824. error_code++) {
  6825. if (!pdev->soc->stats.rx.err.reo_error[error_code])
  6826. continue;
  6827. DP_TRACE_STATS(INFO_HIGH,
  6828. "Reo error number (%u): %u msdus",
  6829. error_code,
  6830. pdev->soc->stats.rx.err
  6831. .reo_error[error_code]);
  6832. }
  6833. for (error_code = 0; error_code < HAL_RXDMA_ERR_MAX;
  6834. error_code++) {
  6835. if (!pdev->soc->stats.rx.err.rxdma_error[error_code])
  6836. continue;
  6837. DP_TRACE_STATS(INFO_HIGH,
  6838. "Rxdma error number (%u): %u msdus",
  6839. error_code,
  6840. pdev->soc->stats.rx.err
  6841. .rxdma_error[error_code]);
  6842. }
  6843. DP_TRACE_STATS(INFO_HIGH, "Rx packets reaped per interrupt:");
  6844. DP_TRACE_STATS(INFO_HIGH, "Single Packet: %u",
  6845. pdev->stats.rx_ind_histogram.pkts_1);
  6846. DP_TRACE_STATS(INFO_HIGH, "2-20 Packets: %u",
  6847. pdev->stats.rx_ind_histogram.pkts_2_20);
  6848. DP_TRACE_STATS(INFO_HIGH, "21-40 Packets: %u",
  6849. pdev->stats.rx_ind_histogram.pkts_21_40);
  6850. DP_TRACE_STATS(INFO_HIGH, "41-60 Packets: %u",
  6851. pdev->stats.rx_ind_histogram.pkts_41_60);
  6852. DP_TRACE_STATS(INFO_HIGH, "61-80 Packets: %u",
  6853. pdev->stats.rx_ind_histogram.pkts_61_80);
  6854. DP_TRACE_STATS(INFO_HIGH, "81-100 Packets: %u",
  6855. pdev->stats.rx_ind_histogram.pkts_81_100);
  6856. DP_TRACE_STATS(INFO_HIGH, "101-200 Packets: %u",
  6857. pdev->stats.rx_ind_histogram.pkts_101_200);
  6858. DP_TRACE_STATS(INFO_HIGH, " 201+ Packets: %u",
  6859. pdev->stats.rx_ind_histogram.pkts_201_plus);
  6860. DP_TRACE_STATS(INFO_HIGH, "%s: tso_enable: %u lro_enable: %u rx_hash: %u napi_enable: %u",
  6861. __func__,
  6862. pdev->soc->wlan_cfg_ctx
  6863. ->tso_enabled,
  6864. pdev->soc->wlan_cfg_ctx
  6865. ->lro_enabled,
  6866. pdev->soc->wlan_cfg_ctx
  6867. ->rx_hash,
  6868. pdev->soc->wlan_cfg_ctx
  6869. ->napi_enabled);
  6870. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6871. DP_TRACE_STATS(INFO_HIGH, "%s: Tx flow stop queue: %u tx flow start queue offset: %u",
  6872. __func__,
  6873. pdev->soc->wlan_cfg_ctx
  6874. ->tx_flow_stop_queue_threshold,
  6875. pdev->soc->wlan_cfg_ctx
  6876. ->tx_flow_start_queue_offset);
  6877. #endif
  6878. }
  6879. }
  6880. /*
  6881. * dp_txrx_dump_stats() - Dump statistics
  6882. * @value - Statistics option
  6883. */
  6884. static QDF_STATUS dp_txrx_dump_stats(void *psoc, uint16_t value,
  6885. enum qdf_stats_verbosity_level level)
  6886. {
  6887. struct dp_soc *soc =
  6888. (struct dp_soc *)psoc;
  6889. QDF_STATUS status = QDF_STATUS_SUCCESS;
  6890. if (!soc) {
  6891. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6892. "%s: soc is NULL", __func__);
  6893. return QDF_STATUS_E_INVAL;
  6894. }
  6895. switch (value) {
  6896. case CDP_TXRX_PATH_STATS:
  6897. dp_txrx_path_stats(soc);
  6898. break;
  6899. case CDP_RX_RING_STATS:
  6900. dp_print_per_ring_stats(soc);
  6901. break;
  6902. case CDP_TXRX_TSO_STATS:
  6903. /* TODO: NOT IMPLEMENTED */
  6904. break;
  6905. case CDP_DUMP_TX_FLOW_POOL_INFO:
  6906. cdp_dump_flow_pool_info((struct cdp_soc_t *)soc);
  6907. break;
  6908. case CDP_DP_NAPI_STATS:
  6909. dp_print_napi_stats(soc);
  6910. break;
  6911. case CDP_TXRX_DESC_STATS:
  6912. /* TODO: NOT IMPLEMENTED */
  6913. break;
  6914. default:
  6915. status = QDF_STATUS_E_INVAL;
  6916. break;
  6917. }
  6918. return status;
  6919. }
  6920. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  6921. /**
  6922. * dp_update_flow_control_parameters() - API to store datapath
  6923. * config parameters
  6924. * @soc: soc handle
  6925. * @cfg: ini parameter handle
  6926. *
  6927. * Return: void
  6928. */
  6929. static inline
  6930. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6931. struct cdp_config_params *params)
  6932. {
  6933. soc->wlan_cfg_ctx->tx_flow_stop_queue_threshold =
  6934. params->tx_flow_stop_queue_threshold;
  6935. soc->wlan_cfg_ctx->tx_flow_start_queue_offset =
  6936. params->tx_flow_start_queue_offset;
  6937. }
  6938. #else
  6939. static inline
  6940. void dp_update_flow_control_parameters(struct dp_soc *soc,
  6941. struct cdp_config_params *params)
  6942. {
  6943. }
  6944. #endif
  6945. /**
  6946. * dp_update_config_parameters() - API to store datapath
  6947. * config parameters
  6948. * @soc: soc handle
  6949. * @cfg: ini parameter handle
  6950. *
  6951. * Return: status
  6952. */
  6953. static
  6954. QDF_STATUS dp_update_config_parameters(struct cdp_soc *psoc,
  6955. struct cdp_config_params *params)
  6956. {
  6957. struct dp_soc *soc = (struct dp_soc *)psoc;
  6958. if (!(soc)) {
  6959. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  6960. "%s: Invalid handle", __func__);
  6961. return QDF_STATUS_E_INVAL;
  6962. }
  6963. soc->wlan_cfg_ctx->tso_enabled = params->tso_enable;
  6964. soc->wlan_cfg_ctx->lro_enabled = params->lro_enable;
  6965. soc->wlan_cfg_ctx->rx_hash = params->flow_steering_enable;
  6966. soc->wlan_cfg_ctx->tcp_udp_checksumoffload =
  6967. params->tcp_udp_checksumoffload;
  6968. soc->wlan_cfg_ctx->napi_enabled = params->napi_enable;
  6969. soc->wlan_cfg_ctx->ipa_enabled = params->ipa_enable;
  6970. dp_update_flow_control_parameters(soc, params);
  6971. return QDF_STATUS_SUCCESS;
  6972. }
  6973. /**
  6974. * dp_txrx_set_wds_rx_policy() - API to store datapath
  6975. * config parameters
  6976. * @vdev_handle - datapath vdev handle
  6977. * @cfg: ini parameter handle
  6978. *
  6979. * Return: status
  6980. */
  6981. #ifdef WDS_VENDOR_EXTENSION
  6982. void
  6983. dp_txrx_set_wds_rx_policy(
  6984. struct cdp_vdev *vdev_handle,
  6985. u_int32_t val)
  6986. {
  6987. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  6988. struct dp_peer *peer;
  6989. if (vdev->opmode == wlan_op_mode_ap) {
  6990. /* for ap, set it on bss_peer */
  6991. TAILQ_FOREACH(peer, &vdev->peer_list, peer_list_elem) {
  6992. if (peer->bss_peer) {
  6993. peer->wds_ecm.wds_rx_filter = 1;
  6994. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  6995. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  6996. break;
  6997. }
  6998. }
  6999. } else if (vdev->opmode == wlan_op_mode_sta) {
  7000. peer = TAILQ_FIRST(&vdev->peer_list);
  7001. peer->wds_ecm.wds_rx_filter = 1;
  7002. peer->wds_ecm.wds_rx_ucast_4addr = (val & WDS_POLICY_RX_UCAST_4ADDR) ? 1:0;
  7003. peer->wds_ecm.wds_rx_mcast_4addr = (val & WDS_POLICY_RX_MCAST_4ADDR) ? 1:0;
  7004. }
  7005. }
  7006. /**
  7007. * dp_txrx_peer_wds_tx_policy_update() - API to set tx wds policy
  7008. *
  7009. * @peer_handle - datapath peer handle
  7010. * @wds_tx_ucast: policy for unicast transmission
  7011. * @wds_tx_mcast: policy for multicast transmission
  7012. *
  7013. * Return: void
  7014. */
  7015. void
  7016. dp_txrx_peer_wds_tx_policy_update(struct cdp_peer *peer_handle,
  7017. int wds_tx_ucast, int wds_tx_mcast)
  7018. {
  7019. struct dp_peer *peer = (struct dp_peer *)peer_handle;
  7020. if (wds_tx_ucast || wds_tx_mcast) {
  7021. peer->wds_enabled = 1;
  7022. peer->wds_ecm.wds_tx_ucast_4addr = wds_tx_ucast;
  7023. peer->wds_ecm.wds_tx_mcast_4addr = wds_tx_mcast;
  7024. } else {
  7025. peer->wds_enabled = 0;
  7026. peer->wds_ecm.wds_tx_ucast_4addr = 0;
  7027. peer->wds_ecm.wds_tx_mcast_4addr = 0;
  7028. }
  7029. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7030. FL("Policy Update set to :\
  7031. peer->wds_enabled %d\
  7032. peer->wds_ecm.wds_tx_ucast_4addr %d\
  7033. peer->wds_ecm.wds_tx_mcast_4addr %d"),
  7034. peer->wds_enabled, peer->wds_ecm.wds_tx_ucast_4addr,
  7035. peer->wds_ecm.wds_tx_mcast_4addr);
  7036. return;
  7037. }
  7038. #endif
  7039. static struct cdp_wds_ops dp_ops_wds = {
  7040. .vdev_set_wds = dp_vdev_set_wds,
  7041. #ifdef WDS_VENDOR_EXTENSION
  7042. .txrx_set_wds_rx_policy = dp_txrx_set_wds_rx_policy,
  7043. .txrx_wds_peer_tx_policy_update = dp_txrx_peer_wds_tx_policy_update,
  7044. #endif
  7045. };
  7046. /*
  7047. * dp_txrx_data_tx_cb_set(): set the callback for non standard tx
  7048. * @vdev_handle - datapath vdev handle
  7049. * @callback - callback function
  7050. * @ctxt: callback context
  7051. *
  7052. */
  7053. static void
  7054. dp_txrx_data_tx_cb_set(struct cdp_vdev *vdev_handle,
  7055. ol_txrx_data_tx_cb callback, void *ctxt)
  7056. {
  7057. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7058. vdev->tx_non_std_data_callback.func = callback;
  7059. vdev->tx_non_std_data_callback.ctxt = ctxt;
  7060. }
  7061. /**
  7062. * dp_pdev_get_dp_txrx_handle() - get dp handle from pdev
  7063. * @pdev_hdl: datapath pdev handle
  7064. *
  7065. * Return: opaque pointer to dp txrx handle
  7066. */
  7067. static void *dp_pdev_get_dp_txrx_handle(struct cdp_pdev *pdev_hdl)
  7068. {
  7069. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7070. return pdev->dp_txrx_handle;
  7071. }
  7072. /**
  7073. * dp_pdev_set_dp_txrx_handle() - set dp handle in pdev
  7074. * @pdev_hdl: datapath pdev handle
  7075. * @dp_txrx_hdl: opaque pointer for dp_txrx_handle
  7076. *
  7077. * Return: void
  7078. */
  7079. static void
  7080. dp_pdev_set_dp_txrx_handle(struct cdp_pdev *pdev_hdl, void *dp_txrx_hdl)
  7081. {
  7082. struct dp_pdev *pdev = (struct dp_pdev *)pdev_hdl;
  7083. pdev->dp_txrx_handle = dp_txrx_hdl;
  7084. }
  7085. /**
  7086. * dp_soc_get_dp_txrx_handle() - get context for external-dp from dp soc
  7087. * @soc_handle: datapath soc handle
  7088. *
  7089. * Return: opaque pointer to external dp (non-core DP)
  7090. */
  7091. static void *dp_soc_get_dp_txrx_handle(struct cdp_soc *soc_handle)
  7092. {
  7093. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7094. return soc->external_txrx_handle;
  7095. }
  7096. /**
  7097. * dp_soc_set_dp_txrx_handle() - set external dp handle in soc
  7098. * @soc_handle: datapath soc handle
  7099. * @txrx_handle: opaque pointer to external dp (non-core DP)
  7100. *
  7101. * Return: void
  7102. */
  7103. static void
  7104. dp_soc_set_dp_txrx_handle(struct cdp_soc *soc_handle, void *txrx_handle)
  7105. {
  7106. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7107. soc->external_txrx_handle = txrx_handle;
  7108. }
  7109. /**
  7110. * dp_get_cfg_capabilities() - get dp capabilities
  7111. * @soc_handle: datapath soc handle
  7112. * @dp_caps: enum for dp capabilities
  7113. *
  7114. * Return: bool to determine if dp caps is enabled
  7115. */
  7116. static bool
  7117. dp_get_cfg_capabilities(struct cdp_soc_t *soc_handle,
  7118. enum cdp_capabilities dp_caps)
  7119. {
  7120. struct dp_soc *soc = (struct dp_soc *)soc_handle;
  7121. return wlan_cfg_get_dp_caps(soc->wlan_cfg_ctx, dp_caps);
  7122. }
  7123. #ifdef FEATURE_AST
  7124. static void dp_peer_teardown_wifi3(struct cdp_vdev *vdev_hdl, void *peer_hdl)
  7125. {
  7126. struct dp_vdev *vdev = (struct dp_vdev *) vdev_hdl;
  7127. struct dp_peer *peer = (struct dp_peer *) peer_hdl;
  7128. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7129. /*
  7130. * For BSS peer, new peer is not created on alloc_node if the
  7131. * peer with same address already exists , instead refcnt is
  7132. * increased for existing peer. Correspondingly in delete path,
  7133. * only refcnt is decreased; and peer is only deleted , when all
  7134. * references are deleted. So delete_in_progress should not be set
  7135. * for bss_peer, unless only 2 reference remains (peer map reference
  7136. * and peer hash table reference).
  7137. */
  7138. if (peer->bss_peer && (qdf_atomic_read(&peer->ref_cnt) > 2)) {
  7139. return;
  7140. }
  7141. peer->delete_in_progress = true;
  7142. dp_peer_delete_ast_entries(soc, peer);
  7143. }
  7144. #endif
  7145. #ifdef ATH_SUPPORT_NAC_RSSI
  7146. /**
  7147. * dp_vdev_get_neighbour_rssi(): Store RSSI for configured NAC
  7148. * @vdev_hdl: DP vdev handle
  7149. * @rssi: rssi value
  7150. *
  7151. * Return: 0 for success. nonzero for failure.
  7152. */
  7153. QDF_STATUS dp_vdev_get_neighbour_rssi(struct cdp_vdev *vdev_hdl,
  7154. char *mac_addr,
  7155. uint8_t *rssi)
  7156. {
  7157. struct dp_vdev *vdev = (struct dp_vdev *)vdev_hdl;
  7158. struct dp_pdev *pdev = vdev->pdev;
  7159. struct dp_neighbour_peer *peer = NULL;
  7160. QDF_STATUS status = QDF_STATUS_E_FAILURE;
  7161. *rssi = 0;
  7162. qdf_spin_lock_bh(&pdev->neighbour_peer_mutex);
  7163. TAILQ_FOREACH(peer, &pdev->neighbour_peers_list,
  7164. neighbour_peer_list_elem) {
  7165. if (qdf_mem_cmp(&peer->neighbour_peers_macaddr.raw[0],
  7166. mac_addr, DP_MAC_ADDR_LEN) == 0) {
  7167. *rssi = peer->rssi;
  7168. status = QDF_STATUS_SUCCESS;
  7169. break;
  7170. }
  7171. }
  7172. qdf_spin_unlock_bh(&pdev->neighbour_peer_mutex);
  7173. return status;
  7174. }
  7175. static QDF_STATUS dp_config_for_nac_rssi(struct cdp_vdev *vdev_handle,
  7176. enum cdp_nac_param_cmd cmd, char *bssid, char *client_macaddr,
  7177. uint8_t chan_num)
  7178. {
  7179. struct dp_vdev *vdev = (struct dp_vdev *)vdev_handle;
  7180. struct dp_pdev *pdev = (struct dp_pdev *)vdev->pdev;
  7181. struct dp_soc *soc = (struct dp_soc *) vdev->pdev->soc;
  7182. pdev->nac_rssi_filtering = 1;
  7183. /* Store address of NAC (neighbour peer) which will be checked
  7184. * against TA of received packets.
  7185. */
  7186. if (cmd == CDP_NAC_PARAM_ADD) {
  7187. dp_update_filter_neighbour_peers(vdev_handle, DP_NAC_PARAM_ADD,
  7188. client_macaddr);
  7189. } else if (cmd == CDP_NAC_PARAM_DEL) {
  7190. dp_update_filter_neighbour_peers(vdev_handle,
  7191. DP_NAC_PARAM_DEL,
  7192. client_macaddr);
  7193. }
  7194. if (soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi)
  7195. soc->cdp_soc.ol_ops->config_bssid_in_fw_for_nac_rssi
  7196. ((void *)vdev->pdev->ctrl_pdev,
  7197. vdev->vdev_id, cmd, bssid);
  7198. return QDF_STATUS_SUCCESS;
  7199. }
  7200. #endif
  7201. static QDF_STATUS dp_peer_map_attach_wifi3(struct cdp_soc_t *soc_hdl,
  7202. uint32_t max_peers,
  7203. bool peer_map_unmap_v2)
  7204. {
  7205. struct dp_soc *soc = (struct dp_soc *)soc_hdl;
  7206. soc->max_peers = max_peers;
  7207. qdf_print ("%s max_peers %u\n", __func__, max_peers);
  7208. if (dp_peer_find_attach(soc))
  7209. return QDF_STATUS_E_FAILURE;
  7210. soc->is_peer_map_unmap_v2 = peer_map_unmap_v2;
  7211. return QDF_STATUS_SUCCESS;
  7212. }
  7213. /**
  7214. * dp_pdev_set_ctrl_pdev() - set ctrl pdev handle in dp pdev
  7215. * @dp_pdev: dp pdev handle
  7216. * @ctrl_pdev: UMAC ctrl pdev handle
  7217. *
  7218. * Return: void
  7219. */
  7220. static void dp_pdev_set_ctrl_pdev(struct cdp_pdev *dp_pdev,
  7221. struct cdp_ctrl_objmgr_pdev *ctrl_pdev)
  7222. {
  7223. struct dp_pdev *pdev = (struct dp_pdev *)dp_pdev;
  7224. pdev->ctrl_pdev = ctrl_pdev;
  7225. }
  7226. /*
  7227. * dp_get_cfg() - get dp cfg
  7228. * @soc: cdp soc handle
  7229. * @cfg: cfg enum
  7230. *
  7231. * Return: cfg value
  7232. */
  7233. static uint32_t dp_get_cfg(void *soc, enum cdp_dp_cfg cfg)
  7234. {
  7235. struct dp_soc *dpsoc = (struct dp_soc *)soc;
  7236. uint32_t value = 0;
  7237. switch (cfg) {
  7238. case cfg_dp_enable_data_stall:
  7239. value = dpsoc->wlan_cfg_ctx->enable_data_stall_detection;
  7240. break;
  7241. case cfg_dp_enable_ip_tcp_udp_checksum_offload:
  7242. value = dpsoc->wlan_cfg_ctx->tcp_udp_checksumoffload;
  7243. break;
  7244. case cfg_dp_tso_enable:
  7245. value = dpsoc->wlan_cfg_ctx->tso_enabled;
  7246. break;
  7247. case cfg_dp_lro_enable:
  7248. value = dpsoc->wlan_cfg_ctx->lro_enabled;
  7249. break;
  7250. case cfg_dp_gro_enable:
  7251. value = dpsoc->wlan_cfg_ctx->gro_enabled;
  7252. break;
  7253. case cfg_dp_tx_flow_start_queue_offset:
  7254. value = dpsoc->wlan_cfg_ctx->tx_flow_start_queue_offset;
  7255. break;
  7256. case cfg_dp_tx_flow_stop_queue_threshold:
  7257. value = dpsoc->wlan_cfg_ctx->tx_flow_stop_queue_threshold;
  7258. break;
  7259. case cfg_dp_disable_intra_bss_fwd:
  7260. value = dpsoc->wlan_cfg_ctx->disable_intra_bss_fwd;
  7261. break;
  7262. default:
  7263. value = 0;
  7264. }
  7265. return value;
  7266. }
  7267. static struct cdp_cmn_ops dp_ops_cmn = {
  7268. .txrx_soc_attach_target = dp_soc_attach_target_wifi3,
  7269. .txrx_vdev_attach = dp_vdev_attach_wifi3,
  7270. .txrx_vdev_detach = dp_vdev_detach_wifi3,
  7271. .txrx_pdev_attach = dp_pdev_attach_wifi3,
  7272. .txrx_pdev_detach = dp_pdev_detach_wifi3,
  7273. .txrx_peer_create = dp_peer_create_wifi3,
  7274. .txrx_peer_setup = dp_peer_setup_wifi3,
  7275. #ifdef FEATURE_AST
  7276. .txrx_peer_teardown = dp_peer_teardown_wifi3,
  7277. #else
  7278. .txrx_peer_teardown = NULL,
  7279. #endif
  7280. .txrx_peer_add_ast = dp_peer_add_ast_wifi3,
  7281. .txrx_peer_del_ast = dp_peer_del_ast_wifi3,
  7282. .txrx_peer_update_ast = dp_peer_update_ast_wifi3,
  7283. .txrx_peer_ast_hash_find_soc = dp_peer_ast_hash_find_soc_wifi3,
  7284. .txrx_peer_ast_hash_find_by_pdevid =
  7285. dp_peer_ast_hash_find_by_pdevid_wifi3,
  7286. .txrx_peer_ast_get_pdev_id = dp_peer_ast_get_pdev_id_wifi3,
  7287. .txrx_peer_ast_get_next_hop = dp_peer_ast_get_next_hop_wifi3,
  7288. .txrx_peer_ast_set_type = dp_peer_ast_set_type_wifi3,
  7289. .txrx_peer_ast_get_type = dp_peer_ast_get_type_wifi3,
  7290. .txrx_peer_ast_get_peer = dp_peer_ast_get_peer_wifi3,
  7291. .txrx_peer_ast_get_nexthop_peer_id =
  7292. dp_peer_ast_get_nexhop_peer_id_wifi3,
  7293. #if defined(FEATURE_AST) && defined(AST_HKV1_WORKAROUND)
  7294. .txrx_peer_ast_set_cp_ctx = dp_peer_ast_set_cp_ctx_wifi3,
  7295. .txrx_peer_ast_get_cp_ctx = dp_peer_ast_get_cp_ctx_wifi3,
  7296. .txrx_peer_ast_get_wmi_sent = dp_peer_ast_get_wmi_sent_wifi3,
  7297. .txrx_peer_ast_free_entry = dp_peer_ast_free_entry_wifi3,
  7298. #endif
  7299. .txrx_peer_delete = dp_peer_delete_wifi3,
  7300. .txrx_vdev_register = dp_vdev_register_wifi3,
  7301. .txrx_soc_detach = dp_soc_detach_wifi3,
  7302. .txrx_get_vdev_mac_addr = dp_get_vdev_mac_addr_wifi3,
  7303. .txrx_get_vdev_from_vdev_id = dp_get_vdev_from_vdev_id_wifi3,
  7304. .txrx_get_ctrl_pdev_from_vdev = dp_get_ctrl_pdev_from_vdev_wifi3,
  7305. .txrx_ath_getstats = dp_get_device_stats,
  7306. .addba_requestprocess = dp_addba_requestprocess_wifi3,
  7307. .addba_responsesetup = dp_addba_responsesetup_wifi3,
  7308. .addba_resp_tx_completion = dp_addba_resp_tx_completion_wifi3,
  7309. .delba_process = dp_delba_process_wifi3,
  7310. .set_addba_response = dp_set_addba_response,
  7311. .get_peer_mac_addr_frm_id = dp_get_peer_mac_addr_frm_id,
  7312. .flush_cache_rx_queue = NULL,
  7313. /* TODO: get API's for dscp-tid need to be added*/
  7314. .set_vdev_dscp_tid_map = dp_set_vdev_dscp_tid_map_wifi3,
  7315. .set_pdev_dscp_tid_map = dp_set_pdev_dscp_tid_map_wifi3,
  7316. .hmmc_tid_override_en = dp_hmmc_tid_override_en_wifi3,
  7317. .set_hmmc_tid_val = dp_set_hmmc_tid_val_wifi3,
  7318. .txrx_get_total_per = dp_get_total_per,
  7319. .txrx_stats_request = dp_txrx_stats_request,
  7320. .txrx_set_monitor_mode = dp_vdev_set_monitor_mode,
  7321. .txrx_get_pdev_id_frm_pdev = dp_get_pdev_id_frm_pdev,
  7322. .txrx_pdev_set_chan_noise_floor = dp_pdev_set_chan_noise_floor,
  7323. .txrx_set_nac = dp_set_nac,
  7324. .txrx_get_tx_pending = dp_get_tx_pending,
  7325. .txrx_set_pdev_tx_capture = dp_config_debug_sniffer,
  7326. .txrx_get_peer_mac_from_peer_id = dp_get_peer_mac_from_peer_id,
  7327. .display_stats = dp_txrx_dump_stats,
  7328. .txrx_soc_set_nss_cfg = dp_soc_set_nss_cfg_wifi3,
  7329. .txrx_soc_get_nss_cfg = dp_soc_get_nss_cfg_wifi3,
  7330. .txrx_intr_attach = dp_soc_interrupt_attach_wrapper,
  7331. .txrx_intr_detach = dp_soc_interrupt_detach,
  7332. .set_pn_check = dp_set_pn_check_wifi3,
  7333. .update_config_parameters = dp_update_config_parameters,
  7334. /* TODO: Add other functions */
  7335. .txrx_data_tx_cb_set = dp_txrx_data_tx_cb_set,
  7336. .get_dp_txrx_handle = dp_pdev_get_dp_txrx_handle,
  7337. .set_dp_txrx_handle = dp_pdev_set_dp_txrx_handle,
  7338. .get_soc_dp_txrx_handle = dp_soc_get_dp_txrx_handle,
  7339. .set_soc_dp_txrx_handle = dp_soc_set_dp_txrx_handle,
  7340. .txrx_set_ba_aging_timeout = dp_set_ba_aging_timeout,
  7341. .txrx_get_ba_aging_timeout = dp_get_ba_aging_timeout,
  7342. .tx_send = dp_tx_send,
  7343. .txrx_peer_reset_ast = dp_wds_reset_ast_wifi3,
  7344. .txrx_peer_reset_ast_table = dp_wds_reset_ast_table_wifi3,
  7345. .txrx_peer_flush_ast_table = dp_wds_flush_ast_table_wifi3,
  7346. .txrx_peer_map_attach = dp_peer_map_attach_wifi3,
  7347. .txrx_pdev_set_ctrl_pdev = dp_pdev_set_ctrl_pdev,
  7348. .txrx_get_os_rx_handles_from_vdev =
  7349. dp_get_os_rx_handles_from_vdev_wifi3,
  7350. .delba_tx_completion = dp_delba_tx_completion_wifi3,
  7351. .get_dp_capabilities = dp_get_cfg_capabilities,
  7352. .txrx_get_cfg = dp_get_cfg,
  7353. };
  7354. static struct cdp_ctrl_ops dp_ops_ctrl = {
  7355. .txrx_peer_authorize = dp_peer_authorize,
  7356. .txrx_set_vdev_rx_decap_type = dp_set_vdev_rx_decap_type,
  7357. .txrx_set_tx_encap_type = dp_set_vdev_tx_encap_type,
  7358. #ifdef MESH_MODE_SUPPORT
  7359. .txrx_set_mesh_mode = dp_peer_set_mesh_mode,
  7360. .txrx_set_mesh_rx_filter = dp_peer_set_mesh_rx_filter,
  7361. #endif
  7362. .txrx_set_vdev_param = dp_set_vdev_param,
  7363. .txrx_peer_set_nawds = dp_peer_set_nawds,
  7364. .txrx_set_pdev_reo_dest = dp_set_pdev_reo_dest,
  7365. .txrx_get_pdev_reo_dest = dp_get_pdev_reo_dest,
  7366. .txrx_set_filter_neighbour_peers = dp_set_filter_neighbour_peers,
  7367. .txrx_update_filter_neighbour_peers =
  7368. dp_update_filter_neighbour_peers,
  7369. .txrx_get_sec_type = dp_get_sec_type,
  7370. /* TODO: Add other functions */
  7371. .txrx_wdi_event_sub = dp_wdi_event_sub,
  7372. .txrx_wdi_event_unsub = dp_wdi_event_unsub,
  7373. #ifdef WDI_EVENT_ENABLE
  7374. .txrx_get_pldev = dp_get_pldev,
  7375. #endif
  7376. .txrx_set_pdev_param = dp_set_pdev_param,
  7377. #ifdef ATH_SUPPORT_NAC_RSSI
  7378. .txrx_vdev_config_for_nac_rssi = dp_config_for_nac_rssi,
  7379. .txrx_vdev_get_neighbour_rssi = dp_vdev_get_neighbour_rssi,
  7380. #endif
  7381. .set_key = dp_set_michael_key,
  7382. };
  7383. static struct cdp_me_ops dp_ops_me = {
  7384. #ifdef ATH_SUPPORT_IQUE
  7385. .tx_me_alloc_descriptor = dp_tx_me_alloc_descriptor,
  7386. .tx_me_free_descriptor = dp_tx_me_free_descriptor,
  7387. .tx_me_convert_ucast = dp_tx_me_send_convert_ucast,
  7388. #endif
  7389. .tx_me_find_ast_entry = NULL,
  7390. };
  7391. static struct cdp_mon_ops dp_ops_mon = {
  7392. .txrx_monitor_set_filter_ucast_data = NULL,
  7393. .txrx_monitor_set_filter_mcast_data = NULL,
  7394. .txrx_monitor_set_filter_non_data = NULL,
  7395. .txrx_monitor_get_filter_ucast_data = dp_vdev_get_filter_ucast_data,
  7396. .txrx_monitor_get_filter_mcast_data = dp_vdev_get_filter_mcast_data,
  7397. .txrx_monitor_get_filter_non_data = dp_vdev_get_filter_non_data,
  7398. .txrx_reset_monitor_mode = dp_reset_monitor_mode,
  7399. /* Added support for HK advance filter */
  7400. .txrx_set_advance_monitor_filter = dp_pdev_set_advance_monitor_filter,
  7401. };
  7402. static struct cdp_host_stats_ops dp_ops_host_stats = {
  7403. .txrx_per_peer_stats = dp_get_host_peer_stats,
  7404. .get_fw_peer_stats = dp_get_fw_peer_stats,
  7405. .get_htt_stats = dp_get_htt_stats,
  7406. .txrx_enable_enhanced_stats = dp_enable_enhanced_stats,
  7407. .txrx_disable_enhanced_stats = dp_disable_enhanced_stats,
  7408. .txrx_stats_publish = dp_txrx_stats_publish,
  7409. .txrx_get_vdev_stats = dp_txrx_get_vdev_stats,
  7410. .txrx_get_peer_stats = dp_txrx_get_peer_stats,
  7411. .txrx_reset_peer_stats = dp_txrx_reset_peer_stats,
  7412. .txrx_get_pdev_stats = dp_txrx_get_pdev_stats,
  7413. /* TODO */
  7414. };
  7415. static struct cdp_raw_ops dp_ops_raw = {
  7416. /* TODO */
  7417. };
  7418. #ifdef CONFIG_WIN
  7419. static struct cdp_pflow_ops dp_ops_pflow = {
  7420. /* TODO */
  7421. };
  7422. #endif /* CONFIG_WIN */
  7423. #ifdef FEATURE_RUNTIME_PM
  7424. /**
  7425. * dp_runtime_suspend() - ensure DP is ready to runtime suspend
  7426. * @opaque_pdev: DP pdev context
  7427. *
  7428. * DP is ready to runtime suspend if there are no pending TX packets.
  7429. *
  7430. * Return: QDF_STATUS
  7431. */
  7432. static QDF_STATUS dp_runtime_suspend(struct cdp_pdev *opaque_pdev)
  7433. {
  7434. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7435. struct dp_soc *soc = pdev->soc;
  7436. /* Abort if there are any pending TX packets */
  7437. if (dp_get_tx_pending(opaque_pdev) > 0) {
  7438. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_INFO,
  7439. FL("Abort suspend due to pending TX packets"));
  7440. return QDF_STATUS_E_AGAIN;
  7441. }
  7442. if (soc->intr_mode == DP_INTR_POLL)
  7443. qdf_timer_stop(&soc->int_timer);
  7444. return QDF_STATUS_SUCCESS;
  7445. }
  7446. /**
  7447. * dp_runtime_resume() - ensure DP is ready to runtime resume
  7448. * @opaque_pdev: DP pdev context
  7449. *
  7450. * Resume DP for runtime PM.
  7451. *
  7452. * Return: QDF_STATUS
  7453. */
  7454. static QDF_STATUS dp_runtime_resume(struct cdp_pdev *opaque_pdev)
  7455. {
  7456. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7457. struct dp_soc *soc = pdev->soc;
  7458. void *hal_srng;
  7459. int i;
  7460. if (soc->intr_mode == DP_INTR_POLL)
  7461. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7462. for (i = 0; i < MAX_TCL_DATA_RINGS; i++) {
  7463. hal_srng = soc->tcl_data_ring[i].hal_srng;
  7464. if (hal_srng) {
  7465. /* We actually only need to acquire the lock */
  7466. hal_srng_access_start(soc->hal_soc, hal_srng);
  7467. /* Update SRC ring head pointer for HW to send
  7468. all pending packets */
  7469. hal_srng_access_end(soc->hal_soc, hal_srng);
  7470. }
  7471. }
  7472. return QDF_STATUS_SUCCESS;
  7473. }
  7474. #endif /* FEATURE_RUNTIME_PM */
  7475. static QDF_STATUS dp_bus_suspend(struct cdp_pdev *opaque_pdev)
  7476. {
  7477. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7478. struct dp_soc *soc = pdev->soc;
  7479. if (soc->intr_mode == DP_INTR_POLL)
  7480. qdf_timer_stop(&soc->int_timer);
  7481. return QDF_STATUS_SUCCESS;
  7482. }
  7483. static QDF_STATUS dp_bus_resume(struct cdp_pdev *opaque_pdev)
  7484. {
  7485. struct dp_pdev *pdev = (struct dp_pdev *)opaque_pdev;
  7486. struct dp_soc *soc = pdev->soc;
  7487. if (soc->intr_mode == DP_INTR_POLL)
  7488. qdf_timer_mod(&soc->int_timer, DP_INTR_POLL_TIMER_MS);
  7489. return QDF_STATUS_SUCCESS;
  7490. }
  7491. #ifndef CONFIG_WIN
  7492. static struct cdp_misc_ops dp_ops_misc = {
  7493. .tx_non_std = dp_tx_non_std,
  7494. .get_opmode = dp_get_opmode,
  7495. #ifdef FEATURE_RUNTIME_PM
  7496. .runtime_suspend = dp_runtime_suspend,
  7497. .runtime_resume = dp_runtime_resume,
  7498. #endif /* FEATURE_RUNTIME_PM */
  7499. .pkt_log_init = dp_pkt_log_init,
  7500. .pkt_log_con_service = dp_pkt_log_con_service,
  7501. };
  7502. static struct cdp_flowctl_ops dp_ops_flowctl = {
  7503. /* WIFI 3.0 DP implement as required. */
  7504. #ifdef QCA_LL_TX_FLOW_CONTROL_V2
  7505. .flow_pool_map_handler = dp_tx_flow_pool_map,
  7506. .flow_pool_unmap_handler = dp_tx_flow_pool_unmap,
  7507. .register_pause_cb = dp_txrx_register_pause_cb,
  7508. .dump_flow_pool_info = dp_tx_dump_flow_pool_info,
  7509. #endif /* QCA_LL_TX_FLOW_CONTROL_V2 */
  7510. };
  7511. static struct cdp_lflowctl_ops dp_ops_l_flowctl = {
  7512. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7513. };
  7514. #ifdef IPA_OFFLOAD
  7515. static struct cdp_ipa_ops dp_ops_ipa = {
  7516. .ipa_get_resource = dp_ipa_get_resource,
  7517. .ipa_set_doorbell_paddr = dp_ipa_set_doorbell_paddr,
  7518. .ipa_op_response = dp_ipa_op_response,
  7519. .ipa_register_op_cb = dp_ipa_register_op_cb,
  7520. .ipa_get_stat = dp_ipa_get_stat,
  7521. .ipa_tx_data_frame = dp_tx_send_ipa_data_frame,
  7522. .ipa_enable_autonomy = dp_ipa_enable_autonomy,
  7523. .ipa_disable_autonomy = dp_ipa_disable_autonomy,
  7524. .ipa_setup = dp_ipa_setup,
  7525. .ipa_cleanup = dp_ipa_cleanup,
  7526. .ipa_setup_iface = dp_ipa_setup_iface,
  7527. .ipa_cleanup_iface = dp_ipa_cleanup_iface,
  7528. .ipa_enable_pipes = dp_ipa_enable_pipes,
  7529. .ipa_disable_pipes = dp_ipa_disable_pipes,
  7530. .ipa_set_perf_level = dp_ipa_set_perf_level
  7531. };
  7532. #endif
  7533. static struct cdp_bus_ops dp_ops_bus = {
  7534. .bus_suspend = dp_bus_suspend,
  7535. .bus_resume = dp_bus_resume
  7536. };
  7537. static struct cdp_ocb_ops dp_ops_ocb = {
  7538. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7539. };
  7540. static struct cdp_throttle_ops dp_ops_throttle = {
  7541. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7542. };
  7543. static struct cdp_mob_stats_ops dp_ops_mob_stats = {
  7544. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7545. };
  7546. static struct cdp_cfg_ops dp_ops_cfg = {
  7547. /* WIFI 3.0 DP NOT IMPLEMENTED YET */
  7548. };
  7549. /*
  7550. * dp_peer_get_ref_find_by_addr - get peer with addr by ref count inc
  7551. * @dev: physical device instance
  7552. * @peer_mac_addr: peer mac address
  7553. * @local_id: local id for the peer
  7554. * @debug_id: to track enum peer access
  7555. *
  7556. * Return: peer instance pointer
  7557. */
  7558. static inline void *
  7559. dp_peer_get_ref_find_by_addr(struct cdp_pdev *dev, uint8_t *peer_mac_addr,
  7560. uint8_t *local_id,
  7561. enum peer_debug_id_type debug_id)
  7562. {
  7563. struct dp_pdev *pdev = (struct dp_pdev *)dev;
  7564. struct dp_peer *peer;
  7565. peer = dp_peer_find_hash_find(pdev->soc, peer_mac_addr, 0, DP_VDEV_ALL);
  7566. if (!peer)
  7567. return NULL;
  7568. *local_id = peer->local_id;
  7569. DP_TRACE(INFO, "%s: peer %pK id %d", __func__, peer, *local_id);
  7570. return peer;
  7571. }
  7572. /*
  7573. * dp_peer_release_ref - release peer ref count
  7574. * @peer: peer handle
  7575. * @debug_id: to track enum peer access
  7576. *
  7577. * Return: None
  7578. */
  7579. static inline
  7580. void dp_peer_release_ref(void *peer, enum peer_debug_id_type debug_id)
  7581. {
  7582. dp_peer_unref_delete(peer);
  7583. }
  7584. static struct cdp_peer_ops dp_ops_peer = {
  7585. .register_peer = dp_register_peer,
  7586. .clear_peer = dp_clear_peer,
  7587. .find_peer_by_addr = dp_find_peer_by_addr,
  7588. .find_peer_by_addr_and_vdev = dp_find_peer_by_addr_and_vdev,
  7589. .peer_get_ref_by_addr = dp_peer_get_ref_find_by_addr,
  7590. .peer_release_ref = dp_peer_release_ref,
  7591. .local_peer_id = dp_local_peer_id,
  7592. .peer_find_by_local_id = dp_peer_find_by_local_id,
  7593. .peer_state_update = dp_peer_state_update,
  7594. .get_vdevid = dp_get_vdevid,
  7595. .get_vdev_by_sta_id = dp_get_vdev_by_sta_id,
  7596. .peer_get_peer_mac_addr = dp_peer_get_peer_mac_addr,
  7597. .get_vdev_for_peer = dp_get_vdev_for_peer,
  7598. .get_peer_state = dp_get_peer_state,
  7599. };
  7600. #endif
  7601. static struct cdp_ops dp_txrx_ops = {
  7602. .cmn_drv_ops = &dp_ops_cmn,
  7603. .ctrl_ops = &dp_ops_ctrl,
  7604. .me_ops = &dp_ops_me,
  7605. .mon_ops = &dp_ops_mon,
  7606. .host_stats_ops = &dp_ops_host_stats,
  7607. .wds_ops = &dp_ops_wds,
  7608. .raw_ops = &dp_ops_raw,
  7609. #ifdef CONFIG_WIN
  7610. .pflow_ops = &dp_ops_pflow,
  7611. #endif /* CONFIG_WIN */
  7612. #ifndef CONFIG_WIN
  7613. .misc_ops = &dp_ops_misc,
  7614. .cfg_ops = &dp_ops_cfg,
  7615. .flowctl_ops = &dp_ops_flowctl,
  7616. .l_flowctl_ops = &dp_ops_l_flowctl,
  7617. #ifdef IPA_OFFLOAD
  7618. .ipa_ops = &dp_ops_ipa,
  7619. #endif
  7620. .bus_ops = &dp_ops_bus,
  7621. .ocb_ops = &dp_ops_ocb,
  7622. .peer_ops = &dp_ops_peer,
  7623. .throttle_ops = &dp_ops_throttle,
  7624. .mob_stats_ops = &dp_ops_mob_stats,
  7625. #endif
  7626. };
  7627. /*
  7628. * dp_soc_set_txrx_ring_map()
  7629. * @dp_soc: DP handler for soc
  7630. *
  7631. * Return: Void
  7632. */
  7633. static void dp_soc_set_txrx_ring_map(struct dp_soc *soc)
  7634. {
  7635. uint32_t i;
  7636. for (i = 0; i < WLAN_CFG_INT_NUM_CONTEXTS; i++) {
  7637. soc->tx_ring_map[i] = dp_cpu_ring_map[DP_DEFAULT_MAP][i];
  7638. }
  7639. }
  7640. #ifdef QCA_WIFI_QCA8074
  7641. /**
  7642. * dp_soc_attach_wifi3() - Attach txrx SOC
  7643. * @ctrl_psoc: Opaque SOC handle from control plane
  7644. * @htc_handle: Opaque HTC handle
  7645. * @hif_handle: Opaque HIF handle
  7646. * @qdf_osdev: QDF device
  7647. * @ol_ops: Offload Operations
  7648. * @device_id: Device ID
  7649. *
  7650. * Return: DP SOC handle on success, NULL on failure
  7651. */
  7652. void *dp_soc_attach_wifi3(void *ctrl_psoc, void *hif_handle,
  7653. HTC_HANDLE htc_handle, qdf_device_t qdf_osdev,
  7654. struct ol_if_ops *ol_ops, uint16_t device_id)
  7655. {
  7656. struct dp_soc *soc = qdf_mem_malloc(sizeof(*soc));
  7657. int target_type;
  7658. int int_ctx;
  7659. if (!soc) {
  7660. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7661. FL("DP SOC memory allocation failed"));
  7662. goto fail0;
  7663. }
  7664. int_ctx = 0;
  7665. soc->device_id = device_id;
  7666. soc->cdp_soc.ops = &dp_txrx_ops;
  7667. soc->cdp_soc.ol_ops = ol_ops;
  7668. soc->ctrl_psoc = ctrl_psoc;
  7669. soc->osdev = qdf_osdev;
  7670. soc->hif_handle = hif_handle;
  7671. soc->hal_soc = hif_get_hal_handle(hif_handle);
  7672. soc->htt_handle = htt_soc_attach(soc, ctrl_psoc, htc_handle,
  7673. soc->hal_soc, qdf_osdev);
  7674. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_MAPS;
  7675. if (!soc->htt_handle) {
  7676. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7677. FL("HTT attach failed"));
  7678. goto fail1;
  7679. }
  7680. soc->wlan_cfg_ctx = wlan_cfg_soc_attach(soc->ctrl_psoc);
  7681. if (!soc->wlan_cfg_ctx) {
  7682. QDF_TRACE(QDF_MODULE_ID_DP, QDF_TRACE_LEVEL_ERROR,
  7683. FL("wlan_cfg_soc_attach failed"));
  7684. goto fail2;
  7685. }
  7686. target_type = hal_get_target_type(soc->hal_soc);
  7687. switch (target_type) {
  7688. case TARGET_TYPE_QCA6290:
  7689. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7690. REO_DST_RING_SIZE_QCA6290);
  7691. soc->ast_override_support = 1;
  7692. break;
  7693. #ifdef QCA_WIFI_QCA6390
  7694. case TARGET_TYPE_QCA6390:
  7695. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7696. REO_DST_RING_SIZE_QCA6290);
  7697. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7698. soc->ast_override_support = 1;
  7699. if (con_mode_monitor == QDF_GLOBAL_MONITOR_MODE) {
  7700. for (int_ctx = 0; int_ctx < WLAN_CFG_INT_NUM_CONTEXTS; int_ctx++) {
  7701. soc->wlan_cfg_ctx->int_rx_ring_mask[int_ctx] = 0;
  7702. soc->wlan_cfg_ctx->int_rxdma2host_ring_mask[int_ctx] = 0;
  7703. }
  7704. }
  7705. soc->wlan_cfg_ctx->rxdma1_enable = 0;
  7706. break;
  7707. #endif
  7708. case TARGET_TYPE_QCA8074:
  7709. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7710. REO_DST_RING_SIZE_QCA8074);
  7711. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, true);
  7712. soc->hw_nac_monitor_support = 1;
  7713. break;
  7714. case TARGET_TYPE_QCA8074V2:
  7715. wlan_cfg_set_reo_dst_ring_size(soc->wlan_cfg_ctx,
  7716. REO_DST_RING_SIZE_QCA8074);
  7717. wlan_cfg_set_raw_mode_war(soc->wlan_cfg_ctx, false);
  7718. soc->hw_nac_monitor_support = 1;
  7719. soc->ast_override_support = 1;
  7720. soc->num_hw_dscp_tid_map = HAL_MAX_HW_DSCP_TID_V2_MAPS;
  7721. break;
  7722. default:
  7723. qdf_print("%s: Unknown tgt type %d\n", __func__, target_type);
  7724. qdf_assert_always(0);
  7725. break;
  7726. }
  7727. wlan_cfg_set_rx_hash(soc->wlan_cfg_ctx,
  7728. cfg_get(ctrl_psoc, CFG_DP_RX_HASH));
  7729. soc->cce_disable = false;
  7730. if (soc->cdp_soc.ol_ops->get_dp_cfg_param) {
  7731. int ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7732. CDP_CFG_MAX_PEER_ID);
  7733. if (ret != -EINVAL) {
  7734. wlan_cfg_set_max_peer_id(soc->wlan_cfg_ctx, ret);
  7735. }
  7736. ret = soc->cdp_soc.ol_ops->get_dp_cfg_param(soc->ctrl_psoc,
  7737. CDP_CFG_CCE_DISABLE);
  7738. if (ret == 1)
  7739. soc->cce_disable = true;
  7740. }
  7741. qdf_spinlock_create(&soc->peer_ref_mutex);
  7742. qdf_spinlock_create(&soc->reo_desc_freelist_lock);
  7743. qdf_list_create(&soc->reo_desc_freelist, REO_DESC_FREELIST_SIZE);
  7744. /* fill the tx/rx cpu ring map*/
  7745. dp_soc_set_txrx_ring_map(soc);
  7746. qdf_spinlock_create(&soc->htt_stats.lock);
  7747. /* initialize work queue for stats processing */
  7748. qdf_create_work(0, &soc->htt_stats.work, htt_t2h_stats_handler, soc);
  7749. return (void *)soc;
  7750. fail2:
  7751. htt_soc_detach(soc->htt_handle);
  7752. fail1:
  7753. qdf_mem_free(soc);
  7754. fail0:
  7755. return NULL;
  7756. }
  7757. #endif
  7758. /*
  7759. * dp_get_pdev_for_mac_id() - Return pdev for mac_id
  7760. *
  7761. * @soc: handle to DP soc
  7762. * @mac_id: MAC id
  7763. *
  7764. * Return: Return pdev corresponding to MAC
  7765. */
  7766. void *dp_get_pdev_for_mac_id(struct dp_soc *soc, uint32_t mac_id)
  7767. {
  7768. if (wlan_cfg_per_pdev_lmac_ring(soc->wlan_cfg_ctx))
  7769. return soc->pdev_list[mac_id];
  7770. /* Typically for MCL as there only 1 PDEV*/
  7771. return soc->pdev_list[0];
  7772. }
  7773. /*
  7774. * dp_is_hw_dbs_enable() - Procedure to check if DBS is supported
  7775. * @soc: DP SoC context
  7776. * @max_mac_rings: No of MAC rings
  7777. *
  7778. * Return: None
  7779. */
  7780. static
  7781. void dp_is_hw_dbs_enable(struct dp_soc *soc,
  7782. int *max_mac_rings)
  7783. {
  7784. bool dbs_enable = false;
  7785. if (soc->cdp_soc.ol_ops->is_hw_dbs_2x2_capable)
  7786. dbs_enable = soc->cdp_soc.ol_ops->
  7787. is_hw_dbs_2x2_capable(soc->ctrl_psoc);
  7788. *max_mac_rings = (dbs_enable)?(*max_mac_rings):1;
  7789. }
  7790. /*
  7791. * dp_set_pktlog_wifi3() - attach txrx vdev
  7792. * @pdev: Datapath PDEV handle
  7793. * @event: which event's notifications are being subscribed to
  7794. * @enable: WDI event subscribe or not. (True or False)
  7795. *
  7796. * Return: Success, NULL on failure
  7797. */
  7798. #ifdef WDI_EVENT_ENABLE
  7799. int dp_set_pktlog_wifi3(struct dp_pdev *pdev, uint32_t event,
  7800. bool enable)
  7801. {
  7802. struct dp_soc *soc = pdev->soc;
  7803. struct htt_rx_ring_tlv_filter htt_tlv_filter = {0};
  7804. int max_mac_rings = wlan_cfg_get_num_mac_rings
  7805. (pdev->wlan_cfg_ctx);
  7806. uint8_t mac_id = 0;
  7807. dp_is_hw_dbs_enable(soc, &max_mac_rings);
  7808. QDF_TRACE(QDF_MODULE_ID_TXRX, QDF_TRACE_LEVEL_DEBUG,
  7809. FL("Max_mac_rings %d "),
  7810. max_mac_rings);
  7811. if (enable) {
  7812. switch (event) {
  7813. case WDI_EVENT_RX_DESC:
  7814. if (pdev->monitor_vdev) {
  7815. /* Nothing needs to be done if monitor mode is
  7816. * enabled
  7817. */
  7818. return 0;
  7819. }
  7820. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_FULL) {
  7821. pdev->rx_pktlog_mode = DP_RX_PKTLOG_FULL;
  7822. htt_tlv_filter.mpdu_start = 1;
  7823. htt_tlv_filter.msdu_start = 1;
  7824. htt_tlv_filter.msdu_end = 1;
  7825. htt_tlv_filter.mpdu_end = 1;
  7826. htt_tlv_filter.packet_header = 1;
  7827. htt_tlv_filter.attention = 1;
  7828. htt_tlv_filter.ppdu_start = 1;
  7829. htt_tlv_filter.ppdu_end = 1;
  7830. htt_tlv_filter.ppdu_end_user_stats = 1;
  7831. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7832. htt_tlv_filter.ppdu_end_status_done = 1;
  7833. htt_tlv_filter.enable_fp = 1;
  7834. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7835. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7836. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7837. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7838. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7839. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7840. for (mac_id = 0; mac_id < max_mac_rings;
  7841. mac_id++) {
  7842. int mac_for_pdev =
  7843. dp_get_mac_id_for_pdev(mac_id,
  7844. pdev->pdev_id);
  7845. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7846. mac_for_pdev,
  7847. pdev->rxdma_mon_status_ring[mac_id]
  7848. .hal_srng,
  7849. RXDMA_MONITOR_STATUS,
  7850. RX_BUFFER_SIZE,
  7851. &htt_tlv_filter);
  7852. }
  7853. if (soc->reap_timer_init)
  7854. qdf_timer_mod(&soc->mon_reap_timer,
  7855. DP_INTR_POLL_TIMER_MS);
  7856. }
  7857. break;
  7858. case WDI_EVENT_LITE_RX:
  7859. if (pdev->monitor_vdev) {
  7860. /* Nothing needs to be done if monitor mode is
  7861. * enabled
  7862. */
  7863. return 0;
  7864. }
  7865. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_LITE) {
  7866. pdev->rx_pktlog_mode = DP_RX_PKTLOG_LITE;
  7867. htt_tlv_filter.ppdu_start = 1;
  7868. htt_tlv_filter.ppdu_end = 1;
  7869. htt_tlv_filter.ppdu_end_user_stats = 1;
  7870. htt_tlv_filter.ppdu_end_user_stats_ext = 1;
  7871. htt_tlv_filter.ppdu_end_status_done = 1;
  7872. htt_tlv_filter.mpdu_start = 1;
  7873. htt_tlv_filter.enable_fp = 1;
  7874. htt_tlv_filter.fp_mgmt_filter = FILTER_MGMT_ALL;
  7875. htt_tlv_filter.fp_ctrl_filter = FILTER_CTRL_ALL;
  7876. htt_tlv_filter.fp_data_filter = FILTER_DATA_ALL;
  7877. htt_tlv_filter.mo_mgmt_filter = FILTER_MGMT_ALL;
  7878. htt_tlv_filter.mo_ctrl_filter = FILTER_CTRL_ALL;
  7879. htt_tlv_filter.mo_data_filter = FILTER_DATA_ALL;
  7880. for (mac_id = 0; mac_id < max_mac_rings;
  7881. mac_id++) {
  7882. int mac_for_pdev =
  7883. dp_get_mac_id_for_pdev(mac_id,
  7884. pdev->pdev_id);
  7885. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7886. mac_for_pdev,
  7887. pdev->rxdma_mon_status_ring[mac_id]
  7888. .hal_srng,
  7889. RXDMA_MONITOR_STATUS,
  7890. RX_BUFFER_SIZE_PKTLOG_LITE,
  7891. &htt_tlv_filter);
  7892. }
  7893. if (soc->reap_timer_init)
  7894. qdf_timer_mod(&soc->mon_reap_timer,
  7895. DP_INTR_POLL_TIMER_MS);
  7896. }
  7897. break;
  7898. case WDI_EVENT_LITE_T2H:
  7899. if (pdev->monitor_vdev) {
  7900. /* Nothing needs to be done if monitor mode is
  7901. * enabled
  7902. */
  7903. return 0;
  7904. }
  7905. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7906. int mac_for_pdev = dp_get_mac_id_for_pdev(
  7907. mac_id, pdev->pdev_id);
  7908. pdev->pktlog_ppdu_stats = true;
  7909. dp_h2t_cfg_stats_msg_send(pdev,
  7910. DP_PPDU_TXLITE_STATS_BITMASK_CFG,
  7911. mac_for_pdev);
  7912. }
  7913. break;
  7914. default:
  7915. /* Nothing needs to be done for other pktlog types */
  7916. break;
  7917. }
  7918. } else {
  7919. switch (event) {
  7920. case WDI_EVENT_RX_DESC:
  7921. case WDI_EVENT_LITE_RX:
  7922. if (pdev->monitor_vdev) {
  7923. /* Nothing needs to be done if monitor mode is
  7924. * enabled
  7925. */
  7926. return 0;
  7927. }
  7928. if (pdev->rx_pktlog_mode != DP_RX_PKTLOG_DISABLED) {
  7929. pdev->rx_pktlog_mode = DP_RX_PKTLOG_DISABLED;
  7930. for (mac_id = 0; mac_id < max_mac_rings;
  7931. mac_id++) {
  7932. int mac_for_pdev =
  7933. dp_get_mac_id_for_pdev(mac_id,
  7934. pdev->pdev_id);
  7935. htt_h2t_rx_ring_cfg(soc->htt_handle,
  7936. mac_for_pdev,
  7937. pdev->rxdma_mon_status_ring[mac_id]
  7938. .hal_srng,
  7939. RXDMA_MONITOR_STATUS,
  7940. RX_BUFFER_SIZE,
  7941. &htt_tlv_filter);
  7942. }
  7943. if (soc->reap_timer_init)
  7944. qdf_timer_stop(&soc->mon_reap_timer);
  7945. }
  7946. break;
  7947. case WDI_EVENT_LITE_T2H:
  7948. if (pdev->monitor_vdev) {
  7949. /* Nothing needs to be done if monitor mode is
  7950. * enabled
  7951. */
  7952. return 0;
  7953. }
  7954. /* To disable HTT_H2T_MSG_TYPE_PPDU_STATS_CFG in FW
  7955. * passing value 0. Once these macros will define in htt
  7956. * header file will use proper macros
  7957. */
  7958. for (mac_id = 0; mac_id < max_mac_rings; mac_id++) {
  7959. int mac_for_pdev =
  7960. dp_get_mac_id_for_pdev(mac_id,
  7961. pdev->pdev_id);
  7962. pdev->pktlog_ppdu_stats = false;
  7963. if (!pdev->enhanced_stats_en && !pdev->tx_sniffer_enable && !pdev->mcopy_mode) {
  7964. dp_h2t_cfg_stats_msg_send(pdev, 0,
  7965. mac_for_pdev);
  7966. } else if (pdev->tx_sniffer_enable || pdev->mcopy_mode) {
  7967. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_SNIFFER,
  7968. mac_for_pdev);
  7969. } else if (pdev->enhanced_stats_en) {
  7970. dp_h2t_cfg_stats_msg_send(pdev, DP_PPDU_STATS_CFG_ENH_STATS,
  7971. mac_for_pdev);
  7972. }
  7973. }
  7974. break;
  7975. default:
  7976. /* Nothing needs to be done for other pktlog types */
  7977. break;
  7978. }
  7979. }
  7980. return 0;
  7981. }
  7982. #endif